// SETTINGS FOR PHY BASED ON RADIO CONTROL LAYER (SOURCE FILE)
//
// Usage               Protocol stack
//
//
// CODE EXPORT INFORMATION
// This file is generated
//
// Tool name           SmartRF Studio
// Tool version        0.6.0.193 INTERNAL
//
//
// WORKSPACE INFORMATION
//
// Workspace file      srf_cli.workspace
// Device              CC2340R5
//     Package         QFN40 5x5 RKP
//     Revision(s)     B (2.0)
// SDK                 SimpleLink CC23x0 SDK 7.11.00.36
// Board               LP-EM-CC2340R5
// PHY                 2.4 GHz - Bluetooth 6, LE - Channel Sounding High Performance
// PHY abbreviation    ble_cs_hp

#include "rcl_settings_ble_cs_hp.h"
#include DeviceFamily_constructPath(rf_patches/lrf_pbe_binary_ble_cs.h)
#include DeviceFamily_constructPath(rf_patches/lrf_mce_binary_ble_cs.h)
#include DeviceFamily_constructPath(rf_patches/lrf_rfe_binary_ble_cs.h)


// Configuration for PBE
static const uint32_t LRF_pbeRegConfig[] =
{
    0x0000000E,                             // Segment length = 14
    0x00003001,                             //     HW sparse region (address/value pairs, count = 2)
    0x1090800F,                             //         LRFDPBE.MDMCMDPAR0
    0x1098AAAA,                             //         LRFDPBE.MDMCMDPAR2
    0x14502001,                             //     HW 32-bit region (start address = 0x1450, count = 2)
    0x22000000,                             //         LRFDPBE.POLY0H                      LRFDPBE.POLY0L
    0x00065B00,                             //         LRFDPBE.POLY1H                      LRFDPBE.POLY1L
    0x10B41004,                             //     HW 16-bit region (start address = 0x10B4, count = 5)
    0x00C40021,                             //         LRFDPBE.FCFG1                       LRFDPBE.FCFG0
    0x00800086,                             //         LRFDPBE.FCFG3                       LRFDPBE.FCFG2
    0x00000044,                             //         -                                   LRFDPBE.FCFG4
    0x14682000,                             //     HW 32-bit region (start address = 0x1468, count = 1)
    0x00020004,                             //         LRFDPBE.TXFWBTHRS                   LRFDPBE.RXFRBTHRS
    0x10DC1001,                             //     HW 16-bit region (start address = 0x10DC, count = 2)
    0x0B0B0202                              //         LRFDPBE.TIMPRE                      LRFDPBE.TIMCTL
};

// Configuration for PBE RAM
static const uint32_t LRF_pbeRamRegConfig[] =
{
    0x00000007,                             // Segment length = 7
    0x00007000,                             //     RAM sparse region (address/value pairs, count = 1)
    0x20200103,                             //         PBE_BLE_CS_RAM.MODE
    0x20224005,                             //     RAM zero region (start address = 0x2022, count = 6)
    0x202E5001,                             //     RAM 16-bit region (start address = 0x202E, count = 2)
    0x00500050,                             //         PBE_BLE_CS_RAM.TFM                  PBE_BLE_CS_RAM.TFCS
    0x20346000,                             //     RAM 32-bit region (start address = 0x2034, count = 1)
    0x00280028                              //         PBE_BLE_CS_RAM.TIP2                 PBE_BLE_CS_RAM.TIP1
};

// Configuration for MDM
static const uint32_t LRF_mdmRegConfig[] =
{
    0x00000012,                             // Segment length = 18
    0x00003003,                             //     HW sparse region (address/value pairs, count = 4)
    0x20B80015,                             //         LRFDMDM.SYSTIMEVTMUX0
    0x20C00003,                             //         LRFDMDM.ADCDIGCONF
    0x20C8001F,                             //         LRFDMDM.MODSYMMAP0
    0x2134005F,                             //         LRFDMDM.DEMSWQU0
    0x20D41002,                             //     HW 16-bit region (start address = 0x20D4, count = 3)
    0x000C8000,                             //         LRFDMDM.BAUDPRE                     LRFDMDM.BAUD
    0x00000000,                             //         -                                   LRFDMDM.MODMAIN
    0x20E41010,                             //     HW 16-bit region (start address = 0x20E4, count = 17)
    0x00F90001,                             //         LRFDMDM.DEMMISC2                    LRFDMDM.DEMMISC1
    0x00001081,                             //         LRFDMDM.DEMIQMC0                    LRFDMDM.DEMMISC3
    0x0F708087,                             //         LRFDMDM.DEMCODC0                    LRFDMDM.DEMDSBU
    0x02240000,                             //         LRFDMDM.DEMFEXB0                    LRFDMDM.DEMFIDC0
    0x00050004,                             //         LRFDMDM.DEMFIFE0                    LRFDMDM.DEMDSXB0
    0x7B200400,                             //         LRFDMDM.DEMMAFI1                    LRFDMDM.DEMMAFI0
    0x000F00C1,                             //         LRFDMDM.DEMC1BE0                    LRFDMDM.DEMMAFI2
    0x017F7F27,                             //         LRFDMDM.DEMC1BE2                    LRFDMDM.DEMC1BE1
    0x00000A2C                              //         -                                   LRFDMDM.SPARE0
};

// Configuration for RFE
static const uint32_t LRF_rfeRegConfig[] =
{
    0x00000016,                             // Segment length = 22
    0x00003003,                             //     HW sparse region (address/value pairs, count = 4)
    0x30800000,                             //         LRFDRFE.MAGNTHRCFG
    0x30880000,                             //         LRFDRFE.RSSIOFFSET
    0x31201820,                             //         LRFDRFE.MISC0
    0x31300C07,                             //         LRFDRFE.PHEDISC
    0x30A01006,                             //     HW 16-bit region (start address = 0x30A0, count = 7)
    0x1F40A357,                             //         LRFDRFE.SPARE3                      LRFDRFE.SPARE2
    0x7C000000,                             //         LRFDRFE.SPARE5                      LRFDRFE.SPARE4
    0x0006000A,                             //         LRFDRFE.IFAMPRFLDO                  LRFDRFE.LNA
    0x00000000,                             //         -                                   LRFDRFE.PA0
    0x30C40005,                             //     HW zero region (start address = 0x30C4, count = 6)
    0x30E4100C,                             //     HW 16-bit region (start address = 0x30E4, count = 13)
    0x00000200,                             //         LRFDRFE.DCO                         LRFDRFE.ATSTREFH
    0x00000008,                             //         LRFDRFE.DIVLDO                      LRFDRFE.DIV
    0x00000000,                             //         LRFDRFE.DCOLDO0                     LRFDRFE.TDCLDO
    0x03030000,                             //         LRFDRFE.PRE0                        LRFDRFE.DCOLDO1
    0x06050000,                             //         LRFDRFE.PRE2                        LRFDRFE.PRE1
    0x40080603,                             //         LRFDRFE.CAL0                        LRFDRFE.PRE3
    0x00007F00,                             //         -                                   LRFDRFE.CAL1
    0x31381002,                             //     HW 16-bit region (start address = 0x3138, count = 3)
    0x047FDF7F,                             //         LRFDRFE.PLLMON1                     LRFDRFE.PLLMON0
    0x00001804                              //         -                                   LRFDRFE.MOD0
};

// Configuration for RFE RAM
static const uint32_t LRF_rfeRamRegConfig[] =
{
    0x0000000E,                             // Segment length = 14
    0x68046005,                             //     RAM 32-bit region (start address = 0x6804, count = 6)
    0x03000010,                             //         RFE_COMMON_RAM.TDCCAL0              RFE_COMMON_RAM.SYNTHCTL
    0x00100000,                             //         RFE_COMMON_RAM.TDCCAL2              RFE_COMMON_RAM.TDCCAL1
    0x569B0000,                             //         RFE_COMMON_RAM.K1LSB                RFE_COMMON_RAM.TDCPLL
    0x0969010A,                             //         RFE_COMMON_RAM.K2BL                 RFE_COMMON_RAM.K1MSB
    0x5FDFA5A6,                             //         RFE_COMMON_RAM.K3BL                 RFE_COMMON_RAM.K2AL
    0x916F0BFB,                             //         RFE_COMMON_RAM.K5                   RFE_COMMON_RAM.K3AL
    0x68206005,                             //     RAM 32-bit region (start address = 0x6820, count = 6)
    0x00080000,                             //         RFE_COMMON_RAM.RTRIMMIN             RFE_COMMON_RAM.RTRIMOFF
    0x48080008,                             //         RFE_COMMON_RAM.DIVF                 RFE_COMMON_RAM.DIVI
    0x00000000,                             //         RFE_COMMON_RAM.DIVLDOF              RFE_COMMON_RAM.DIVLDOI
    0x00470014,                             //         RFE_COMMON_RAM.LDOSETTLE            RFE_COMMON_RAM.DIVLDOIOFF
    0x0005002E,                             //         RFE_COMMON_RAM.DCOSETTLE            RFE_COMMON_RAM.CHRGSETTLE
    0x0000FE00                              //         RFE_COMMON_RAM.IFAMPRFLDODEFAULT    RFE_COMMON_RAM.IFAMPRFLDOTX
};

// Configuration for SW
static const uint32_t LRF_swRegConfig[] =
{
    0x00000004,                             // Segment length = 4
    0x0000A002,                             //     Data structure 32-bit region (start byte position = 0, count = 3)
    (uint32_t) &LRF_swConfigBleCsHp,        //         LRF_swParam : swConfig
    (uint32_t) &LRF_txPowerTableBleCsHp,    //         LRF_swParam : txPowerTable
    (uint32_t) &(fcfg->appTrims)            //         LRF_swParam : trimDef
};


// LRF register configuration list
static const LRF_RegConfigList LRF_regConfigList = {
    .numEntries = 6,
    .entries = {
        (LRF_ConfigWord*) LRF_pbeRegConfig,
        (LRF_ConfigWord*) LRF_pbeRamRegConfig,
        (LRF_ConfigWord*) LRF_mdmRegConfig,
        (LRF_ConfigWord*) LRF_rfeRegConfig,
        (LRF_ConfigWord*) LRF_rfeRamRegConfig,
        (LRF_ConfigWord*) LRF_swRegConfig 
    }
};

// LRF_TxShape data structure
const LRF_TxShape LRF_shapeBaseGfsk05BleCsHp = {
    .scale                 = 0x0F183,
    .numCoeff              = 0x0014,
    .coeff                 = { 0x01, 0x02, 0x03, 0x06, 0x0A, 0x11, 0x1A, 0x27, 0x37, 0x4B, 0x62, 0x7B, 0x94, 0xAD, 0xC4, 0xD8, 0xE7, 0xF3, 0xFB, 0xFF } 
};

// LRF_SwConfig data structure
const LRF_SwConfig LRF_swConfigBleCsHp = {
    .rxIntFrequency        = 850000,
    .rxFrequencyOffset     = -850000,
    .txFrequencyOffset     = 0,
    .modFrequencyDeviation = 0x0003D090,
    .txShape               = &LRF_shapeBaseGfsk05BleCsHp,
    .bwIndex               = 0x00,
    .bwIndexDither         = 0x01 
};

// LRF_TxPowerTable data structure
const LRF_TxPowerTable LRF_txPowerTableBleCsHp = {
    .numEntries            = 0x0000000E,
    .powerTable            = {
        { .power = { .fraction = 0, .dBm = -20 }, .tempCoeff = 0, .value = { .reserved = 0, .ib = 18, .gain = 0, .mode = 0, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = -16 }, .tempCoeff = 0, .value = { .reserved = 0, .ib = 20, .gain = 1, .mode = 0, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = -12 }, .tempCoeff = 5, .value = { .reserved = 0, .ib = 17, .gain = 3, .mode = 0, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = -8 }, .tempCoeff = 12, .value = { .reserved = 0, .ib = 17, .gain = 4, .mode = 0, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = -4 }, .tempCoeff = 25, .value = { .reserved = 0, .ib = 17, .gain = 5, .mode = 0, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 0 }, .tempCoeff = 40, .value = { .reserved = 0, .ib = 19, .gain = 6, .mode = 0, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 1 }, .tempCoeff = 65, .value = { .reserved = 0, .ib = 30, .gain = 6, .mode = 0, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 2 }, .tempCoeff = 41, .value = { .reserved = 0, .ib = 39, .gain = 4, .mode = 1, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 3 }, .tempCoeff = 43, .value = { .reserved = 0, .ib = 31, .gain = 5, .mode = 1, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 4 }, .tempCoeff = 50, .value = { .reserved = 0, .ib = 37, .gain = 5, .mode = 1, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 5 }, .tempCoeff = 55, .value = { .reserved = 0, .ib = 27, .gain = 6, .mode = 1, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 6 }, .tempCoeff = 75, .value = { .reserved = 0, .ib = 38, .gain = 6, .mode = 1, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 7 }, .tempCoeff = 80, .value = { .reserved = 0, .ib = 25, .gain = 7, .mode = 1, .noIfampRfLdoBypass = 0 } },
        { .power = { .fraction = 0, .dBm = 8 }, .tempCoeff = 180, .value = { .reserved = 0, .ib = 63, .gain = 7, .mode = 1, .noIfampRfLdoBypass = 0 } } 
    }
};

// LRF_Config data structure
const LRF_Config LRF_configBleCsHp = {
    .pbeImage              = (const LRF_TOPsmImage*) LRF_PBE_binary_ble_cs,
    .mceImage              = (const LRF_TOPsmImage*) LRF_MCE_binary_ble_cs,
    .rfeImage              = (const LRF_TOPsmImage*) LRF_RFE_binary_ble_cs,
    .regConfigList         = &LRF_regConfigList 
};
