Array size: 14 x 14 logic blocks.

Routing:

Net 0 (tg4logic_1)

SOURCE (11,1)  Class: 24  
  OPIN (11,1)  Pin: 24  
 CHANX (11,1)  Track: 16  
 CHANY (11,1)  Track: 16  
  IPIN (12,1)  Pin: 0  
  SINK (12,1)  Class: 0  


Net 1 (net1_1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 11  
 CHANX (10,0)  Track: 11  
 CHANX (11,0)  Track: 11  
 CHANX (12,0)  Track: 11  
 CHANY (12,1)  Track: 11  
  IPIN (12,1)  Pin: 2  
  SINK (12,1)  Class: 2  


Net 2 (net2_1)

SOURCE (11,0)  Pad: 1  
  OPIN (11,0)  Pad: 1  
 CHANX (11,0)  Track: 16  
 CHANX (12,0)  Track: 16  
  IPIN (12,1)  Pin: 5  
  SINK (12,1)  Class: 5  


Net 3 (net3_1)

SOURCE (12,0)  Pad: 1  
  OPIN (12,0)  Pad: 1  
 CHANX (12,0)  Track: 14  
 CHANY (12,1)  Track: 14  
  IPIN (12,1)  Pin: 6  
  SINK (12,1)  Class: 6  


Net 4 (net4_1)

SOURCE (12,1)  Class: 16  
  OPIN (12,1)  Pin: 16  
 CHANY (11,1)  Track: 15  
 CHANX (12,0)  Track: 15  
  IPIN (12,0)  Pad: 9  
  SINK (12,0)  Pad: 9  


Net 5 (gnd): global net connecting:

Block gnd (#3) at (7, 0), Pin class 13.
Block tg4logic_1 (#1) at (11, 1), Pin class 11.


Net 6 (vcc): global net connecting:

Block vcc (#4) at (7, 0), Pin class 16.
Block tg4logic_1 (#1) at (11, 1), Pin class 12.
