/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Copyright (C) 2020 ROHM Semiconductors */

#ifndef __LINUX_MFD_BD96801_H__
#define __LINUX_MFD_BD96801_H__

#define BD96801_REG_PWR_CTRL		0x3c
#define BD96801_REG_WD_TMO		0x40
#define BD96801_REG_WD_CONF		0x41
#define BD96801_REG_WD_FEED		0x42
#define BD96801_REG_WD_FAILCOUNT	0x43
#define BD96801_REG_WD_ASK		0x46
#define BD96801_REG_WD_STATUS		0x4a
#define BD96801_REG_PMIC_STATE		0x4F
#define BD96801_REG_EXT_STATE		0x50

/* IRQ registers */
#define BD96801_REG_INT_MAIN		0x51
#define BD96801_REG_INT_ERR1		0x52
#define BD96801_REG_INT_ERR2		0x53
#define BD96801_REG_INT_ERR3		0x54
#define BD96801_REG_INT_BUCK1_1		0x55
#define BD96801_REG_INT_BUCK1_2		0x56
#define BD96801_REG_INT_BUCK2_1		0x57
#define BD96801_REG_INT_BUCK2_2		0x58
#define BD96801_REG_INT_BUCK3_1		0x59
#define BD96801_REG_INT_BUCK3_2		0x5a
#define BD96801_REG_INT_BUCK4_1		0x5b
#define BD96801_REG_INT_BUCK4_2		0x5c
#define BD96801_REG_INT_LDO5		0x5d
#define BD96801_REG_INT_LDO6		0x5e
#define BD96801_REG_INT_LDO7		0x5f

/* MASK registers */
#define BD96801_REG_MASK_ERR1		0x62
#define BD96801_REG_MASK_ERR2		0x63
#define BD96801_REG_MASK_ERR3		0x64
#define BD96801_REG_MASK_BUCK1_1	0x65
#define BD96801_REG_MASK_BUCK1_2	0x66
#define BD96801_REG_MASK_BUCK2_1	0x67
#define BD96801_REG_MASK_BUCK2_2	0x68
#define BD96801_REG_MASK_BUCK3_1	0x69
#define BD96801_REG_MASK_BUCK3_2	0x6a
#define BD96801_REG_MASK_BUCK4_1	0x6b
#define BD96801_REG_MASK_BUCK4_2	0x6c
#define BD96801_REG_MASK_LDO5		0x6d
#define BD96801_REG_MASK_LDO6		0x6e
#define BD96801_REG_MASK_LDO7		0x6f

#define BD96801_MAX_REGISTER		0x70

/* IRQs and MASKs */
enum {
	/* Reg 0x52 */
	BD96801_OTP_ERR_STAT,
	BD96801_DBIST_ERR_STAT,
	BD96801_EEP_ERR_STAT,
	BD96801_ABIST_ERR_STAT,
	BD96801_PRSTB_ERR_STAT,
	BD96801_DRMOS1_ERR_STAT,
	BD96801_DRMOS2_ERR_STAT,

	/* Reg 0x53 */
	BD96801_VREF_ERR_STAT,
	BD96801_TSD_STAT,
	BD96801_UVLO_VIN_STAT,
	BD96801_OVLO_VIN_STAT,
	BD96801_OSC_ERR_STAT,
	BD96801_PON_ERR_STAT,
	BD96801_OPFF_ERR_STAT,
	BD96801_CMD_SHDN_STAT,

	/* Reg 0x54 */
	BD96801_TW_STAT,
	BD96801_WDT_ERR_STAT,
	BD96801_I2C_ERR_STAT,
	BD96801_CHIP_IF_ERR_STAT,
	BD96801_SYS_INT_SHD,

	/* Reg 0x55 */
	BD96801_BUCK1_UVP_VIN_STAT,
	BD96801_BUCK1_OVP_STAT,
	BD96801_BUCK1_UVP_STAT,
	BD96801_BUCK1_INT_SHD, // Bit [6]

	/* Reg 0x56 */
	BD96801_BUCK1_OCPH_STAT,
	BD96801_BUCK1_OCPL_STAT,
	BD96801_BUCK1_OCPN_STAT,
	BD96801_BUCK1_OVD_STAT,
	BD96801_BUCK1_UVD_STAT,
	BD96801_BUCK1_TW_CH_STAT,

	/* Reg 0x57 */
	BD96801_BUCK2_UVP_VIN_STAT,
	BD96801_BUCK2_OVP_STAT,
	BD96801_BUCK2_UVP_STAT,
	BD96801_BUCK2_INT_SHD, // Bit [6]

	/* Reg 0x58 */
	BD96801_BUCK2_OCPH_STAT,
	BD96801_BUCK2_OCPL_STAT,
	BD96801_BUCK2_OCPN_STAT,
	BD96801_BUCK2_OVD_STAT,
	BD96801_BUCK2_UVD_STAT,
	BD96801_BUCK2_TW_CH_STAT,

	/* Reg 0x59 */
	BD96801_BUCK3_UVP_VIN_STAT,
	BD96801_BUCK3_OVP_STAT,
	BD96801_BUCK3_UVP_STAT,
	BD96801_BUCK3_INT_SHD, // Bit [6]

	/* Reg 0x5a */
	BD96801_BUCK3_OCPH_STAT,
	BD96801_BUCK3_OCPL_STAT,
	BD96801_BUCK3_OCPN_STAT,
	BD96801_BUCK3_OVD_STAT,
	BD96801_BUCK3_UVD_STAT,
	BD96801_BUCK3_TW_CH_STAT,

	/* Reg 0x5b */
	BD96801_BUCK4_UVP_VIN_STAT,
	BD96801_BUCK4_OVP_STAT,
	BD96801_BUCK4_UVP_STAT,
	BD96801_BUCK4_INT_SHD, // Bit [6]

	/* Reg 0x5c */
	BD96801_BUCK4_OCPH_STAT,
	BD96801_BUCK4_OCPL_STAT,
	BD96801_BUCK4_OCPN_STAT,
	BD96801_BUCK4_OVD_STAT,
	BD96801_BUCK4_UVD_STAT,
	BD96801_BUCK4_TW_CH_STAT,

	/* Reg 0x5d */
	BD96801_LDO5_UVP_VIN_STAT,
	BD96801_LDO5_OVP_STAT,
	BD96801_LDO5_UVP_STAT, //bit [2]
	BD96801_LDO5_OCPH_STAT, //bit [4]
	BD96801_LDO5_OVD_STAT,
	BD96801_LDO5_UVD_STAT,
	BD96801_LDO5_INT_SHD,

	/* Reg 0x5e */
	BD96801_LDO6_UVP_VIN_STAT,
	BD96801_LDO6_OVP_STAT,
	BD96801_LDO6_UVP_STAT, //bit [2]
	BD96801_LDO6_OCPH_STAT, //bit [4]
	BD96801_LDO6_OVD_STAT,
	BD96801_LDO6_UVD_STAT,
	BD96801_LDO6_INT_SHD,

	/* Reg 0x5f */
	BD96801_LDO7_UVP_VIN_STAT,
	BD96801_LDO7_OVP_STAT,
	BD96801_LDO7_UVP_STAT, //bit [2]
	BD96801_LDO7_OCPH_STAT, //bit [4]
	BD96801_LDO7_OVD_STAT,
	BD96801_LDO7_UVD_STAT,
	BD96801_LDO7_INT_SHD,
};

/* IRQ MASKs */
#define BD96801_OTP_ERR_STAT_MASK 0x1
#define BD96801_DBIST_ERR_STAT_MASK 0x2
#define BD96801_EEP_ERR_STAT_MASK 0x4
#define BD96801_ABIST_ERR_STAT_MASK 0x8
#define BD96801_PRSTB_ERR_STAT_MASK 0x10
#define BD96801_DRMOS1_ERR_STAT_MASK 0x20
#define BD96801_DRMOS2_ERR_STAT_MASK 0x40

#define BD96801_VREF_ERR_STAT_MASK 0x1
#define BD96801_TSD_STAT_MASK 0x2
#define BD96801_UVLO_VIN_STAT_MASK 0x4
#define BD96801_OVLO_VIN_STAT_MASK 0x8
#define BD96801_OSC_ERR_STAT_MASK 0x10
#define BD96801_PON_ERR_STAT_MASK 0x20
#define BD96801_OPFF_ERR_STAT_MASK 0x40
#define BD96801_CMD_SHDN_STAT_MASK 0x80

#define BD96801_TW_STAT_MASK 0x1
#define BD96801_WDT_ERR_STAT_MASK 0x2
#define BD96801_I2C_ERR_STAT_MASK 0x4
#define BD96801_CHIP_IF_ERR_STAT_MASK 0x8
#define BD96801_SYS_INT_SHD_MASK 0x10

#define BD96801_BUCK1_UVP_VIN_STAT_MASK 0x1
#define BD96801_BUCK1_OVP_STAT_MASK 0x2
#define BD96801_BUCK1_UVP_STAT_MASK 0x4
#define BD96801_BUCK1_INT_SHD_MASK 0x40

#define BD96801_BUCK1_OCPH_STAT_MASK 0x1
#define BD96801_BUCK1_OCPL_STAT_MASK 0x2
#define BD96801_BUCK1_OCPN_STAT_MASK 0x4
#define BD96801_BUCK1_OVD_STAT_MASK 0x8
#define BD96801_BUCK1_UVD_STAT_MASK 0x10
#define BD96801_BUCK1_TW_CH_STAT_MASK 0x20

#define BD96801_BUCK2_UVP_VIN_STAT_MASK 0x1
#define BD96801_BUCK2_OVP_STAT_MASK 0x2
#define BD96801_BUCK2_UVP_STAT_MASK 0x4
#define BD96801_BUCK2_INT_SHD_MASK 0x40

#define BD96801_BUCK2_OCPH_STAT_MASK 0x1
#define BD96801_BUCK2_OCPL_STAT_MASK 0x2
#define BD96801_BUCK2_OCPN_STAT_MASK 0x4
#define BD96801_BUCK2_OVD_STAT_MASK 0x8
#define BD96801_BUCK2_UVD_STAT_MASK 0x10
#define BD96801_BUCK2_TW_CH_STAT_MASK 0x20

#define BD96801_BUCK3_UVP_VIN_STAT_MASK 0x1
#define BD96801_BUCK3_OVP_STAT_MASK 0x2
#define BD96801_BUCK3_UVP_STAT_MASK 0x4
#define BD96801_BUCK3_INT_SHD_MASK 0x40

#define BD96801_BUCK3_OCPH_STAT_MASK 0x1
#define BD96801_BUCK3_OCPL_STAT_MASK 0x2
#define BD96801_BUCK3_OCPN_STAT_MASK 0x4
#define BD96801_BUCK3_OVD_STAT_MASK 0x8
#define BD96801_BUCK3_UVD_STAT_MASK 0x10
#define BD96801_BUCK3_TW_CH_STAT_MASK 0x20

#define BD96801_BUCK4_UVP_VIN_STAT_MASK 0x1
#define BD96801_BUCK4_OVP_STAT_MASK 0x2
#define BD96801_BUCK4_UVP_STAT_MASK 0x4
#define BD96801_BUCK4_INT_SHD_MASK 0x40

#define BD96801_BUCK4_OCPH_STAT_MASK 0x1
#define BD96801_BUCK4_OCPL_STAT_MASK 0x2
#define BD96801_BUCK4_OCPN_STAT_MASK 0x4
#define BD96801_BUCK4_OVD_STAT_MASK 0x8
#define BD96801_BUCK4_UVD_STAT_MASK 0x10
#define BD96801_BUCK4_TW_CH_STAT_MASK 0x20

#define BD96801_LDO5_UVP_VIN_STAT_MASK 0x1
#define BD96801_LDO5_OVP_STAT_MASK 0x2
#define BD96801_LDO5_UVP_STAT_MASK 0x4
#define BD96801_LDO5_OCPH_STAT_MASK 0x10
#define BD96801_LDO5_OVD_STAT_MASK 0x20
#define BD96801_LDO5_UVD_STAT_MASK 0x40
#define BD96801_LDO5_INT_SHD_MASK 0x80

#define BD96801_LDO6_UVP_VIN_STAT_MASK 0x1
#define BD96801_LDO6_OVP_STAT_MASK 0x2
#define BD96801_LDO6_UVP_STAT_MASK 0x4
#define BD96801_LDO6_OCPH_STAT_MASK 0x10
#define BD96801_LDO6_OVD_STAT_MASK 0x20
#define BD96801_LDO6_UVD_STAT_MASK 0x40
#define BD96801_LDO6_INT_SHD_MASK 0x80

#define BD96801_LDO7_UVP_VIN_STAT_MASK 0x1
#define BD96801_LDO7_OVP_STAT_MASK 0x2
#define BD96801_LDO7_UVP_STAT_MASK 0x4
#define BD96801_LDO7_OCPH_STAT_MASK 0x10
#define BD96801_LDO7_OVD_STAT_MASK 0x20
#define BD96801_LDO7_UVD_STAT_MASK 0x40
#define BD96801_LDO7_INT_SHD_MASK 0x80

#endif
