

================================================================
== Vitis HLS Report for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt'
================================================================
* Date:           Tue Jun 24 19:15:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.176 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        3|  20.000 ns|  30.000 ns|    2|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_start_hunt  |        0|        1|         1|          1|          1|  0 ~ 1|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     43|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_start_phi_fu_88_p4  |   9|          2|    1|          2|
    |axi_data_out                   |  14|          3|    8|         24|
    |vid_inR_TDATA_blk_n            |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  41|          9|   11|         30|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |axi_last_fu_56  |  1|   0|    1|          0|
    |start_reg_85    |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  4|   0|    4|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_start_hunt|  return value|
|vid_inR_TVALID       |   in|    1|        axis|                                               vid_inR_V_data_V|       pointer|
|vid_inR_TDATA        |   in|    8|        axis|                                               vid_inR_V_data_V|       pointer|
|vid_inR_TREADY       |  out|    1|        axis|                                               vid_inR_V_dest_V|       pointer|
|vid_inR_TDEST        |   in|    1|        axis|                                               vid_inR_V_dest_V|       pointer|
|vid_inR_TKEEP        |   in|    1|        axis|                                               vid_inR_V_keep_V|       pointer|
|vid_inR_TSTRB        |   in|    1|        axis|                                               vid_inR_V_strb_V|       pointer|
|vid_inR_TUSER        |   in|    1|        axis|                                               vid_inR_V_user_V|       pointer|
|vid_inR_TLAST        |   in|    1|        axis|                                               vid_inR_V_last_V|       pointer|
|vid_inR_TID          |   in|    1|        axis|                                                 vid_inR_V_id_V|       pointer|
|axi_last_out         |  out|    1|      ap_vld|                                                   axi_last_out|       pointer|
|axi_last_out_ap_vld  |  out|    1|      ap_vld|                                                   axi_last_out|       pointer|
|axi_data_out         |  out|    8|      ap_vld|                                                   axi_data_out|       pointer|
|axi_data_out_ap_vld  |  out|    1|      ap_vld|                                                   axi_data_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

