# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v" \
"../../../../lab6.srcs/sources_1/imports/new/BranchDecision.v" \
"../../../../lab6.srcs/sources_1/imports/new/DataMem.v" \
"../../../../lab6.srcs/sources_1/imports/new/EX_reg.v" \
"../../../../lab6.srcs/sources_1/imports/new/ID_reg.v" \
"../../../../lab6.srcs/sources_1/imports/new/IF_reg.v" \
"../../../../lab6.srcs/sources_1/imports/new/MEM_reg.v" \
"../../../../lab6.srcs/sources_1/imports/new/NPC_Generator.v" \
"../../../../lab6.srcs/sources_1/imports/new/WB_reg.v" \
"../../../../lab6.srcs/sources_1/imports/new/alu.v" \
"../../../../lab6.srcs/sources_1/imports/new/control_unit.v" \
"../../../../lab6.srcs/sources_1/imports/new/cpu.v" \
"../../../../lab6.srcs/sources_1/imports/new/data_ext.v" \
"../../../../lab6.srcs/sources_1/imports/new/hazard_unit.v" \
"../../../../lab6.srcs/sources_1/imports/new/reg_file.v" \
"../../../../lab6.srcs/sim_1/new/tb_sort.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
