[
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x41",
    "EventName": "UNC_CBO_XSNP_RESPONSE.MISS_XCORE",
    "BriefDescription": "Snoop responses received from cores to requests initiated by this Cbo filtered according to request-type that originated the request, masked by response type. Account for all snoops including Xsnp, LLC evictions, ext snoops, etc.. Filter on cross-core snoops resulted of Core request",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x42",
    "EventName": "UNC_CBO_XSNP_RESPONSE.INVAL_XCORE",
    "BriefDescription": "Filter on cross-core snoops resulted of Core request",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x44",
    "EventName": "UNC_CBO_XSNP_RESPONSE.HIT_XCORE",
    "BriefDescription": "Filter on cross-core snoops resulted of Core request",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x48",
    "EventName": "UNC_CBO_XSNP_RESPONSE.HITM_XCORE",
    "BriefDescription": "M2S new gesher policy. Filter on cross-core snoops resulted of Core request",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x50",
    "EventName": "UNC_CBO_XSNP_RESPONSE.INVAL_M_XCORE",
    "BriefDescription": "Filter on cross-core snoops resulted of Core request",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x81",
    "EventName": "UNC_CBO_XSNP_RESPONSE.MISS_EVICTION",
    "BriefDescription": "Snoop responses received from cores to requests initiated by this Cbo filtered according to request-type that originated the request, masked by response type. Account for all snoops including Xsnp, LLC evictions, ext snoops, etc.. Filter on cross-core snoops resulted of LLC Evcition",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x11",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_M",
    "BriefDescription": "LLC Lookup request that access cache and found line in M-state. Filter on Core initiated cacheable Read requests (DRD include DrdPTE)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x12",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_E",
    "BriefDescription": "LLC Lookup request that access cache and found line in E-state. Filter on Core initiated cacheable Read requests (DRD include DrdPTE)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x16",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_ES",
    "BriefDescription": "Filter on Core initiated cacheable Read requests (DRD include DrdPTE)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x18",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_I",
    "BriefDescription": "LLC Lookup request that access cache and found line in I-state. Filter on Core initiated cacheable Read requests (DRD include DrdPTE)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x1f",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_MESI",
    "BriefDescription": "Filter on Core initiated cacheable Read requests (DRD include DrdPTE)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x21",
    "EventName": "UNC_CBO_CACHE_LOOKUP.WRITE_M",
    "BriefDescription": "LLC Lookup request that access cache and found line in M-state. Filter on Core intiiated Write requests (explicit writeback - Mto*)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x22",
    "EventName": "UNC_CBO_CACHE_LOOKUP.WRITE_E",
    "BriefDescription": "LLC Lookup request that access cache and found line in E-state. Filter on Core intiiated Write requests (explicit writeback - Mto*)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x26",
    "EventName": "UNC_CBO_CACHE_LOOKUP.WRITE_ES",
    "BriefDescription": "Filter on Core intiiated Write requests (explicit writeback - Mto*)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x2f",
    "EventName": "UNC_CBO_CACHE_LOOKUP.WRITE_MESI",
    "BriefDescription": "Filter on Core intiiated Write requests (explicit writeback - Mto*)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x81",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_M",
    "BriefDescription": "LLC Lookup request that access cache and found line in M-state. Any IRQ or IPQ originated requests that lookup the cache. Including Uncacheables, Non-Coherent.",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x82",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_E",
    "BriefDescription": "LLC Lookup request that access cache and found line in E-state. Any IRQ or IPQ originated requests that lookup the cache. Including Uncacheables, Non-Coherent.",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x86",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_ES",
    "BriefDescription": "Any IRQ or IPQ originated requests that lookup the cache. Including Uncacheables, Non-Coherent.",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x88",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_I",
    "BriefDescription": "LLC Lookup request that access cache and found line in I-state. Any IRQ or IPQ originated requests that lookup the cache. Including Uncacheables, Non-Coherent.",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x8f",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_MESI",
    "BriefDescription": "Any IRQ or IPQ originated requests that lookup the cache. Including Uncacheables, Non-Coherent.",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x80",
    "UMask": "0x02",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.DRD",
    "BriefDescription": "Each cycle count number of \"\"valid\"\" coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x80",
    "UMask": "0x04",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.WAIT_FOR_WR_PULL",
    "BriefDescription": "Each cycle counts the number of entries which sent WRPUll (all WrPull types) and wating for Data.",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x80",
    "UMask": "0x08",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.WAIT_FOR_GO_ACK",
    "BriefDescription": "Each cycle counts all entries, which sent GO and waiting for GO-Ack. From the moment GO sent till GO-Ack received",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x80",
    "UMask": "0x20",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.WRITES",
    "BriefDescription": "Each cycle count number of \"\"valid\"\" coherent Write entries. Such entry is defined as valid from it's allocated till deallocation. Writes here denote any write transactions: full/partials writes and evictions.",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x80",
    "UMask": "0x80",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.PREFETCH",
    "BriefDescription": "Each cycle count number of outgoing valid prefetch entriesuch entry is defined as valid from it's allocation in ReqTrk till deallocation. ",
    "PublicDescription": "tbd",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x01",
    "EventName": "UNC_ARB_TRK_REQUEST.ALL",
    "BriefDescription": "Total number of all outgoing entries allocated. Accounts for Coherent and non-coherent traffic.",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x02",
    "EventName": "UNC_ARB_TRK_REQUEST.DRD",
    "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x20",
    "EventName": "UNC_ARB_TRK_REQUEST.WRITES",
    "BriefDescription": "Number of Writes allocated - any write transactions: full/partials writes and evictions.",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x40",
    "EventName": "UNC_ARB_TRK_REQUEST.PREFETCH",
    "BriefDescription": "Number of Prefetch entries allocated",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x80",
    "EventName": "UNC_ARB_TRK_REQUEST.EVICTIONS",
    "BriefDescription": "Number of Evictions allocated (WbMtoI with ExtCmp =0)",
    "PublicDescription": "tbd",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  }
]