### Here are the two examples in which we demonstrate how to write simulation results to a file.

1. [Half adder](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/verilog/writingOutputToFile/ha)

2. [Full adder](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/verilog/writingOutputToFile/fa)
