# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_2" "+UVM_VERBOSITY=LOW" -wlf wave/wave_test_no_2.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test_no_2.ucdb; run -all; quit -f; exit" 
# Start time: 15:33:18 on Mar 15,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_in_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm_in(fast)
# Loading work.fsm_out_top(fast)
# Loading work.fsm_out(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test_no_2.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_2...
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_2                   -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @741 
#       an_port_control        uvm_analysis_imp_control    -     @780 
#       an_port_memory         uvm_analysis_imp_memory     -     @796 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @748 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @756 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @764 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @772 
#       an_port_reset          uvm_analysis_imp_reset      -     @788 
#     ctrl_agent               control_agent               -     @611 
#       control_agent_driver   control_driver              -     @947 
#         rsp_port             uvm_analysis_port           -     @962 
#         seq_item_port        uvm_seq_item_pull_port      -     @954 
#       control_agent_monitor  control_monitor             -     @970 
#         mon_an_port          uvm_analysis_port           -     @990 
#       control_agent_seqr     uvm_sequencer               -     @838 
#         rsp_export           uvm_analysis_export         -     @845 
#         seq_item_export      uvm_seq_item_pull_imp       -     @939 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @618 
#       memory_agent_driver    memory_driver               -     @1115
#         rsp_port             uvm_analysis_port           -     @1130
#         seq_item_port        uvm_seq_item_pull_port      -     @1122
#       memory_agent_monitor   memory_monitor              -     @1138
#         mon_an_port          uvm_analysis_port           -     @1162
#       memory_agent_seqr      uvm_sequencer               -     @1006
#         rsp_export           uvm_analysis_export         -     @1013
#         seq_item_export      uvm_seq_item_pull_imp       -     @1107
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @564 
#       port_0_driver          port_driver                 -     @1343
#         rsp_port             uvm_analysis_port           -     @1358
#         seq_item_port        uvm_seq_item_pull_port      -     @1350
#       port_0_monitor         port_monitor                -     @1368
#         mon_an_port          uvm_analysis_port           -     @1385
#       port_0_seqr            port_sequencer              -     @1179
#         export_port          uvm_analysis_export         -     @1288
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1296
#           analysis_export    uvm_analysis_imp            -     @1335
#           get_ap             uvm_analysis_port           -     @1327
#           get_peek_export    uvm_get_peek_imp            -     @1311
#           put_ap             uvm_analysis_port           -     @1319
#           put_export         uvm_put_imp                 -     @1303
#         rsp_export           uvm_analysis_export         -     @1186
#         seq_item_export      uvm_seq_item_pull_imp       -     @1280
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @572 
#       port_1_driver          port_driver                 -     @1566
#         rsp_port             uvm_analysis_port           -     @1581
#         seq_item_port        uvm_seq_item_pull_port      -     @1573
#       port_1_monitor         port_monitor                -     @1591
#         mon_an_port          uvm_analysis_port           -     @1608
#       port_1_seqr            port_sequencer              -     @1402
#         export_port          uvm_analysis_export         -     @1511
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1519
#           analysis_export    uvm_analysis_imp            -     @1558
#           get_ap             uvm_analysis_port           -     @1550
#           get_peek_export    uvm_get_peek_imp            -     @1534
#           put_ap             uvm_analysis_port           -     @1542
#           put_export         uvm_put_imp                 -     @1526
#         rsp_export           uvm_analysis_export         -     @1409
#         seq_item_export      uvm_seq_item_pull_imp       -     @1503
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @580 
#       port_2_driver          port_driver                 -     @1789
#         rsp_port             uvm_analysis_port           -     @1804
#         seq_item_port        uvm_seq_item_pull_port      -     @1796
#       port_2_monitor         port_monitor                -     @1814
#         mon_an_port          uvm_analysis_port           -     @1831
#       port_2_seqr            port_sequencer              -     @1625
#         export_port          uvm_analysis_export         -     @1734
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1742
#           analysis_export    uvm_analysis_imp            -     @1781
#           get_ap             uvm_analysis_port           -     @1773
#           get_peek_export    uvm_get_peek_imp            -     @1757
#           put_ap             uvm_analysis_port           -     @1765
#           put_export         uvm_put_imp                 -     @1749
#         rsp_export           uvm_analysis_export         -     @1632
#         seq_item_export      uvm_seq_item_pull_imp       -     @1726
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @588 
#       port_3_driver          port_driver                 -     @2012
#         rsp_port             uvm_analysis_port           -     @2027
#         seq_item_port        uvm_seq_item_pull_port      -     @2019
#       port_3_monitor         port_monitor                -     @2037
#         mon_an_port          uvm_analysis_port           -     @2054
#       port_3_seqr            port_sequencer              -     @1848
#         export_port          uvm_analysis_export         -     @1957
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1965
#           analysis_export    uvm_analysis_imp            -     @2004
#           get_ap             uvm_analysis_port           -     @1996
#           get_peek_export    uvm_get_peek_imp            -     @1980
#           put_ap             uvm_analysis_port           -     @1988
#           put_export         uvm_put_imp                 -     @1972
#         rsp_export           uvm_analysis_export         -     @1855
#         seq_item_export      uvm_seq_item_pull_imp       -     @1949
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @604 
#       reset_agent_driver     reset_driver                -     @2179
#         rsp_port             uvm_analysis_port           -     @2194
#         seq_item_port        uvm_seq_item_pull_port      -     @2186
#       reset_agent_monitor    reset_monitor               -     @2202
#         mon_an_port          uvm_analysis_port           -     @2222
#       reset_agent_seqr       uvm_sequencer               -     @2070
#         rsp_export           uvm_analysis_export         -     @2077
#         seq_item_export      uvm_seq_item_pull_imp       -     @2171
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @734 
#       an_port_control        uvm_analysis_imp_control    -     @2320
#       an_port_memory         uvm_analysis_imp_memory     -     @2336
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2344
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2352
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2360
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2368
#       an_port_reset          uvm_analysis_imp_reset      -     @2328
#     virtual_sequencer        virtual_sequencer           -     @625 
#       rsp_export             uvm_analysis_export         -     @632 
#       seq_item_export        uvm_seq_item_pull_imp       -     @726 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 545: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 555: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 565: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received ec.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 575: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 585: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 9f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 595: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 5e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 605: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received c1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 615: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 0; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 835: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 3; received d2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1115: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 20; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1405: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected a4; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1685: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected d7; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1925: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected d7; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 1935: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected d7; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2205: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected a4; received 5c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2215: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected a4; received 1e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 2225: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected a4; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 2375: uvm_test_top.env.scb [scb] MISS packet nr 0 read from port 0.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 2375: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 0.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 2375: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 1.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 2375: uvm_test_top.env.scb [scb] MISS packet nr 2 read from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 2375: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 2.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 2375: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 3.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 2375: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 4.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 2375: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 5.
# UVM_INFO src/test/environment/coverage/coverage.svh(142) @ 2375: uvm_test_top.env.cov [cov] Ports coverage   = 68.75%
# UVM_INFO src/test/environment/coverage/coverage.svh(143) @ 2375: uvm_test_top.env.cov [cov] Memory coverage  = 72.92%
# UVM_INFO src/test/environment/coverage/coverage.svh(144) @ 2375: uvm_test_top.env.cov [cov] Control coverage = 75.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(145) @ 2375: uvm_test_top.env.cov [cov] Data coverage    = 73.33%
# UVM_INFO src/test/environment/coverage/coverage.svh(146) @ 2375: uvm_test_top.env.cov [cov] Event coverage   = 40.35%
# UVM_INFO src/test/environment/scoreboard.svh(381) @ 2375: uvm_test_top.env.scb [scb] There were 4 memory write accesses: INCORRECT/CORRECT: 0/4.
# UVM_INFO src/test/environment/scoreboard.svh(382) @ 2375: uvm_test_top.env.scb [scb] There were 0 memory read accesses: INCORRECT/CORRECT: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(383) @ 2375: uvm_test_top.env.scb [scb] There were 6 sent packets: INCORRECT/CORRECT STRUCTURE: 6/0.
# UVM_INFO src/test/environment/scoreboard.svh(384) @ 2375: uvm_test_top.env.scb [scb] There were 0 dropped packets.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 2375: uvm_test_top.env.scb [scb] ON PORT 0:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 2375: uvm_test_top.env.scb [scb] There were 1 received packets: MISSED/MATCHED: 3/-2.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 2375: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 2375: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 4/13.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 2375: uvm_test_top.env.scb [scb] ON PORT 1:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 2375: uvm_test_top.env.scb [scb] There were 1 received packets: MISSED/MATCHED: 2/-1.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 2375: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 2375: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 12/5.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 2375: uvm_test_top.env.scb [scb] ON PORT 2:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 2375: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 2375: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 2375: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 2375: uvm_test_top.env.scb [scb] ON PORT 3:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 2375: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 1/-1.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 2375: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 2375: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 1/3.
# UVM_INFO src/test/environment/scoreboard.svh(391) @ 2375: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 17/21.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   56
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [cov]     5
# [reset_agent_monitor]     3
# [scb]    46
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2375 ns  Iteration: 96  Instance: /testbench
# Saving coverage database on exit...
# End time: 15:33:22 on Mar 15,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
