{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 15:47:59 2010 " "Info: Processing started: Tue Jul 20 15:47:59 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rabbit_2_FPGA_2_DDS -c Rabbit_2_FPGA_2_DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rabbit_2_FPGA_2_DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rabbit_2_FPGA_2_DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rabbit_2_FPGA_2_DDS " "Info: Found entity 1: Rabbit_2_FPGA_2_DDS" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_2_DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file out_2_DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_2_DDS " "Info: Found entity 1: out_2_DDS" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 reader " "Info: Found entity 1: reader" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rabbit_2_FPGA_2_DDS " "Info: Elaborating entity \"Rabbit_2_FPGA_2_DDS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_2_DDS out_2_DDS:outing_2_DDS " "Info: Elaborating entity \"out_2_DDS\" for hierarchy \"out_2_DDS:outing_2_DDS\"" {  } { { "Rabbit_2_FPGA_2_DDS.v" "outing_2_DDS" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reader reader:reading " "Info: Elaborating entity \"reader\" for hierarchy \"reader:reading\"" {  } { { "Rabbit_2_FPGA_2_DDS.v" "reading" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_2_DDS\|DR_HOLD_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_2_DDS\|DR_HOLD_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 18 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_2_DDS\|OSK_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_2_DDS\|OSK_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "out_2_DDS:outing_2_DDS\|CSB_0 data_in GND " "Warning: Reduced register \"out_2_DDS:outing_2_DDS\|CSB_0\" with stuck data_in port to stuck value GND" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 16 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "out_2_DDS:outing_2_DDS\|sweep_end_flag out_2_DDS:outing_2_DDS\|init_end_flag " "Info: Duplicate register \"out_2_DDS:outing_2_DDS\|sweep_end_flag\" merged to single register \"out_2_DDS:outing_2_DDS\|init_end_flag\"" {  } { { "out_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/out_2_DDS.v" 30 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[0\] reader:reading\|M\[0\] " "Info: Duplicate register \"reader:reading\|N\[0\]\" merged to single register \"reader:reading\|M\[0\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[1\] reader:reading\|M\[1\] " "Info: Duplicate register \"reader:reading\|N\[1\]\" merged to single register \"reader:reading\|M\[1\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[2\] reader:reading\|M\[2\] " "Info: Duplicate register \"reader:reading\|N\[2\]\" merged to single register \"reader:reading\|M\[2\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[3\] reader:reading\|M\[3\] " "Info: Duplicate register \"reader:reading\|N\[3\]\" merged to single register \"reader:reading\|M\[3\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[4\] reader:reading\|M\[4\] " "Info: Duplicate register \"reader:reading\|N\[4\]\" merged to single register \"reader:reading\|M\[4\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[5\] reader:reading\|M\[5\] " "Info: Duplicate register \"reader:reading\|N\[5\]\" merged to single register \"reader:reading\|M\[5\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[6\] reader:reading\|M\[6\] " "Info: Duplicate register \"reader:reading\|N\[6\]\" merged to single register \"reader:reading\|M\[6\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[7\] reader:reading\|M\[7\] " "Info: Duplicate register \"reader:reading\|N\[7\]\" merged to single register \"reader:reading\|M\[7\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[8\] reader:reading\|M\[8\] " "Info: Duplicate register \"reader:reading\|N\[8\]\" merged to single register \"reader:reading\|M\[8\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[9\] reader:reading\|M\[9\] " "Info: Duplicate register \"reader:reading\|N\[9\]\" merged to single register \"reader:reading\|M\[9\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[10\] reader:reading\|M\[10\] " "Info: Duplicate register \"reader:reading\|N\[10\]\" merged to single register \"reader:reading\|M\[10\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[11\] reader:reading\|M\[11\] " "Info: Duplicate register \"reader:reading\|N\[11\]\" merged to single register \"reader:reading\|M\[11\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[12\] reader:reading\|M\[12\] " "Info: Duplicate register \"reader:reading\|N\[12\]\" merged to single register \"reader:reading\|M\[12\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[13\] reader:reading\|M\[13\] " "Info: Duplicate register \"reader:reading\|N\[13\]\" merged to single register \"reader:reading\|M\[13\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[14\] reader:reading\|M\[14\] " "Info: Duplicate register \"reader:reading\|N\[14\]\" merged to single register \"reader:reading\|M\[14\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[15\] reader:reading\|M\[15\] " "Info: Duplicate register \"reader:reading\|N\[15\]\" merged to single register \"reader:reading\|M\[15\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[16\] reader:reading\|M\[16\] " "Info: Duplicate register \"reader:reading\|N\[16\]\" merged to single register \"reader:reading\|M\[16\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[17\] reader:reading\|M\[17\] " "Info: Duplicate register \"reader:reading\|N\[17\]\" merged to single register \"reader:reading\|M\[17\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[18\] reader:reading\|M\[18\] " "Info: Duplicate register \"reader:reading\|N\[18\]\" merged to single register \"reader:reading\|M\[18\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[19\] reader:reading\|M\[19\] " "Info: Duplicate register \"reader:reading\|N\[19\]\" merged to single register \"reader:reading\|M\[19\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[20\] reader:reading\|M\[20\] " "Info: Duplicate register \"reader:reading\|N\[20\]\" merged to single register \"reader:reading\|M\[20\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[21\] reader:reading\|M\[21\] " "Info: Duplicate register \"reader:reading\|N\[21\]\" merged to single register \"reader:reading\|M\[21\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[22\] reader:reading\|M\[22\] " "Info: Duplicate register \"reader:reading\|N\[22\]\" merged to single register \"reader:reading\|M\[22\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[23\] reader:reading\|M\[23\] " "Info: Duplicate register \"reader:reading\|N\[23\]\" merged to single register \"reader:reading\|M\[23\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[24\] reader:reading\|M\[24\] " "Info: Duplicate register \"reader:reading\|N\[24\]\" merged to single register \"reader:reading\|M\[24\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[25\] reader:reading\|M\[25\] " "Info: Duplicate register \"reader:reading\|N\[25\]\" merged to single register \"reader:reading\|M\[25\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[26\] reader:reading\|M\[26\] " "Info: Duplicate register \"reader:reading\|N\[26\]\" merged to single register \"reader:reading\|M\[26\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[27\] reader:reading\|M\[27\] " "Info: Duplicate register \"reader:reading\|N\[27\]\" merged to single register \"reader:reading\|M\[27\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[28\] reader:reading\|M\[28\] " "Info: Duplicate register \"reader:reading\|N\[28\]\" merged to single register \"reader:reading\|M\[28\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[29\] reader:reading\|M\[29\] " "Info: Duplicate register \"reader:reading\|N\[29\]\" merged to single register \"reader:reading\|M\[29\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[30\] reader:reading\|M\[30\] " "Info: Duplicate register \"reader:reading\|N\[30\]\" merged to single register \"reader:reading\|M\[30\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reader:reading\|N\[31\] reader:reading\|M\[31\] " "Info: Duplicate register \"reader:reading\|N\[31\]\" merged to single register \"reader:reading\|M\[31\]\"" {  } { { "reader.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/reader.v" 21 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning: Pin \"CSB\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 15 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DR_HOLD GND " "Warning: Pin \"DR_HOLD\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 17 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning: Pin \"OSK\" stuck at GND" {  } { { "Rabbit_2_FPGA_2_DDS.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS/Rabbit_2_FPGA_2_DDS.v" 18 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 23 " "Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[9\] " "Info: Register \"outing_2_DDS/N\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[10\] " "Info: Register \"outing_2_DDS/N\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[11\] " "Info: Register \"outing_2_DDS/N\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[12\] " "Info: Register \"outing_2_DDS/N\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[13\] " "Info: Register \"outing_2_DDS/N\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[14\] " "Info: Register \"outing_2_DDS/N\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[15\] " "Info: Register \"outing_2_DDS/N\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[16\] " "Info: Register \"outing_2_DDS/N\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[17\] " "Info: Register \"outing_2_DDS/N\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[18\] " "Info: Register \"outing_2_DDS/N\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[19\] " "Info: Register \"outing_2_DDS/N\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[20\] " "Info: Register \"outing_2_DDS/N\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[21\] " "Info: Register \"outing_2_DDS/N\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[22\] " "Info: Register \"outing_2_DDS/N\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[23\] " "Info: Register \"outing_2_DDS/N\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[24\] " "Info: Register \"outing_2_DDS/N\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[25\] " "Info: Register \"outing_2_DDS/N\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[26\] " "Info: Register \"outing_2_DDS/N\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[27\] " "Info: Register \"outing_2_DDS/N\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[28\] " "Info: Register \"outing_2_DDS/N\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[29\] " "Info: Register \"outing_2_DDS/N\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[30\] " "Info: Register \"outing_2_DDS/N\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "outing_2_DDS/N\[31\] " "Info: Register \"outing_2_DDS/N\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "901 " "Info: Implemented 901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "886 " "Info: Implemented 886 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Allocated 146 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 15:48:11 2010 " "Info: Processing ended: Tue Jul 20 15:48:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
