{
  "description": "从Verilog模块生成Testbench和例化",
  "commands.generateInstance": "Verilog: 生成例化(新文件)",
  "commands.generateInstanceToClipboard": "Verilog: 生成例化到剪贴板",
  "commands.generateInstanceToFileOverwrite": "Verilog: 生成例化到文件(覆盖)",
  "commands.generateInstanceToFileAppend": "Verilog: 生成例化到文件(追加)",
  "commands.generateInstanceGeneral": "Verilog: 生成例化(默认)",
  "commands.generateTestbench": "Verilog: 生成Testbench(新文件)",
  "commands.generateTestbenchToClipboard": "Verilog: 生成Testbench到剪贴板",
  "commands.generateTestbenchToFileOverwrite": "Verilog: 生成Testbench到文件(覆盖)",
  "commands.generateTestbenchToFileAppend": "Verilog: 生成Testbench到文件(追加)",
  "commands.generateTestbenchGeneral": "Verilog: 生成Testbench(默认)",
  "commands.editTestbenchTemplate": "Verilog: 编辑Testbench模板",
  "commands.editInstanceTemplate": "Verilog: 编辑例化模板",
  "configuration.instanceOutputMode.description": "例化默认输出模式",
  "configuration.instanceOutputMode.newDocument": "输出到新文件",
  "configuration.instanceOutputMode.clipboard": "复制到剪贴板",
  "configuration.instanceOutputMode.fileOverwrite": "写入文件(存在则覆盖)",
  "configuration.instanceOutputMode.fileAppend": "写入文件(存在则追加)",
  "configuration.testbenchOutputMode.description": "Testbench默认输出模式",
  "configuration.testbenchOutputMode.newDocument": "输出到新文件",
  "configuration.testbenchOutputMode.clipboard": "复制到剪贴板",
  "configuration.testbenchOutputMode.fileOverwrite": "写入文件(存在则覆盖)",
  "configuration.testbenchOutputMode.fileAppend": "写入文件(存在则追加)",
  "configuration.instanceOutputPath.description": "例化文件的输出路径(相对于源文件)",
  "configuration.testbenchOutputPath.description": "Testbench文件的输出路径(相对于源文件)",
  "configuration.instanceOutputFileName.description": "例化输出文件名(使用${baseName}替换实际文件名)",
  "configuration.testbenchOutputFileName.description": "Testbench输出文件名(使用${baseName}替换实际文件名)",
  "submenu.generateInstance": "生成例化",
  "submenu.generateTestbench": "生成Testbench"
}