Return-Path: <linux-renesas-soc-owner@vger.kernel.org>
Received: from mail-lf0-f50.google.com ([209.85.215.50]:33781 "EHLO
        mail-lf0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1752726AbdBUSyw (ORCPT
        <rfc822;linux-renesas-soc@vger.kernel.org>);
        Tue, 21 Feb 2017 13:54:52 -0500
Received: by mail-lf0-f50.google.com with SMTP id l12so31544014lfe.0
        for <linux-renesas-soc@vger.kernel.org>; Tue, 21 Feb 2017 10:54:51 -0800 (PST)
Subject: Re: [PATCH 1/1] clk: renesas: cpg-mssr: r8a7796: add IMR clocks
To: Geert Uytterhoeven <geert@linux-m68k.org>
References: <20170218213936.142813519@cogentembedded.com>
 <CAMuHMdV1x2voYKnMKv8x3XvmGwBA8SgwkhJZcnkycypdPhVjzA@mail.gmail.com>
Cc: Geert Uytterhoeven <geert+renesas@glider.be>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@codeaurora.org>,
        linux-clk <linux-clk@vger.kernel.org>,
        Linux-Renesas <linux-renesas-soc@vger.kernel.org>
From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Message-ID: <1b4f2247-d3cf-fcab-deaa-045db17a43bd@cogentembedded.com>
Date: Tue, 21 Feb 2017 21:54:47 +0300
MIME-Version: 1.0
In-Reply-To: <CAMuHMdV1x2voYKnMKv8x3XvmGwBA8SgwkhJZcnkycypdPhVjzA@mail.gmail.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 7bit
Sender: linux-renesas-soc-owner@vger.kernel.org
List-ID: <linux-renesas-soc.vger.kernel.org>

On 02/20/2017 11:38 AM, Geert Uytterhoeven wrote:

>> Add the IMR[0-1] clocks to the R8A7796 CPG/MSSR driver.
>>
>> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
>
> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
>
>> --- linux.orig/drivers/clk/renesas/r8a7796-cpg-mssr.c
>> +++ linux/drivers/clk/renesas/r8a7796-cpg-mssr.c
>> @@ -179,6 +179,8 @@ static const struct mssr_mod_clk r8a7796
>>         DEF_MOD("vin1",                  810,   R8A7796_CLK_S0D2),
>>         DEF_MOD("vin0",                  811,   R8A7796_CLK_S0D2),
>>         DEF_MOD("etheravb",              812,   R8A7796_CLK_S0D6),
>> +       DEF_MOD("imr1",                  822,   R8A7796_CLK_S2D1),
>> +       DEF_MOD("imr0",                  823,   R8A7796_CLK_S2D1),
>
> According to R-Car Gen3 Hardware Users Manual Rev.0.53E, the parent
> clock is S0D2, like on H3 ES2.0.

    Not S0D4? I'd expect that what they call "register access" to be 
controlled by the MSSR bits...

> Will queue in clk-renesas-for-v4.12 with corrected parent clock.

    So, what have you used for 7795 and 7796?

> Gr{oetje,eeting}s,
>
>                         Geert

MBR, Sergei
