// Seed: 3011178426
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always_latch begin
    id_5 <= id_1(id_4);
    id_2 <= 1'b0;
    id_5 <= 1 * 1'b0;
  end
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17#(
        .id_18(1),
        .id_19(1'b0),
        .id_20(1'h0),
        .id_21(1),
        .id_22(id_1)
    ),
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_22 = id_14;
  module_0();
endmodule
