#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:53:37 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Wed Nov  9 15:10:52 2022
# Process ID: 24384
# Current directory: C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.runs/synth_1
# Command line: vivado.exe -log safety_circuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source safety_circuit.tcl
# Log file: C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.runs/synth_1/safety_circuit.vds
# Journal file: C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.runs/synth_1\vivado.jou
# Running On: Ekyle9, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16312 MB
#-----------------------------------------------------------
source safety_circuit.tcl -notrace
Command: synth_design -top safety_circuit -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31856
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:17]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:17]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:17]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:40]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:54]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:71]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:87]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:119]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:150]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'safety_circuit' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/safety_circuit.v:23]
INFO: [Synth 8-6157] synthesizing module 'AMS' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:143]
INFO: [Synth 8-6155] done synthesizing module 'AMS' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:143]
INFO: [Synth 8-6157] synthesizing module 'BSPD' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BSPD' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMD' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:33]
INFO: [Synth 8-6155] done synthesizing module 'IMD' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:33]
INFO: [Synth 8-6157] synthesizing module 'BOTS' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:80]
INFO: [Synth 8-6155] done synthesizing module 'BOTS' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:80]
INFO: [Synth 8-6157] synthesizing module 'inertia' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:48]
INFO: [Synth 8-6155] done synthesizing module 'inertia' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:48]
INFO: [Synth 8-6157] synthesizing module 'shutdown' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:127]
INFO: [Synth 8-6155] done synthesizing module 'shutdown' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:127]
WARNING: [Synth 8-689] width (8) of port connection 'left' does not match port width (1) of module 'shutdown' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/safety_circuit.v:85]
WARNING: [Synth 8-689] width (8) of port connection 'right' does not match port width (1) of module 'shutdown' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/safety_circuit.v:86]
WARNING: [Synth 8-689] width (8) of port connection 'center' does not match port width (1) of module 'shutdown' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/safety_circuit.v:87]
INFO: [Synth 8-6157] synthesizing module 'masterSwitch' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:64]
INFO: [Synth 8-6155] done synthesizing module 'masterSwitch' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:64]
INFO: [Synth 8-6157] synthesizing module 'HVDInterlock' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:96]
INFO: [Synth 8-6155] done synthesizing module 'HVDInterlock' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:96]
INFO: [Synth 8-6157] synthesizing module 'miscInterlock' [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:112]
INFO: [Synth 8-6155] done synthesizing module 'miscInterlock' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/components.v:112]
INFO: [Synth 8-6155] done synthesizing module 'safety_circuit' (0#1) [C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.srcs/sources_1/new/safety_circuit.v:23]
WARNING: [Synth 8-7129] Port ShutdownL_Fault[7] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[6] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[5] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[4] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[3] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[2] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[1] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[7] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[6] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[5] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[4] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[3] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[2] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[1] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[7] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[6] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[5] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[4] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[3] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[2] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[1] in module safety_circuit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ShutdownL_Fault[7] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[6] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[5] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[4] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[3] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[2] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownL_Fault[1] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[7] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[6] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[5] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[4] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[3] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[2] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownR_Fault[1] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[7] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[6] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[5] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[4] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[3] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[2] in module safety_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ShutdownC_Fault[1] in module safety_circuit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT3   |     2|
|5     |LUT4   |    14|
|6     |LUT5   |    10|
|7     |LUT6   |     3|
|8     |FDRE   |    33|
|9     |IBUF   |    78|
|10    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   159|
|2     |  ams0   |AMS           |     4|
|3     |  bots0  |BOTS          |     4|
|4     |  bspd0  |BSPD          |    45|
|5     |  hvd0   |HVDInterlock  |     3|
|6     |  imd0   |IMD           |     3|
|7     |  ine0   |inertia       |     3|
|8     |  misc0  |miscInterlock |     3|
|9     |  ms0    |masterSwitch  |     3|
|10    |  shut0  |shutdown      |     2|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.391 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e977019b
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kyl3Z/OneDrive/Documents/GitHub/EECS159A-2022Project/senior_design/senior_design.runs/synth_1/safety_circuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file safety_circuit_utilization_synth.rpt -pb safety_circuit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 15:11:14 2022...
