// Seed: 2167042842
module module_0;
  logic id_1;
  wire [1 : 1 'b0] id_2;
  always @(posedge -1 or posedge id_1) begin : LABEL_0
    if (-1) begin : LABEL_1
      $clog2(20);
      ;
    end
  end
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    input wire id_8
    , id_10
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
