 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Fri Dec  9 15:01:17 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[19] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[19] (in)                            0.000      0.000 f
  U217/Y (AND2X1)                      3515696.250
                                                  3515696.250 f
  U218/Y (INVX1)                       -537855.500
                                                  2977840.750 r
  U500/Y (NAND2X1)                     1523276.250
                                                  4501117.000 f
  U211/Y (AND2X1)                      3546305.000
                                                  8047422.000 f
  U212/Y (INVX1)                       -565006.500
                                                  7482415.500 r
  U99/Y (AND2X1)                       2416939.500
                                                  9899355.000 r
  U100/Y (INVX1)                       1092191.000
                                                  10991546.000 f
  U507/Y (NAND2X1)                     1087030.000
                                                  12078576.000 r
  U509/Y (INVX1)                       1374823.000
                                                  13453399.000 f
  U161/Y (AND2X1)                      3518605.000
                                                  16972004.000 f
  U162/Y (INVX1)                       -547245.000
                                                  16424759.000 r
  U510/Y (NAND2X1)                     2272129.000
                                                  18696888.000 f
  U340/Y (XNOR2X1)                     8857292.000
                                                  27554180.000 f
  U339/Y (INVX1)                       -669172.000
                                                  26885008.000 r
  U157/Y (AND2X1)                      2960254.000
                                                  29845262.000 r
  U158/Y (INVX1)                       1092194.000
                                                  30937456.000 f
  U511/Y (NAND2X1)                     958354.000 31895810.000 r
  U342/Y (XNOR2X1)                     8132382.000
                                                  40028192.000 r
  U341/Y (INVX1)                       1532004.000
                                                  41560196.000 f
  U333/Y (XNOR2X1)                     8744828.000
                                                  50305024.000 f
  U334/Y (INVX1)                       -678416.000
                                                  49626608.000 r
  U534/Y (NAND2X1)                     1524464.000
                                                  51151072.000 f
  U535/Y (NAND2X1)                     1278300.000
                                                  52429372.000 r
  U327/Y (AND2X1)                      2240736.000
                                                  54670108.000 r
  U328/Y (INVX1)                       1089980.000
                                                  55760088.000 f
  U556/Y (NAND2X1)                     958252.000 56718340.000 r
  U357/Y (XNOR2X1)                     8336532.000
                                                  65054872.000 r
  U297/Y (AND2X1)                      2413816.000
                                                  67468688.000 r
  U298/Y (INVX1)                       1307088.000
                                                  68775776.000 f
  U560/Y (NOR2X1)                      960400.000 69736176.000 r
  U562/Y (NAND2X1)                     1495000.000
                                                  71231176.000 f
  U267/Y (AND2X1)                      3539136.000
                                                  74770312.000 f
  U268/Y (INVX1)                       -560400.000
                                                  74209912.000 r
  U564/Y (NAND2X1)                     2268088.000
                                                  76478000.000 f
  U303/Y (AND2X1)                      3544728.000
                                                  80022728.000 f
  U304/Y (INVX1)                       -563968.000
                                                  79458760.000 r
  U565/Y (NAND2X1)                     2268008.000
                                                  81726768.000 f
  U569/Y (NAND2X1)                     850048.000 82576816.000 r
  U572/Y (NAND2X1)                     1469328.000
                                                  84046144.000 f
  U573/Y (NAND2X1)                     619328.000 84665472.000 r
  U575/Y (NAND2X1)                     1478584.000
                                                  86144056.000 f
  out[0] (out)                            0.000   86144056.000 f
  data arrival time                               86144056.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -86144056.000
  -----------------------------------------------------------
  slack (MET)                                     113855944.000


1
