{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451185160783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451185160785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:59:10 2015 " "Processing started: Sun Dec 27 11:59:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451185160785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451185160785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoProcessorBL -c picoProcessorBL " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoProcessorBL -c picoProcessorBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451185160785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1451185161198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state_buffer " "Found entity 1: tri_state_buffer" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/tri_state_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_display.v 1 1 " "Found 1 design units, including 1 entities, in source file time_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_display " "Found entity 1: time_display" {  } { { "time_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/time_display.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pico_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pico_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pico_processor " "Found entity 1: tb_pico_processor" {  } { { "tb_pico_processor.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/tb_pico_processor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "T_FF.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/T_FF.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file picoprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoProcessor " "Found entity 1: picoProcessor" {  } { { "picoProcessor.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file interrupt_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_pc " "Found entity 1: interrupt_pc" {  } { { "interrupt_pc.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/interrupt_pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169389 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpr.v(27) " "Verilog HDL information at gpr.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "gpr.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/gpr.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1451185169391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "gpr.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/gpr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/full_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extension.v 1 1 " "Found 1 design units, including 1 entities, in source file extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 extension " "Found entity 1: extension" {  } { { "extension.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/extension.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_display.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_display " "Found entity 1: dynamic_display" {  } { { "dynamic_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dynamic_display.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169395 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem.v(21) " "Verilog HDL information at dmem.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "dmem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dmem.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1451185169397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dmem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_module " "Found entity 1: display_module" {  } { { "display_module.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/display_module.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_code.v 1 1 " "Found 1 design units, including 1 entities, in source file condition_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 condition_code " "Found entity 1: condition_code" {  } { { "condition_code.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/condition_code.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chattering.v 1 1 " "Found 1 design units, including 1 entities, in source file chattering.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chattering " "Found entity 1: Chattering" {  } { { "Chattering.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Chattering.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alushifter.v 1 1 " "Found 1 design units, including 1 entities, in source file alushifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alushifter " "Found entity 1: alushifter" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoprocessorbl.v 1 1 " "Found 1 design units, including 1 entities, in source file picoprocessorbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoProcessorBL " "Found entity 1: picoProcessorBL" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pico_processorbl.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pico_processorbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pico_processorBL " "Found entity 1: tb_pico_processorBL" {  } { { "tb_pico_processorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/tb_pico_processorBL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider10mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider10mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider10Mhz " "Found entity 1: Clock_Divider10Mhz" {  } { { "Clock_Divider10Mhz.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Clock_Divider10Mhz.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider5mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider5mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider5Mhz " "Found entity 1: Clock_Divider5Mhz" {  } { { "Clock_Divider5Mhz.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Clock_Divider5Mhz.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451185169421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451185169421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoProcessorBL " "Elaborating entity \"picoProcessorBL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1451185169504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoProcessor picoProcessor:ppBL " "Elaborating entity \"picoProcessor\" for hierarchy \"picoProcessor:ppBL\"" {  } { { "picoProcessorBL.v" "ppBL" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller picoProcessor:ppBL\|controller:pico_controller " "Elaborating entity \"controller\" for hierarchy \"picoProcessor:ppBL\|controller:pico_controller\"" {  } { { "picoProcessor.v" "pico_controller" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169509 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_alu_fn controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_alu_fn\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_dmem_write_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_dmem_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux2_1_1_or_disp controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux2_1_1_or_disp\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux5_1 controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux5_1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux2_1_r2_rd controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux2_1_r2_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux3_1 controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux3_1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux2_1_gpr2_const controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux2_1_gpr2_const\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_gpr_write_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_gpr_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_reti_signal controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_reti_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_int_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_int_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_port_write controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_port_write\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_port_read controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_port_read\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_push_pop controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_push_pop\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_tri_state_buffer controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_tri_state_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_stack_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_stack_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_branch_taken controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_branch_taken\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_branch_taken controller.v(178) " "Inferred latch for \"controller_branch_taken\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_stack_en controller.v(178) " "Inferred latch for \"controller_stack_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169510 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_tri_state_buffer controller.v(178) " "Inferred latch for \"controller_tri_state_buffer\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_push_pop controller.v(178) " "Inferred latch for \"controller_push_pop\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_port_read controller.v(178) " "Inferred latch for \"controller_port_read\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_port_write controller.v(178) " "Inferred latch for \"controller_port_write\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_int_en controller.v(178) " "Inferred latch for \"controller_int_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_reti_signal controller.v(178) " "Inferred latch for \"controller_reti_signal\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_gpr_write_en controller.v(178) " "Inferred latch for \"controller_gpr_write_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux2_1_gpr2_const\[0\] controller.v(178) " "Inferred latch for \"controller_mux2_1_gpr2_const\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux3_1\[0\] controller.v(178) " "Inferred latch for \"controller_mux3_1\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux3_1\[1\] controller.v(178) " "Inferred latch for \"controller_mux3_1\[1\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux2_1_r2_rd\[0\] controller.v(178) " "Inferred latch for \"controller_mux2_1_r2_rd\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux5_1\[0\] controller.v(178) " "Inferred latch for \"controller_mux5_1\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux5_1\[1\] controller.v(178) " "Inferred latch for \"controller_mux5_1\[1\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux5_1\[2\] controller.v(178) " "Inferred latch for \"controller_mux5_1\[2\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux2_1_1_or_disp\[0\] controller.v(178) " "Inferred latch for \"controller_mux2_1_1_or_disp\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_dmem_write_en controller.v(178) " "Inferred latch for \"controller_dmem_write_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[0\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[1\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[1\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[2\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[2\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[3\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[3\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451185169511 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 picoProcessor:ppBL\|mux5:pico_mux5 " "Elaborating entity \"mux5\" for hierarchy \"picoProcessor:ppBL\|mux5:pico_mux5\"" {  } { { "picoProcessor.v" "pico_mux5" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 picoProcessor:ppBL\|mux3:pico_mux3 " "Elaborating entity \"mux3\" for hierarchy \"picoProcessor:ppBL\|mux3:pico_mux3\"" {  } { { "picoProcessor.v" "pico_mux3" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 mux3.v(27) " "Verilog HDL assignment warning at mux3.v(27): truncated value with size 12 to match size of target (8)" {  } { { "mux3.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux3.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451185169514 "|picoProcessorBL|picoProcessor:ppBL|mux3:pico_mux3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 picoProcessor:ppBL\|mux2:pico_mux2_1_r2_rd " "Elaborating entity \"mux2\" for hierarchy \"picoProcessor:ppBL\|mux2:pico_mux2_1_r2_rd\"" {  } { { "picoProcessor.v" "pico_mux2_1_r2_rd" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 picoProcessor:ppBL\|mux2:pico_mux2_1_gpr2_const " "Elaborating entity \"mux2\" for hierarchy \"picoProcessor:ppBL\|mux2:pico_mux2_1_gpr2_const\"" {  } { { "picoProcessor.v" "pico_mux2_1_gpr2_const" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack picoProcessor:ppBL\|stack:pico_stack " "Elaborating entity \"stack\" for hierarchy \"picoProcessor:ppBL\|stack:pico_stack\"" {  } { { "picoProcessor.v" "pico_stack" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter picoProcessor:ppBL\|program_counter:pico_program_counter " "Elaborating entity \"program_counter\" for hierarchy \"picoProcessor:ppBL\|program_counter:pico_program_counter\"" {  } { { "picoProcessor.v" "pico_program_counter" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem picoProcessor:ppBL\|imem:pico_imem " "Elaborating entity \"imem\" for hierarchy \"picoProcessor:ppBL\|imem:pico_imem\"" {  } { { "picoProcessor.v" "pico_imem" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169529 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 imem.v(31) " "Net \"imem.data_a\" at imem.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1451185169530 "|picoProcessorBL|picoProcessor:ppBL|imem:pico_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 imem.v(31) " "Net \"imem.waddr_a\" at imem.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1451185169530 "|picoProcessorBL|picoProcessor:ppBL|imem:pico_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 imem.v(31) " "Net \"imem.we_a\" at imem.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1451185169530 "|picoProcessorBL|picoProcessor:ppBL|imem:pico_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extension picoProcessor:ppBL\|extension:pico_extension " "Elaborating entity \"extension\" for hierarchy \"picoProcessor:ppBL\|extension:pico_extension\"" {  } { { "picoProcessor.v" "pico_extension" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder picoProcessor:ppBL\|full_adder:pico_full_adder " "Elaborating entity \"full_adder\" for hierarchy \"picoProcessor:ppBL\|full_adder:pico_full_adder\"" {  } { { "picoProcessor.v" "pico_full_adder" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr picoProcessor:ppBL\|gpr:pico_gpr " "Elaborating entity \"gpr\" for hierarchy \"picoProcessor:ppBL\|gpr:pico_gpr\"" {  } { { "picoProcessor.v" "pico_gpr" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem picoProcessor:ppBL\|dmem:pico_dmem " "Elaborating entity \"dmem\" for hierarchy \"picoProcessor:ppBL\|dmem:pico_dmem\"" {  } { { "picoProcessor.v" "pico_dmem" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alushifter picoProcessor:ppBL\|alushifter:pico_alushifter " "Elaborating entity \"alushifter\" for hierarchy \"picoProcessor:ppBL\|alushifter:pico_alushifter\"" {  } { { "picoProcessor.v" "pico_alushifter" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169548 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset alushifter.v(26) " "Verilog HDL Always Construct warning at alushifter.v(26): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451185169549 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 alushifter.v(148) " "Verilog HDL assignment warning at alushifter.v(148): truncated value with size 16 to match size of target (9)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451185169549 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 alushifter.v(161) " "Verilog HDL assignment warning at alushifter.v(161): truncated value with size 16 to match size of target (9)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451185169549 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alushifter.v(175) " "Verilog HDL assignment warning at alushifter.v(175): truncated value with size 8 to match size of target (1)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451185169549 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alushifter.v(189) " "Verilog HDL assignment warning at alushifter.v(189): truncated value with size 8 to match size of target (1)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451185169549 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_code picoProcessor:ppBL\|condition_code:pico_condition_code " "Elaborating entity \"condition_code\" for hierarchy \"picoProcessor:ppBL\|condition_code:pico_condition_code\"" {  } { { "picoProcessor.v" "pico_condition_code" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_pc picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc " "Elaborating entity \"interrupt_pc\" for hierarchy \"picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc\"" {  } { { "picoProcessor.v" "pico_interrupt_pc" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_buffer picoProcessor:ppBL\|tri_state_buffer:pico_tri_state_buffer " "Elaborating entity \"tri_state_buffer\" for hierarchy \"picoProcessor:ppBL\|tri_state_buffer:pico_tri_state_buffer\"" {  } { { "picoProcessor.v" "pico_tri_state_buffer" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer picoProcessor:ppBL\|buffer:pico_buffer " "Elaborating entity \"buffer\" for hierarchy \"picoProcessor:ppBL\|buffer:pico_buffer\"" {  } { { "picoProcessor.v" "pico_buffer" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider5Mhz Clock_Divider5Mhz:CD_5Mhz " "Elaborating entity \"Clock_Divider5Mhz\" for hierarchy \"Clock_Divider5Mhz:CD_5Mhz\"" {  } { { "picoProcessorBL.v" "CD_5Mhz" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF Clock_Divider5Mhz:CD_5Mhz\|T_FF:T_FF_00 " "Elaborating entity \"T_FF\" for hierarchy \"Clock_Divider5Mhz:CD_5Mhz\|T_FF:T_FF_00\"" {  } { { "Clock_Divider5Mhz.v" "T_FF_00" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Clock_Divider5Mhz.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:program_counter_bcd " "Elaborating entity \"bcd\" for hierarchy \"bcd:program_counter_bcd\"" {  } { { "picoProcessorBL.v" "program_counter_bcd" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_display time_display:td_A " "Elaborating entity \"time_display\" for hierarchy \"time_display:td_A\"" {  } { { "picoProcessorBL.v" "td_A" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_module time_display:td_A\|display_module:dm1 " "Elaborating entity \"display_module\" for hierarchy \"time_display:td_A\|display_module:dm1\"" {  } { { "time_display.v" "dm1" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/time_display.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_display dynamic_display:dynamic_disp_A " "Elaborating entity \"dynamic_display\" for hierarchy \"dynamic_display:dynamic_disp_A\"" {  } { { "picoProcessorBL.v" "dynamic_disp_A" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185169565 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamic_display.v(91) " "Verilog HDL Case Statement information at dynamic_display.v(91): all case item expressions in this case statement are onehot" {  } { { "dynamic_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dynamic_display.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1451185169565 "|picoProcessorBL|dynamic_display:dynamic_disp_A"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_address_bcd\|Ram0 " "RAM logic \"bcd:port_address_bcd\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram0" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451185170344 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_address_bcd\|Ram1 " "RAM logic \"bcd:port_address_bcd\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram1" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451185170344 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_address_bcd\|Ram2 " "RAM logic \"bcd:port_address_bcd\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram2" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451185170344 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_data_bcd\|Ram0 " "RAM logic \"bcd:port_data_bcd\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram0" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451185170344 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_data_bcd\|Ram1 " "RAM logic \"bcd:port_data_bcd\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram1" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451185170344 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_data_bcd\|Ram2 " "RAM logic \"bcd:port_data_bcd\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram2" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451185170344 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1451185170344 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4097 C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (4097) in the Memory Initialization File \"C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1451185170373 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1451185170398 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1451185174175 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_gpr2_const\[0\] picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\] " "Duplicate LATCH primitive \"picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_gpr2_const\[0\]\" merged with LATCH primitive \"picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\]\"" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451185174218 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1451185174218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_branch_taken " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_branch_taken has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174220 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[2\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174220 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[3\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174220 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174221 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[1\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174221 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174221 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_reti_signal " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_reti_signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174221 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[2\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports ENA and CLR on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[1\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports ENA and CLR on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_1_or_disp\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_1_or_disp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports ENA and CLR on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174222 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[1\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174223 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_gpr_write_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_gpr_write_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174223 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_int_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc\|int_ack " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc\|int_ack" {  } { { "interrupt_pc.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/interrupt_pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174223 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_stack_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_stack_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174223 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_push_pop " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_push_pop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174223 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_dmem_write_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_dmem_write_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174223 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_tri_state_buffer " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_tri_state_buffer has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451185174224 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451185174223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dynamic_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dynamic_display.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1451185174234 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1451185174234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[0\] GND " "Pin \"SEG_A\[0\]\" is stuck at GND" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1451185176632 "|picoProcessorBL|SEG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[0\] GND " "Pin \"SEG_B\[0\]\" is stuck at GND" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1451185176632 "|picoProcessorBL|SEG_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1451185176632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1451185176994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jay/Desktop/picoProcessor Board Level/output_files/picoProcessorBL.map.smsg " "Generated suppressed messages file C:/Users/Jay/Desktop/picoProcessor Board Level/output_files/picoProcessorBL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1451185180776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1451185180997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451185180997 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop_btn " "No output dependent on input pin \"start_stop_btn\"" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451185181252 "|picoProcessorBL|start_stop_btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1451185181252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4692 " "Implemented 4692 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1451185181253 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1451185181253 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1451185181253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4631 " "Implemented 4631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1451185181253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1451185181253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451185181284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:59:41 2015 " "Processing ended: Sun Dec 27 11:59:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451185181284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451185181284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451185181284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451185181284 ""}
