<html><body><samp><pre>
<!@TC:1742499690>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Mar 20 20:38:57 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 169.492000 MHz ;
            4096 items scored, 3234 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.514ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.433ns  (36.3% logic, 63.7% route), 7 logic levels.

 Constraint Details:

      9.433ns physical path delay SLICE_14 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 5.919ns) by 3.514ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C29D.CLK to      R9C29D.Q0 SLICE_14 (from clk_c)
ROUTE         2     1.343      R9C29D.Q0 to      R8C30A.B1 refresh_counter[5]
CTOF_DEL    ---     0.495      R8C30A.B1 to      R8C30A.F1 SLICE_57
ROUTE         1     0.693      R8C30A.F1 to      R8C30A.B0 state_srsts_i_a2_1_2[12]
CTOF_DEL    ---     0.495      R8C30A.B0 to      R8C30A.F0 SLICE_57
ROUTE         1     0.958      R8C30A.F0 to      R6C30C.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C30C.D1 to      R6C30C.F1 SLICE_49
ROUTE         4     0.650      R6C30C.F1 to      R6C30D.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R6C30D.D0 to      R6C30D.F0 SLICE_68
ROUTE         2     0.635      R6C30D.F0 to      R6C30A.D1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495      R6C30A.D1 to      R6C30A.F1 SLICE_41
ROUTE         2     0.635      R6C30A.F1 to      R6C30A.D0 N_145
CTOF_DEL    ---     0.495      R6C30A.D0 to      R6C30A.F0 SLICE_41
ROUTE         1     1.097      R6C30A.F0 to   IOL_R6C.OPOS N_141_i (to clk_c)
                  --------
                    9.433   (36.3% logic, 63.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R9C29D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.424       T9.PADDI to    IOL_R6C.CLK clk_c
                  --------
                    2.424   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.469ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[1]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.203ns  (53.6% logic, 46.4% route), 13 logic levels.

 Constraint Details:

      9.203ns physical path delay SLICE_28 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.469ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C28A.CLK to      R6C28A.Q1 SLICE_28 (from clk_c)
ROUTE         6     1.036      R6C28A.Q1 to      R7C28B.B1 state[1]
CTOF_DEL    ---     0.495      R7C28B.B1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26A.C1 N_579
C1TOFCO_DE  ---     0.889      R6C26A.C1 to     R6C26A.FCO SLICE_8
ROUTE         1     0.000     R6C26A.FCO to     R6C26B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C26B.FCI to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R6C27D.FCI to      R6C27D.F1 SLICE_1
ROUTE         1     0.986      R6C27D.F1 to      R8C27B.A1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R8C27B.A1 to      R8C27B.F1 SLICE_24
ROUTE         1     0.000      R8C27B.F1 to     R8C27B.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.203   (53.6% logic, 46.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R6C28A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.441ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[1]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.175ns  (53.5% logic, 46.5% route), 12 logic levels.

 Constraint Details:

      9.175ns physical path delay SLICE_28 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.441ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C28A.CLK to      R6C28A.Q1 SLICE_28 (from clk_c)
ROUTE         6     1.036      R6C28A.Q1 to      R7C28B.B1 state[1]
CTOF_DEL    ---     0.495      R7C28B.B1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26B.C0 N_579
C0TOFCO_DE  ---     1.023      R6C26B.C0 to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R6C27D.FCI to      R6C27D.F1 SLICE_1
ROUTE         1     0.986      R6C27D.F1 to      R8C27B.A1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R8C27B.A1 to      R8C27B.F1 SLICE_24
ROUTE         1     0.000      R8C27B.F1 to     R8C27B.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.175   (53.5% logic, 46.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R6C28A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.164ns  (53.9% logic, 46.1% route), 13 logic levels.

 Constraint Details:

      9.164ns physical path delay SLICE_34 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.430ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C29A.CLK to      R7C29A.Q1 SLICE_34 (from clk_c)
ROUTE         5     0.997      R7C29A.Q1 to      R7C28B.A1 state[13]
CTOF_DEL    ---     0.495      R7C28B.A1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26A.C1 N_579
C1TOFCO_DE  ---     0.889      R6C26A.C1 to     R6C26A.FCO SLICE_8
ROUTE         1     0.000     R6C26A.FCO to     R6C26B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C26B.FCI to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R6C27D.FCI to      R6C27D.F1 SLICE_1
ROUTE         1     0.986      R6C27D.F1 to      R8C27B.A1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R8C27B.A1 to      R8C27B.F1 SLICE_24
ROUTE         1     0.000      R8C27B.F1 to     R8C27B.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.164   (53.9% logic, 46.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R7C29A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.411ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[1]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               9.145ns  (53.3% logic, 46.7% route), 13 logic levels.

 Constraint Details:

      9.145ns physical path delay SLICE_28 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.411ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C28A.CLK to      R6C28A.Q1 SLICE_28 (from clk_c)
ROUTE         6     1.036      R6C28A.Q1 to      R7C28B.B1 state[1]
CTOF_DEL    ---     0.495      R7C28B.B1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26A.C1 N_579
C1TOFCO_DE  ---     0.889      R6C26A.C1 to     R6C26A.FCO SLICE_8
ROUTE         1     0.000     R6C26A.FCO to     R6C26B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C26B.FCI to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF0_DE  ---     0.585     R6C27D.FCI to      R6C27D.F0 SLICE_1
ROUTE         1     0.986      R6C27D.F0 to      R8C27B.A0 un1_delay_counter_16_cry_13_0_S0
CTOF_DEL    ---     0.495      R8C27B.A0 to      R8C27B.F0 SLICE_24
ROUTE         1     0.000      R8C27B.F0 to     R8C27B.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    9.145   (53.3% logic, 46.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R6C28A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.408ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.327ns  (36.7% logic, 63.3% route), 7 logic levels.

 Constraint Details:

      9.327ns physical path delay SLICE_14 to ram_side_wr_en_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.172ns skew and
      0.153ns DO_SET requirement (totaling 5.919ns) by 3.408ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C29D.CLK to      R9C29D.Q0 SLICE_14 (from clk_c)
ROUTE         2     1.343      R9C29D.Q0 to      R8C30A.B1 refresh_counter[5]
CTOF_DEL    ---     0.495      R8C30A.B1 to      R8C30A.F1 SLICE_57
ROUTE         1     0.693      R8C30A.F1 to      R8C30A.B0 state_srsts_i_a2_1_2[12]
CTOF_DEL    ---     0.495      R8C30A.B0 to      R8C30A.F0 SLICE_57
ROUTE         1     0.958      R8C30A.F0 to      R6C30C.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R6C30C.D1 to      R6C30C.F1 SLICE_49
ROUTE         4     0.650      R6C30C.F1 to      R6C30D.D0 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495      R6C30D.D0 to      R6C30D.F0 SLICE_68
ROUTE         2     0.635      R6C30D.F0 to      R6C30A.D1 next_state_0_sqmuxa_10
CTOF_DEL    ---     0.495      R6C30A.D1 to      R6C30A.F1 SLICE_41
ROUTE         2     0.445      R6C30A.F1 to      R6C30B.C0 N_145
CTOF_DEL    ---     0.495      R6C30B.C0 to      R6C30B.F0 SLICE_47
ROUTE         1     1.181      R6C30B.F0 to   IOL_R6D.OPOS N_137_i (to clk_c)
                  --------
                    9.327   (36.7% logic, 63.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R9C29D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.424       T9.PADDI to    IOL_R6D.CLK clk_c
                  --------
                    2.424   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.402ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.136ns  (53.7% logic, 46.3% route), 12 logic levels.

 Constraint Details:

      9.136ns physical path delay SLICE_34 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.402ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C29A.CLK to      R7C29A.Q1 SLICE_34 (from clk_c)
ROUTE         5     0.997      R7C29A.Q1 to      R7C28B.A1 state[13]
CTOF_DEL    ---     0.495      R7C28B.A1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26B.C0 N_579
C0TOFCO_DE  ---     1.023      R6C26B.C0 to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R6C27D.FCI to      R6C27D.F1 SLICE_1
ROUTE         1     0.986      R6C27D.F1 to      R8C27B.A1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R8C27B.A1 to      R8C27B.F1 SLICE_24
ROUTE         1     0.000      R8C27B.F1 to     R8C27B.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    9.136   (53.7% logic, 46.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R7C29A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[1]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               9.117ns  (53.2% logic, 46.8% route), 12 logic levels.

 Constraint Details:

      9.117ns physical path delay SLICE_28 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.383ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C28A.CLK to      R6C28A.Q1 SLICE_28 (from clk_c)
ROUTE         6     1.036      R6C28A.Q1 to      R7C28B.B1 state[1]
CTOF_DEL    ---     0.495      R7C28B.B1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26B.C0 N_579
C0TOFCO_DE  ---     1.023      R6C26B.C0 to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF0_DE  ---     0.585     R6C27D.FCI to      R6C27D.F0 SLICE_1
ROUTE         1     0.986      R6C27D.F0 to      R8C27B.A0 un1_delay_counter_16_cry_13_0_S0
CTOF_DEL    ---     0.495      R8C27B.A0 to      R8C27B.F0 SLICE_24
ROUTE         1     0.000      R8C27B.F0 to     R8C27B.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    9.117   (53.2% logic, 46.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R6C28A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               9.106ns  (53.6% logic, 46.4% route), 13 logic levels.

 Constraint Details:

      9.106ns physical path delay SLICE_34 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.372ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C29A.CLK to      R7C29A.Q1 SLICE_34 (from clk_c)
ROUTE         5     0.997      R7C29A.Q1 to      R7C28B.A1 state[13]
CTOF_DEL    ---     0.495      R7C28B.A1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26A.C1 N_579
C1TOFCO_DE  ---     0.889      R6C26A.C1 to     R6C26A.FCO SLICE_8
ROUTE         1     0.000     R6C26A.FCO to     R6C26B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C26B.FCI to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF0_DE  ---     0.585     R6C27D.FCI to      R6C27D.F0 SLICE_1
ROUTE         1     0.986      R6C27D.F0 to      R8C27B.A0 un1_delay_counter_16_cry_13_0_S0
CTOF_DEL    ---     0.495      R8C27B.A0 to      R8C27B.F0 SLICE_24
ROUTE         1     0.000      R8C27B.F0 to     R8C27B.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    9.106   (53.6% logic, 46.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R7C29A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               9.078ns  (53.4% logic, 46.6% route), 12 logic levels.

 Constraint Details:

      9.078ns physical path delay SLICE_34 to SLICE_24 exceeds
      5.900ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 5.734ns) by 3.344ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C29A.CLK to      R7C29A.Q1 SLICE_34 (from clk_c)
ROUTE         5     0.997      R7C29A.Q1 to      R7C28B.A1 state[13]
CTOF_DEL    ---     0.495      R7C28B.A1 to      R7C28B.F1 SLICE_59
ROUTE         1     0.436      R7C28B.F1 to      R7C28B.C0 un1_next_init_refresh_counter_0_sqmuxa_i_a2_3
CTOF_DEL    ---     0.495      R7C28B.C0 to      R7C28B.F0 SLICE_59
ROUTE         1     0.623      R7C28B.F0 to      R6C28C.D1 un1_next_init_refresh_counter_0_sqmuxa_i_a2_4
CTOF_DEL    ---     0.495      R6C28C.D1 to      R6C28C.F1 SLICE_52
ROUTE        16     1.186      R6C28C.F1 to      R6C26B.C0 N_579
C0TOFCO_DE  ---     1.023      R6C26B.C0 to     R6C26B.FCO SLICE_7
ROUTE         1     0.000     R6C26B.FCO to     R6C26C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C26C.FCI to     R6C26C.FCO SLICE_6
ROUTE         1     0.000     R6C26C.FCO to     R6C26D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C26D.FCI to     R6C26D.FCO SLICE_5
ROUTE         1     0.000     R6C26D.FCO to     R6C27A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C27A.FCI to     R6C27A.FCO SLICE_4
ROUTE         1     0.000     R6C27A.FCO to     R6C27B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C27B.FCI to     R6C27B.FCO SLICE_3
ROUTE         1     0.000     R6C27B.FCO to     R6C27C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C27C.FCI to     R6C27C.FCO SLICE_2
ROUTE         1     0.000     R6C27C.FCO to     R6C27D.FCI un1_delay_counter_16_cry_12
FCITOF0_DE  ---     0.585     R6C27D.FCI to      R6C27D.F0 SLICE_1
ROUTE         1     0.986      R6C27D.F0 to      R8C27B.A0 un1_delay_counter_16_cry_13_0_S0
CTOF_DEL    ---     0.495      R8C27B.A0 to      R8C27B.F0 SLICE_24
ROUTE         1     0.000      R8C27B.F0 to     R8C27B.DI0 next_delay_counter[13] (to clk_c)
                  --------
                    9.078   (53.4% logic, 46.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R7C29A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     2.252       T9.PADDI to     R8C27B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 106.225MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 169.492000 MHz ;  |  169.492 MHz|  106.225 MHz|   7 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
next_state_0_sqmuxa_7_i_a2              |      42|    1984|     61.35%
                                        |        |        |
un1_delay_counter_16_cry_6              |       1|    1387|     42.89%
                                        |        |        |
un1_delay_counter_16_cry_8              |       1|    1347|     41.65%
                                        |        |        |
un1_delay_counter_16_cry_4              |       1|    1240|     38.34%
                                        |        |        |
N_579                                   |      16|    1135|     35.10%
                                        |        |        |
un1_delay_counter_16_cry_10             |       1|    1117|     34.54%
                                        |        |        |
un1_delay_counter_16_cry_2              |       1|     894|     27.64%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
_a2_4                                   |       1|     758|     23.44%
                                        |        |        |
un1_delay_counter_16_cry_12             |       1|     677|     20.93%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_9            |       1|     558|     17.25%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_10           |       1|     517|     15.99%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_8            |       1|     501|     15.49%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
_a2_3                                   |       1|     461|     14.25%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_7            |       1|     408|     12.62%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S1        |       1|     390|     12.06%
                                        |        |        |
next_delay_counter[14]                  |       1|     390|     12.06%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S0        |       1|     363|     11.22%
                                        |        |        |
next_delay_counter[13]                  |       1|     363|     11.22%
                                        |        |        |
un1_delay_counter_16_cry_0              |       1|     353|     10.92%
                                        |        |        |
un1_delay_counter_16_cry_11_0_S1        |       1|     328|     10.14%
                                        |        |        |
next_delay_counter[12]                  |       1|     328|     10.14%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY NET "clk_c" 169.492000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 3234  Score: 4041444
Cumulative negative slack: 4041444

Constraints cover 4391 paths, 1 nets, and 561 connections (56.50% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Mar 20 20:38:57 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 169.492000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30D.CLK to      R9C30D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132      R9C30D.Q1 to      R9C30D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101      R9C30D.A1 to      R9C30D.F1 SLICE_10
ROUTE         1     0.000      R9C30D.F1 to     R9C30D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30D.CLK to      R9C30D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132      R9C30D.Q0 to      R9C30D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101      R9C30D.A0 to      R9C30D.F0 SLICE_10
ROUTE         1     0.000      R9C30D.F0 to     R9C30D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30C.CLK to      R9C30C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132      R9C30C.Q0 to      R9C30C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101      R9C30C.A0 to      R9C30C.F0 SLICE_11
ROUTE         1     0.000      R9C30C.F0 to     R9C30C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30C.CLK to      R9C30C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132      R9C30C.Q1 to      R9C30C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101      R9C30C.A1 to      R9C30C.F1 SLICE_11
ROUTE         1     0.000      R9C30C.F1 to     R9C30C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30B.CLK to      R9C30B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132      R9C30B.Q1 to      R9C30B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101      R9C30B.A1 to      R9C30B.F1 SLICE_12
ROUTE         1     0.000      R9C30B.F1 to     R9C30B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30B.CLK to      R9C30B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132      R9C30B.Q0 to      R9C30B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101      R9C30B.A0 to      R9C30B.F0 SLICE_12
ROUTE         1     0.000      R9C30B.F0 to     R9C30B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30A.CLK to      R9C30A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132      R9C30A.Q1 to      R9C30A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101      R9C30A.A1 to      R9C30A.F1 SLICE_13
ROUTE         1     0.000      R9C30A.F1 to     R9C30A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30A.CLK to      R9C30A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132      R9C30A.Q0 to      R9C30A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101      R9C30A.A0 to      R9C30A.F0 SLICE_13
ROUTE         1     0.000      R9C30A.F0 to     R9C30A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C30A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C29D.CLK to      R9C29D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132      R9C29D.Q1 to      R9C29D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101      R9C29D.A1 to      R9C29D.F1 SLICE_14
ROUTE         1     0.000      R9C29D.F1 to     R9C29D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C29D.CLK to      R9C29D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132      R9C29D.Q0 to      R9C29D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101      R9C29D.A0 to      R9C29D.F0 SLICE_14
ROUTE         1     0.000      R9C29D.F0 to     R9C29D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       106     0.831       T9.PADDI to     R9C29D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 169.492000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 106
   Covered under: FREQUENCY NET "clk_c" 169.492000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4391 paths, 1 nets, and 561 connections (56.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 3234 (setup), 0 (hold)
Score: 4041444 (setup), 0 (hold)
Cumulative negative slack: 4041444 (4041444+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
