

================================================================
== Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_145_3'
================================================================
* Date:           Sun Sep  4 18:21:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.088 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        5|     2156|  16.500 ns|  7.115 us|    5|  2156|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_145_3  |        3|     2154|         4|          1|          1|  1 ~ 2152|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      46|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      33|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      63|    -|
|Register         |        -|    -|     211|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     211|     174|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_832_16_1_1_U77  |mux_832_16_1_1  |        0|   0|  0|  33|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  33|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln145_fu_239_p2               |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln145_fu_233_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln151_fu_267_p2              |      icmp|   0|  0|  11|           9|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  46|          34|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |InImg_data156_blk_n      |   9|          2|    1|          2|
    |LEF_Img_data157_blk_n    |   9|          2|    1|          2|
    |SEF_Img_data158_blk_n    |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_1   |   9|          2|   11|         22|
    |col_fu_84                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |col_fu_84                         |  11|   0|   11|          0|
    |icmp_ln151_reg_308                |   1|   0|    1|          0|
    |this_buff_0_load_reg_352          |  16|   0|   16|          0|
    |this_buff_1_load_reg_357          |  16|   0|   16|          0|
    |this_buff_2_load_reg_362          |  16|   0|   16|          0|
    |this_buff_3_load_reg_367          |  16|   0|   16|          0|
    |this_buff_4_load_reg_372          |  16|   0|   16|          0|
    |this_buff_5_load_reg_377          |  16|   0|   16|          0|
    |this_buff_6_load_reg_382          |  16|   0|   16|          0|
    |this_buff_7_load_reg_387          |  16|   0|   16|          0|
    |icmp_ln151_reg_308                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 211|  32|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|LEF_Img_data157_din             |  out|   16|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_num_data_valid  |   in|    3|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_fifo_cap        |   in|    3|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_full_n          |   in|    1|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_write           |  out|    1|     ap_fifo|                    LEF_Img_data157|       pointer|
|InImg_data156_dout              |   in|   16|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_num_data_valid    |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_fifo_cap          |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_empty_n           |   in|    1|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_read              |  out|    1|     ap_fifo|                      InImg_data156|       pointer|
|SEF_Img_data158_din             |  out|   16|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_num_data_valid  |   in|    3|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_fifo_cap        |   in|    3|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_full_n          |   in|    1|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_write           |  out|    1|     ap_fifo|                    SEF_Img_data158|       pointer|
|trunc_ln                        |   in|   11|     ap_none|                           trunc_ln|        scalar|
|this_buff_0_address0            |  out|   11|   ap_memory|                        this_buff_0|         array|
|this_buff_0_ce0                 |  out|    1|   ap_memory|                        this_buff_0|         array|
|this_buff_0_q0                  |   in|   16|   ap_memory|                        this_buff_0|         array|
|this_buff_1_address0            |  out|   11|   ap_memory|                        this_buff_1|         array|
|this_buff_1_ce0                 |  out|    1|   ap_memory|                        this_buff_1|         array|
|this_buff_1_q0                  |   in|   16|   ap_memory|                        this_buff_1|         array|
|this_buff_2_address0            |  out|   11|   ap_memory|                        this_buff_2|         array|
|this_buff_2_ce0                 |  out|    1|   ap_memory|                        this_buff_2|         array|
|this_buff_2_q0                  |   in|   16|   ap_memory|                        this_buff_2|         array|
|this_buff_3_address0            |  out|   11|   ap_memory|                        this_buff_3|         array|
|this_buff_3_ce0                 |  out|    1|   ap_memory|                        this_buff_3|         array|
|this_buff_3_q0                  |   in|   16|   ap_memory|                        this_buff_3|         array|
|this_buff_4_address0            |  out|   11|   ap_memory|                        this_buff_4|         array|
|this_buff_4_ce0                 |  out|    1|   ap_memory|                        this_buff_4|         array|
|this_buff_4_q0                  |   in|   16|   ap_memory|                        this_buff_4|         array|
|this_buff_5_address0            |  out|   11|   ap_memory|                        this_buff_5|         array|
|this_buff_5_ce0                 |  out|    1|   ap_memory|                        this_buff_5|         array|
|this_buff_5_q0                  |   in|   16|   ap_memory|                        this_buff_5|         array|
|this_buff_6_address0            |  out|   11|   ap_memory|                        this_buff_6|         array|
|this_buff_6_ce0                 |  out|    1|   ap_memory|                        this_buff_6|         array|
|this_buff_6_q0                  |   in|   16|   ap_memory|                        this_buff_6|         array|
|this_buff_7_address0            |  out|   11|   ap_memory|                        this_buff_7|         array|
|this_buff_7_ce0                 |  out|    1|   ap_memory|                        this_buff_7|         array|
|this_buff_7_q0                  |   in|   16|   ap_memory|                        this_buff_7|         array|
|empty                           |   in|   32|     ap_none|                              empty|        scalar|
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.08>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 7 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %this_buff_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEF_Img_data158, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data157, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InImg_data156, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:95]   --->   Operation 20 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %col"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body45"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_1 = load i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 23 'load' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.52ns)   --->   "%icmp_ln145 = icmp_eq  i11 %col_1, i11 %trunc_ln_read" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 24 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "%add_ln145 = add i11 %col_1, i11 1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 25 'add' 'add_ln145' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.body45.split, void %for.end62.loopexit.exitStub" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 26 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i11 %col_1" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 27 'zext' 'zext_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:147]   --->   Operation 28 'specpipeline' 'specpipeline_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2152, i64 1076" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:148]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln148' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 30 'specloopname' 'specloopname_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %col_1, i32 2, i32 10" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 31 'partselect' 'tmp_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.34ns)   --->   "%icmp_ln151 = icmp_eq  i9 %tmp_1, i9 0" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 32 'icmp' 'icmp_ln151' <Predicate = (!icmp_ln145)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %if.then, void %if.else" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:151]   --->   Operation 33 'br' 'br_ln151' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%this_buff_0_addr = getelementptr i16 %this_buff_0, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 34 'getelementptr' 'this_buff_0_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%this_buff_1_addr = getelementptr i16 %this_buff_1, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 35 'getelementptr' 'this_buff_1_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_buff_2_addr = getelementptr i16 %this_buff_2, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 36 'getelementptr' 'this_buff_2_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%this_buff_3_addr = getelementptr i16 %this_buff_3, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 37 'getelementptr' 'this_buff_3_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_buff_4_addr = getelementptr i16 %this_buff_4, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 38 'getelementptr' 'this_buff_4_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%this_buff_5_addr = getelementptr i16 %this_buff_5, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 39 'getelementptr' 'this_buff_5_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%this_buff_6_addr = getelementptr i16 %this_buff_6, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 40 'getelementptr' 'this_buff_6_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%this_buff_7_addr = getelementptr i16 %this_buff_7, i64 0, i64 %zext_ln145" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 41 'getelementptr' 'this_buff_7_addr' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 42 'load' 'this_buff_0_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 43 [3/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 43 'load' 'this_buff_1_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 44 [3/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 44 'load' 'this_buff_2_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 45 [3/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 45 'load' 'this_buff_3_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 46 [3/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 46 'load' 'this_buff_4_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 47 [3/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 47 'load' 'this_buff_5_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 48 [3/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 48 'load' 'this_buff_6_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 49 [3/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 49 'load' 'this_buff_7_load' <Predicate = (!icmp_ln145 & !icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_1 : Operation 50 [1/1] (1.32ns)   --->   "%store_ln145 = store i11 %add_ln145, i11 %col" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 50 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 1.32>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.body45" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:145]   --->   Operation 51 'br' 'br_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 52 [2/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 52 'load' 'this_buff_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 53 [2/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 53 'load' 'this_buff_1_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 54 [2/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 54 'load' 'this_buff_2_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 55 [2/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 55 'load' 'this_buff_3_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 56 [2/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 56 'load' 'this_buff_4_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 57 [2/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 57 'load' 'this_buff_5_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 58 [2/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 58 'load' 'this_buff_6_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_2 : Operation 59 [2/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 59 'load' 'this_buff_7_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 60 [1/3] (1.38ns)   --->   "%this_buff_0_load = load i11 %this_buff_0_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 60 'load' 'this_buff_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 61 [1/3] (1.38ns)   --->   "%this_buff_1_load = load i11 %this_buff_1_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 61 'load' 'this_buff_1_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 62 [1/3] (1.38ns)   --->   "%this_buff_2_load = load i11 %this_buff_2_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 62 'load' 'this_buff_2_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 63 [1/3] (1.38ns)   --->   "%this_buff_3_load = load i11 %this_buff_3_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 63 'load' 'this_buff_3_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 64 [1/3] (1.38ns)   --->   "%this_buff_4_load = load i11 %this_buff_4_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 64 'load' 'this_buff_4_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 65 [1/3] (1.38ns)   --->   "%this_buff_5_load = load i11 %this_buff_5_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 65 'load' 'this_buff_5_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 66 [1/3] (1.38ns)   --->   "%this_buff_6_load = load i11 %this_buff_6_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 66 'load' 'this_buff_6_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 67 [1/3] (1.38ns)   --->   "%this_buff_7_load = load i11 %this_buff_7_addr" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 67 'load' 'this_buff_7_load' <Predicate = (!icmp_ln151)> <Delay = 1.38> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 2> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1924> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.67>
ST_4 : Operation 68 [1/1] (1.47ns)   --->   "%p_s = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i32, i16 %this_buff_0_load, i16 %this_buff_1_load, i16 %this_buff_2_load, i16 %this_buff_3_load, i16 %this_buff_4_load, i16 %this_buff_5_load, i16 %this_buff_6_load, i16 %this_buff_7_load, i32 %tmp" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:152]   --->   Operation 68 'mux' 'p_s' <Predicate = (!icmp_ln151)> <Delay = 1.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %LEF_Img_data157, i16 %p_s" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 70 [1/1] (1.20ns)   --->   "%InImg_data156_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'read' 'InImg_data156_read' <Predicate = (!icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 71 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %SEF_Img_data158, i16 %InImg_data156_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc60" [/home/trevor/repo/Vitis_Libraries/vision/L1/include/imgproc/xf_extract_eframes.hpp:154]   --->   Operation 72 'br' 'br_ln154' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.20ns)   --->   "%p_03 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %InImg_data156" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'p_03' <Predicate = (icmp_ln151)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc60"   --->   Operation 74 'br' 'br_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_buff_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ this_buff_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LEF_Img_data157]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ InImg_data156]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SEF_Img_data158]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca           ) [ 01000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
specinterface_ln0       (specinterface    ) [ 00000]
tmp                     (read             ) [ 01111]
trunc_ln_read           (read             ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
col_1                   (load             ) [ 00000]
icmp_ln145              (icmp             ) [ 01110]
add_ln145               (add              ) [ 00000]
br_ln145                (br               ) [ 00000]
zext_ln145              (zext             ) [ 00000]
specpipeline_ln147      (specpipeline     ) [ 00000]
speclooptripcount_ln148 (speclooptripcount) [ 00000]
specloopname_ln145      (specloopname     ) [ 00000]
tmp_1                   (partselect       ) [ 00000]
icmp_ln151              (icmp             ) [ 01111]
br_ln151                (br               ) [ 00000]
this_buff_0_addr        (getelementptr    ) [ 01110]
this_buff_1_addr        (getelementptr    ) [ 01110]
this_buff_2_addr        (getelementptr    ) [ 01110]
this_buff_3_addr        (getelementptr    ) [ 01110]
this_buff_4_addr        (getelementptr    ) [ 01110]
this_buff_5_addr        (getelementptr    ) [ 01110]
this_buff_6_addr        (getelementptr    ) [ 01110]
this_buff_7_addr        (getelementptr    ) [ 01110]
store_ln145             (store            ) [ 00000]
br_ln145                (br               ) [ 00000]
this_buff_0_load        (load             ) [ 01001]
this_buff_1_load        (load             ) [ 01001]
this_buff_2_load        (load             ) [ 01001]
this_buff_3_load        (load             ) [ 01001]
this_buff_4_load        (load             ) [ 01001]
this_buff_5_load        (load             ) [ 01001]
this_buff_6_load        (load             ) [ 01001]
this_buff_7_load        (load             ) [ 01001]
p_s                     (mux              ) [ 00000]
write_ln174             (write            ) [ 00000]
InImg_data156_read      (read             ) [ 00000]
write_ln174             (write            ) [ 00000]
br_ln154                (br               ) [ 00000]
p_03                    (read             ) [ 00000]
br_ln0                  (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_buff_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_buff_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_buff_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_buff_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_buff_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_buff_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_buff_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_buff_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_buff_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="LEF_Img_data157">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LEF_Img_data157"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="InImg_data156">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InImg_data156"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SEF_Img_data158">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEF_Img_data158"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="col_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln174_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_read_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InImg_data156_read/4 p_03/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln174_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="this_buff_0_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_0_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="this_buff_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_1_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="this_buff_2_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_2_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="this_buff_3_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_3_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="this_buff_4_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_4_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="this_buff_5_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_5_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="this_buff_6_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_6_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="this_buff_7_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_buff_7_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_0_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_1_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_2_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_3_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_4_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_5_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_6_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_buff_7_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="col_1_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln145_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln145_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln145_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="0" index="3" bw="5" slack="0"/>
<pin id="262" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln151_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln145_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="11" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="1"/>
<pin id="281" dir="0" index="2" bw="16" slack="1"/>
<pin id="282" dir="0" index="3" bw="16" slack="1"/>
<pin id="283" dir="0" index="4" bw="16" slack="1"/>
<pin id="284" dir="0" index="5" bw="16" slack="1"/>
<pin id="285" dir="0" index="6" bw="16" slack="1"/>
<pin id="286" dir="0" index="7" bw="16" slack="1"/>
<pin id="287" dir="0" index="8" bw="16" slack="1"/>
<pin id="288" dir="0" index="9" bw="32" slack="3"/>
<pin id="289" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="col_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="3"/>
<pin id="301" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln145_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln151_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="312" class="1005" name="this_buff_0_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_0_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="this_buff_1_addr_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="1"/>
<pin id="319" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_1_addr "/>
</bind>
</comp>

<comp id="322" class="1005" name="this_buff_2_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="1"/>
<pin id="324" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_2_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="this_buff_3_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="1"/>
<pin id="329" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_3_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="this_buff_4_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="1"/>
<pin id="334" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_4_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="this_buff_5_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="1"/>
<pin id="339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_5_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="this_buff_6_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="1"/>
<pin id="344" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_6_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="this_buff_7_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_7_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="this_buff_0_load_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_0_load "/>
</bind>
</comp>

<comp id="357" class="1005" name="this_buff_1_load_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="1"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_1_load "/>
</bind>
</comp>

<comp id="362" class="1005" name="this_buff_2_load_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_2_load "/>
</bind>
</comp>

<comp id="367" class="1005" name="this_buff_3_load_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_3_load "/>
</bind>
</comp>

<comp id="372" class="1005" name="this_buff_4_load_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="1"/>
<pin id="374" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_4_load "/>
</bind>
</comp>

<comp id="377" class="1005" name="this_buff_5_load_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_5_load "/>
</bind>
</comp>

<comp id="382" class="1005" name="this_buff_6_load_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_6_load "/>
</bind>
</comp>

<comp id="387" class="1005" name="this_buff_7_load_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="this_buff_7_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="80" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="82" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="80" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="107" pin="2"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="121" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="128" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="135" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="142" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="149" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="156" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="163" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="170" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="94" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="230" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="230" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="256"><net_src comp="245" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="230" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="271"><net_src comp="257" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="74" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="239" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="291"><net_src comp="278" pin="10"/><net_sink comp="100" pin=2"/></net>

<net id="295"><net_src comp="84" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="302"><net_src comp="88" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="278" pin=9"/></net>

<net id="307"><net_src comp="233" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="267" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="121" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="320"><net_src comp="128" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="325"><net_src comp="135" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="330"><net_src comp="142" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="335"><net_src comp="149" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="340"><net_src comp="156" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="345"><net_src comp="163" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="350"><net_src comp="170" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="355"><net_src comp="177" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="360"><net_src comp="183" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="365"><net_src comp="189" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="370"><net_src comp="195" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="375"><net_src comp="201" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="278" pin=5"/></net>

<net id="380"><net_src comp="207" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="278" pin=6"/></net>

<net id="385"><net_src comp="213" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="278" pin=7"/></net>

<net id="390"><net_src comp="219" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="278" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_buff_0 | {}
	Port: this_buff_1 | {}
	Port: this_buff_2 | {}
	Port: this_buff_3 | {}
	Port: this_buff_4 | {}
	Port: this_buff_5 | {}
	Port: this_buff_6 | {}
	Port: this_buff_7 | {}
	Port: LEF_Img_data157 | {4 }
	Port: InImg_data156 | {}
	Port: SEF_Img_data158 | {4 }
 - Input state : 
	Port: extract_Pipeline_VITIS_LOOP_145_3 : trunc_ln | {1 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_0 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_1 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_2 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_3 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_4 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_5 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_6 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : this_buff_7 | {1 2 3 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : empty | {1 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : LEF_Img_data157 | {}
	Port: extract_Pipeline_VITIS_LOOP_145_3 : InImg_data156 | {4 }
	Port: extract_Pipeline_VITIS_LOOP_145_3 : SEF_Img_data158 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		col_1 : 1
		icmp_ln145 : 2
		add_ln145 : 2
		br_ln145 : 3
		zext_ln145 : 2
		tmp_1 : 2
		icmp_ln151 : 3
		br_ln151 : 4
		this_buff_0_addr : 3
		this_buff_1_addr : 3
		this_buff_2_addr : 3
		this_buff_3_addr : 3
		this_buff_4_addr : 3
		this_buff_5_addr : 3
		this_buff_6_addr : 3
		this_buff_7_addr : 3
		this_buff_0_load : 4
		this_buff_1_load : 4
		this_buff_2_load : 4
		this_buff_3_load : 4
		this_buff_4_load : 4
		this_buff_5_load : 4
		this_buff_6_load : 4
		this_buff_7_load : 4
		store_ln145 : 3
	State 2
	State 3
	State 4
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    mux   |        p_s_fu_278        |    0    |    33   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln145_fu_233    |    0    |    11   |
|          |     icmp_ln151_fu_267    |    0    |    11   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln145_fu_239     |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |      tmp_read_fu_88      |    0    |    0    |
|   read   | trunc_ln_read_read_fu_94 |    0    |    0    |
|          |      grp_read_fu_107     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_100 |    0    |    0    |
|          | write_ln174_write_fu_113 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln145_fu_245    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_1_fu_257       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    73   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       col_reg_292      |   11   |
|   icmp_ln145_reg_304   |    1   |
|   icmp_ln151_reg_308   |    1   |
|this_buff_0_addr_reg_312|   11   |
|this_buff_0_load_reg_352|   16   |
|this_buff_1_addr_reg_317|   11   |
|this_buff_1_load_reg_357|   16   |
|this_buff_2_addr_reg_322|   11   |
|this_buff_2_load_reg_362|   16   |
|this_buff_3_addr_reg_327|   11   |
|this_buff_3_load_reg_367|   16   |
|this_buff_4_addr_reg_332|   11   |
|this_buff_4_load_reg_372|   16   |
|this_buff_5_addr_reg_337|   11   |
|this_buff_5_load_reg_377|   16   |
|this_buff_6_addr_reg_342|   11   |
|this_buff_6_load_reg_382|   16   |
|this_buff_7_addr_reg_347|   11   |
|this_buff_7_load_reg_387|   16   |
|       tmp_reg_299      |   32   |
+------------------------+--------+
|          Total         |   261  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_183 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_189 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_195 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_201 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_207 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_213 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_219 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  10.592 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   72   |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   261  |   145  |
+-----------+--------+--------+--------+
