Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  6 14:30:31 2024
| Host         : liuying running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Fetch_Inst_test7_control_sets_placed.rpt
| Design       : Fetch_Inst_test7
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      5 |            2 |
|      8 |            1 |
|     15 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+------------------+------------------+----------------+
| ~clk_nt_IBUF_BUFG           |               |                  |                1 |              3 |
|  F1/bbstub_douta[5]         |               |                  |                2 |              5 |
|  F1/funct_3_reg[2]_i_2_0[0] |               |                  |                2 |              5 |
|  F1/E[0]                    |               |                  |                2 |              8 |
|  clk_nt_IBUF_BUFG           |               |                  |                4 |             15 |
| ~clk_im_IBUF_BUFG           | PC_Write_IBUF | F1/PC[2]_i_2_n_1 |                8 |             30 |
| ~clk_im_IBUF_BUFG           | IR_Write_IBUF |                  |               10 |             32 |
|  n_0_14_BUFG                |               |                  |               15 |             32 |
+-----------------------------+---------------+------------------+------------------+----------------+


