Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Mar 22 17:07:35 2025
| Host         : LG25-C7097F3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.741        0.000                      0                   92        0.235        0.000                      0                   92        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.741        0.000                      0                   92        0.235        0.000                      0                   92        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 2.282ns (43.172%)  route 3.004ns (56.828%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    db/counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.097 r  db/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    db/counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.431 r  db/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.431    db/counter_reg[24]_i_1_n_6
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[25]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.062    15.172    db/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.168ns (41.919%)  route 3.004ns (58.081%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    db/counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.317 r  db/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.317    db/counter_reg[20]_i_1_n_6
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    db/CLK
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    db/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.187ns (42.132%)  route 3.004ns (57.868%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    db/counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.097 r  db/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    db/counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.336 r  db/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.336    db/counter_reg[24]_i_1_n_5
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.062    15.172    db/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.171ns (41.953%)  route 3.004ns (58.047%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    db/counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.097 r  db/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.097    db/counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.320 r  db/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.320    db/counter_reg[24]_i_1_n_7
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[24]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.062    15.172    db/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.147ns (41.683%)  route 3.004ns (58.317%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    db/counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.296 r  db/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.296    db/counter_reg[20]_i_1_n_4
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    db/CLK
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    db/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 2.073ns (40.833%)  route 3.004ns (59.167%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    db/counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.222 r  db/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.222    db/counter_reg[20]_i_1_n_5
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    db/CLK
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    db/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 2.057ns (40.646%)  route 3.004ns (59.354%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.983 r  db/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.983    db/counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.206 r  db/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.206    db/counter_reg[20]_i_1_n_7
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    db/CLK
    SLICE_X59Y19         FDCE                                         r  db/counter_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    db/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 2.054ns (40.610%)  route 3.004ns (59.390%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.203 r  db/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.203    db/counter_reg[16]_i_1_n_6
    SLICE_X59Y18         FDCE                                         r  db/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508    14.849    db/CLK
    SLICE_X59Y18         FDCE                                         r  db/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    db/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.033ns (40.363%)  route 3.004ns (59.637%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.182 r  db/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.182    db/counter_reg[16]_i_1_n_4
    SLICE_X59Y18         FDCE                                         r  db/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508    14.849    db/CLK
    SLICE_X59Y18         FDCE                                         r  db/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    db/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 db/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.959ns (39.473%)  route 3.004ns (60.527%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.624     5.145    db/CLK
    SLICE_X59Y20         FDCE                                         r  db/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  db/counter_reg[26]/Q
                         net (fo=30, routed)          1.455     7.057    db/counter_reg[26]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.181 r  db/counter[0]_i_13/O
                         net (fo=5, routed)           0.323     7.504    db/counter[0]_i_13_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.628 r  db/counter[0]_i_5/O
                         net (fo=50, routed)          1.225     8.853    db/counter[0]_i_5_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  db/counter[0]_i_9/O
                         net (fo=1, routed)           0.000     8.977    db/counter[0]_i_9_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.527 r  db/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.527    db/counter_reg[0]_i_2_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  db/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    db/counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.755 r  db/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.755    db/counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.869 r  db/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    db/counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.108 r  db/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.108    db/counter_reg[16]_i_1_n_5
    SLICE_X59Y18         FDCE                                         r  db/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.508    14.849    db/CLK
    SLICE_X59Y18         FDCE                                         r  db/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    db/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 db/button_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/button_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.443    db/CLK
    SLICE_X57Y19         FDRE                                         r  db/button_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db/button_d1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.754    db/button_d1[2]
    SLICE_X56Y19         FDRE                                         r  db/button_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    db/CLK
    SLICE_X56Y19         FDRE                                         r  db/button_d2_reg[2]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X56Y19         FDRE (Hold_fdre_C_D)         0.063     1.519    db/button_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db/button_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/button_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    db/CLK
    SLICE_X58Y18         FDRE                                         r  db/button_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  db/button_d1_reg[0]/Q
                         net (fo=1, routed)           0.174     1.785    db/button_d1[0]
    SLICE_X58Y18         FDRE                                         r  db/button_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    db/CLK
    SLICE_X58Y18         FDRE                                         r  db/button_d2_reg[0]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.066     1.536    db/button_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.469    ss/CLK
    SLICE_X61Y19         FDCE                                         r  ss/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  ss/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.718    ss/refresh_counter_reg_n_0_[11]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  ss/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    ss/refresh_counter_reg[8]_i_1_n_4
    SLICE_X61Y19         FDCE                                         r  ss/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    ss/CLK
    SLICE_X61Y19         FDCE                                         r  ss/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.105     1.574    ss/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    ss/CLK
    SLICE_X61Y20         FDCE                                         r  ss/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ss/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    ss/refresh_counter_reg_n_0_[15]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  ss/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    ss/refresh_counter_reg[12]_i_1_n_4
    SLICE_X61Y20         FDCE                                         r  ss/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    ss/CLK
    SLICE_X61Y20         FDCE                                         r  ss/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.105     1.573    ss/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.471    ss/CLK
    SLICE_X61Y17         FDCE                                         r  ss/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  ss/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    ss/refresh_counter_reg_n_0_[3]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  ss/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    ss/refresh_counter_reg[0]_i_1_n_4
    SLICE_X61Y17         FDCE                                         r  ss/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.983    ss/CLK
    SLICE_X61Y17         FDCE                                         r  ss/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.105     1.576    ss/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    ss/CLK
    SLICE_X61Y18         FDCE                                         r  ss/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  ss/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.719    ss/refresh_counter_reg_n_0_[7]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  ss/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    ss/refresh_counter_reg[4]_i_1_n_4
    SLICE_X61Y18         FDCE                                         r  ss/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    ss/CLK
    SLICE_X61Y18         FDCE                                         r  ss/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    ss/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ss/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.713    ss/refresh_counter_reg_n_0_[16]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  ss/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    ss/refresh_counter_reg[16]_i_1_n_7
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.852     1.979    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[16]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.105     1.572    ss/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.468    ss/CLK
    SLICE_X61Y20         FDCE                                         r  ss/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ss/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    ss/refresh_counter_reg_n_0_[12]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  ss/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    ss/refresh_counter_reg[12]_i_1_n_7
    SLICE_X61Y20         FDCE                                         r  ss/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    ss/CLK
    SLICE_X61Y20         FDCE                                         r  ss/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.105     1.573    ss/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.470    ss/CLK
    SLICE_X61Y18         FDCE                                         r  ss/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  ss/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.716    ss/refresh_counter_reg_n_0_[4]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  ss/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    ss/refresh_counter_reg[4]_i_1_n_7
    SLICE_X61Y18         FDCE                                         r  ss/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    ss/CLK
    SLICE_X61Y18         FDCE                                         r  ss/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    ss/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.586     1.469    ss/CLK
    SLICE_X61Y19         FDCE                                         r  ss/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  ss/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.715    ss/refresh_counter_reg_n_0_[8]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  ss/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    ss/refresh_counter_reg[8]_i_1_n_7
    SLICE_X61Y19         FDCE                                         r  ss/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    ss/CLK
    SLICE_X61Y19         FDCE                                         r  ss/refresh_counter_reg[8]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.105     1.574    ss/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   db/button_d1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   db/button_d1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   db/button_d1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   db/button_d1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   db/button_d1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   db/button_d2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   db/button_d2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   db/button_d2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   db/button_d2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   db/button_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   db/button_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   db/button_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   db/button_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   db/button_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   db/button_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   db/button_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   db/button_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   db/button_d1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 5.772ns (47.262%)  route 6.441ns (52.738%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=14, routed)          1.170     6.729    dff2/LED_BCD1_carry[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.299     7.028 r  dff2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.028    ss/S[2]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.408 r  ss/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    ss/LED_BCD1_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.647 r  ss/LED_BCD1_carry__0/O[2]
                         net (fo=7, routed)           1.067     8.714    dff6/led_out_OBUF[6]_inst_i_11_0[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.301     9.015 f  dff6/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.839     9.854    dff6/q_reg_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.978 r  dff6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.512    10.490    dff6/q_reg_1
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124    10.614 f  dff6/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.027    11.641    ss/led_out[4]
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.154    11.795 r  ss/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826    13.621    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    17.353 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.353    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.077ns  (logic 5.521ns (45.711%)  route 6.557ns (54.289%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=14, routed)          1.170     6.729    dff2/LED_BCD1_carry[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.299     7.028 r  dff2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.028    ss/S[2]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.408 r  ss/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    ss/LED_BCD1_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.647 r  ss/LED_BCD1_carry__0/O[2]
                         net (fo=7, routed)           1.067     8.714    dff6/led_out_OBUF[6]_inst_i_11_0[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.301     9.015 f  dff6/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.839     9.854    dff6/q_reg_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.978 r  dff6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.512    10.490    dff6/q_reg_1
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124    10.614 r  dff6/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.032    11.646    ss/led_out[4]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.770 r  ss/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.937    13.707    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.218 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.218    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.055ns  (logic 5.769ns (47.860%)  route 6.285ns (52.140%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=14, routed)          1.170     6.729    dff2/LED_BCD1_carry[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.299     7.028 r  dff2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.028    ss/S[2]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.408 r  ss/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    ss/LED_BCD1_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.647 r  ss/LED_BCD1_carry__0/O[2]
                         net (fo=7, routed)           1.067     8.714    dff6/led_out_OBUF[6]_inst_i_11_0[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.301     9.015 f  dff6/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.839     9.854    dff6/q_reg_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.978 r  dff6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.658    10.636    ss/led_out_OBUF[3]_inst_i_1
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  ss/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.645    11.405    dff6/led_out[1]
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.150    11.555 r  dff6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.907    13.462    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    17.195 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.195    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.007ns  (logic 5.776ns (48.102%)  route 6.231ns (51.898%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=14, routed)          1.170     6.729    dff2/LED_BCD1_carry[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.299     7.028 r  dff2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.028    ss/S[2]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.408 r  ss/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    ss/LED_BCD1_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.647 r  ss/LED_BCD1_carry__0/O[2]
                         net (fo=7, routed)           1.067     8.714    dff6/led_out_OBUF[6]_inst_i_11_0[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.301     9.015 f  dff6/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.839     9.854    dff6/q_reg_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.978 r  dff6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.658    10.636    ss/led_out_OBUF[3]_inst_i_1
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  ss/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835    11.595    dff6/led_out[1]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.152    11.747 r  dff6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663    13.410    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    17.147 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.147    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.946ns  (logic 5.530ns (46.292%)  route 6.416ns (53.708%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=14, routed)          1.170     6.729    dff2/LED_BCD1_carry[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.299     7.028 r  dff2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.028    ss/S[2]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.408 r  ss/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    ss/LED_BCD1_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.647 r  ss/LED_BCD1_carry__0/O[2]
                         net (fo=7, routed)           1.067     8.714    dff6/led_out_OBUF[6]_inst_i_11_0[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.301     9.015 f  dff6/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.839     9.854    dff6/q_reg_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.978 r  dff6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.658    10.636    ss/led_out_OBUF[3]_inst_i_1
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124    10.760 f  ss/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835    11.595    dff6/led_out[1]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.719 r  dff6/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.847    13.566    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.086 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.086    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.854ns  (logic 5.545ns (46.779%)  route 6.309ns (53.221%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=14, routed)          1.170     6.729    dff2/LED_BCD1_carry[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.299     7.028 r  dff2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.028    ss/S[2]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.408 r  ss/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    ss/LED_BCD1_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.647 r  ss/LED_BCD1_carry__0/O[2]
                         net (fo=7, routed)           1.067     8.714    dff6/led_out_OBUF[6]_inst_i_11_0[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.301     9.015 f  dff6/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.839     9.854    dff6/q_reg_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.978 r  dff6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.512    10.490    dff6/q_reg_1
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.124    10.614 r  dff6/led_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.027    11.641    ss/led_out[4]
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.765 r  ss/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.694    13.459    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.994 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.994    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff7/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 5.514ns (46.971%)  route 6.226ns (53.029%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.419     5.559 r  dff7/q_reg/Q
                         net (fo=14, routed)          1.170     6.729    dff2/LED_BCD1_carry[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.299     7.028 r  dff2/LED_BCD1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.028    ss/S[2]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.408 r  ss/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.408    ss/LED_BCD1_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.647 r  ss/LED_BCD1_carry__0/O[2]
                         net (fo=7, routed)           1.067     8.714    dff6/led_out_OBUF[6]_inst_i_11_0[2]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.301     9.015 f  dff6/led_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.839     9.854    dff6/q_reg_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.978 r  dff6/led_out_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.658    10.636    ss/led_out_OBUF[3]_inst_i_1
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124    10.760 r  ss/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.645    11.405    dff6/led_out[1]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.124    11.529 r  dff6/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.847    13.376    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.880 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.880    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 4.326ns (60.005%)  route 2.884ns (39.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.623     5.144    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.847     6.447    ss/LED_activating_counter[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.152     6.599 r  ss/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.037     8.636    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.354 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.354    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 4.317ns (60.168%)  route 2.858ns (39.832%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.623     5.144    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  ss/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.773     6.373    ss/LED_activating_counter[1]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     6.523 r  ss/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.085     8.608    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    12.319 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.319    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 4.333ns (61.285%)  route 2.737ns (38.715%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.623     5.144    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.844     6.445    ss/LED_activating_counter[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.152     6.597 r  ss/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.893     8.490    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.215 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.215    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.386ns (69.176%)  route 0.618ns (30.824%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.182     1.790    ss/LED_activating_counter[0]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  ss/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.271    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.471 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.471    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.437ns (67.187%)  route 0.702ns (32.813%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.151     1.759    dff6/LED_activating_counter[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.147     1.951    dff6/refresh_counter_reg[18]
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.996 r  dff6/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.400    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.605 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.605    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.461ns (67.438%)  route 0.705ns (32.562%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.182     1.790    ss/LED_activating_counter[0]
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.049     1.839 r  ss/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.363    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     3.634 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.634    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.443ns (64.702%)  route 0.787ns (35.298%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.151     1.759    dff6/LED_activating_counter[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.198     2.002    ss/led_out[4]_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.047 r  ss/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.438     2.485    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.697 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.697    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.471ns (65.896%)  route 0.761ns (34.104%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.318     1.926    ss/LED_activating_counter[0]
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.044     1.970 r  ss/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.413    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.699 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.699    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.452ns (64.921%)  route 0.784ns (35.079%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.151     1.759    dff6/LED_activating_counter[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     2.034    dff6/refresh_counter_reg[18]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.079 r  dff6/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.483    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.703 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.703    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.526ns (68.252%)  route 0.710ns (31.748%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.151     1.759    dff6/LED_activating_counter[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.230     2.034    dff6/refresh_counter_reg[18]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.042     2.076 r  dff6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.405    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.704 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.704    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.464ns (64.897%)  route 0.792ns (35.103%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ss/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.305     1.913    ss/LED_activating_counter[1]
    SLICE_X62Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  ss/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.445    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.724 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.724    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.526ns (67.397%)  route 0.738ns (32.603%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  ss/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.151     1.759    dff6/LED_activating_counter[0]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  dff6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.147     1.951    dff6/refresh_counter_reg[18]
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.046     1.997 r  dff6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.437    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.732 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.732    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.467ns (63.766%)  route 0.834ns (36.234%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.467    ss/CLK
    SLICE_X61Y21         FDCE                                         r  ss/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ss/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.325     1.933    ss/LED_activating_counter[1]
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.978 r  ss/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.165     2.143    ss/refresh_counter_reg[19]_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.188 r  ss/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.344     2.532    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.768 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.768    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.453ns (26.520%)  route 4.025ns (73.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.025     5.478    dff0/reset_IBUF
    SLICE_X59Y23         FDCE                                         f  dff0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    dff0/CLK
    SLICE_X59Y23         FDCE                                         r  dff0/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff3/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.453ns (26.520%)  route 4.025ns (73.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.025     5.478    dff3/reset_IBUF
    SLICE_X59Y23         FDCE                                         f  dff3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    dff3/CLK
    SLICE_X59Y23         FDCE                                         r  dff3/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff4/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.453ns (26.520%)  route 4.025ns (73.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.025     5.478    dff4/reset_IBUF
    SLICE_X59Y23         FDCE                                         f  dff4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    dff4/CLK
    SLICE_X59Y23         FDCE                                         r  dff4/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff5/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.453ns (26.520%)  route 4.025ns (73.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.025     5.478    dff5/reset_IBUF
    SLICE_X59Y23         FDCE                                         f  dff5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    dff5/CLK
    SLICE_X59Y23         FDCE                                         r  dff5/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff6/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.453ns (26.520%)  route 4.025ns (73.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.025     5.478    dff6/reset_IBUF
    SLICE_X59Y23         FDCE                                         f  dff6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    dff6/CLK
    SLICE_X59Y23         FDCE                                         r  dff6/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff7/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.453ns (26.520%)  route 4.025ns (73.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.025     5.478    dff7/reset_IBUF
    SLICE_X59Y23         FDCE                                         f  dff7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503     4.844    dff7/CLK
    SLICE_X59Y23         FDCE                                         r  dff7/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.331ns  (logic 1.453ns (27.254%)  route 3.878ns (72.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.878     5.331    dff1/reset_IBUF
    SLICE_X60Y22         FDCE                                         f  dff1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    dff1/CLK
    SLICE_X60Y22         FDCE                                         r  dff1/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dff2/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.331ns  (logic 1.453ns (27.254%)  route 3.878ns (72.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.878     5.331    dff2/reset_IBUF
    SLICE_X60Y22         FDCE                                         f  dff2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    dff2/CLK
    SLICE_X60Y22         FDCE                                         r  dff2/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/button_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.203ns  (logic 1.453ns (27.922%)  route 3.750ns (72.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.750     5.203    db/reset_IBUF
    SLICE_X58Y21         FDCE                                         f  db/button_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506     4.847    db/CLK
    SLICE_X58Y21         FDCE                                         r  db/button_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/button_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.203ns  (logic 1.453ns (27.922%)  route 3.750ns (72.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.750     5.203    db/reset_IBUF
    SLICE_X58Y21         FDCE                                         f  db/button_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.506     4.847    db/CLK
    SLICE_X58Y21         FDCE                                         r  db/button_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_input[1]
                            (input port)
  Destination:            db/button_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.219ns (16.258%)  route 1.130ns (83.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_input[1] (IN)
                         net (fo=0)                   0.000     0.000    button_input[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[1]_inst/O
                         net (fo=1, routed)           1.130     1.349    db/D[1]
    SLICE_X57Y19         FDRE                                         r  db/button_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    db/CLK
    SLICE_X57Y19         FDRE                                         r  db/button_d1_reg[1]/C

Slack:                    inf
  Source:                 button_input[3]
                            (input port)
  Destination:            db/button_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.219ns (15.582%)  route 1.188ns (84.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_input[3] (IN)
                         net (fo=0)                   0.000     0.000    button_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[3]_inst/O
                         net (fo=1, routed)           1.188     1.407    db/D[3]
    SLICE_X56Y19         FDRE                                         r  db/button_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    db/CLK
    SLICE_X56Y19         FDRE                                         r  db/button_d1_reg[3]/C

Slack:                    inf
  Source:                 button_input[2]
                            (input port)
  Destination:            db/button_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.221ns (15.215%)  route 1.229ns (84.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  button_input[2] (IN)
                         net (fo=0)                   0.000     0.000    button_input[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  button_input_IBUF[2]_inst/O
                         net (fo=1, routed)           1.229     1.450    db/D[2]
    SLICE_X57Y19         FDRE                                         r  db/button_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    db/CLK
    SLICE_X57Y19         FDRE                                         r  db/button_d1_reg[2]/C

Slack:                    inf
  Source:                 button_input[4]
                            (input port)
  Destination:            db/button_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.210ns (14.395%)  route 1.246ns (85.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  button_input[4] (IN)
                         net (fo=0)                   0.000     0.000    button_input[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  button_input_IBUF[4]_inst/O
                         net (fo=1, routed)           1.246     1.455    db/D[4]
    SLICE_X57Y19         FDRE                                         r  db/button_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    db/CLK
    SLICE_X57Y19         FDRE                                         r  db/button_d1_reg[4]/C

Slack:                    inf
  Source:                 button_input[0]
                            (input port)
  Destination:            db/button_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.222ns (14.340%)  route 1.325ns (85.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  button_input[0] (IN)
                         net (fo=0)                   0.000     0.000    button_input[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  button_input_IBUF[0]_inst/O
                         net (fo=1, routed)           1.325     1.547    db/D[0]
    SLICE_X58Y18         FDRE                                         r  db/button_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.982    db/CLK
    SLICE_X58Y18         FDRE                                         r  db/button_d1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.221ns (13.986%)  route 1.359ns (86.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.359     1.580    db/reset_IBUF
    SLICE_X59Y15         FDCE                                         f  db/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    db/CLK
    SLICE_X59Y15         FDCE                                         r  db/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.221ns (13.986%)  route 1.359ns (86.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.359     1.580    db/reset_IBUF
    SLICE_X59Y15         FDCE                                         f  db/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    db/CLK
    SLICE_X59Y15         FDCE                                         r  db/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.221ns (13.986%)  route 1.359ns (86.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.359     1.580    db/reset_IBUF
    SLICE_X59Y15         FDCE                                         f  db/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    db/CLK
    SLICE_X59Y15         FDCE                                         r  db/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.221ns (13.986%)  route 1.359ns (86.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.359     1.580    db/reset_IBUF
    SLICE_X59Y15         FDCE                                         f  db/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     1.985    db/CLK
    SLICE_X59Y15         FDCE                                         r  db/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.221ns (13.726%)  route 1.389ns (86.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.389     1.610    db/reset_IBUF
    SLICE_X59Y14         FDPE                                         f  db/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.986    db/CLK
    SLICE_X59Y14         FDPE                                         r  db/counter_reg[0]/C





