--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ChuzGallagher/Documents/VLSI/P1/LED/LED/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml CONT8B.twx CONT8B.ncd -o
CONT8B.twr CONT8B.pcf -ucf CONT8B.ucf

Design file:              CONT8B.ncd
Physical constraint file: CONT8B.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mclk_BUFGP/IBUFG" PERIOD = 15.625 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 55 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.212ns.
--------------------------------------------------------------------------------

Paths for end point delay_22 (SLICE_X12Y45.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_17 (FF)
  Destination:          delay_22 (FF)
  Requirement:          15.625ns
  Data Path Delay:      5.168ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_17 to delay_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   delay<20>
                                                       delay_17
    SLICE_X10Y37.C3      net (fanout=2)        1.457   delay<17>
    SLICE_X10Y37.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X12Y43.A2      net (fanout=3)        1.657   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y43.A       Tilo                  0.254   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y45.B4      net (fanout=12)       0.701   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y45.CLK     Tas                   0.339   delay<24>
                                                       delay_22_rstpot
                                                       delay_22
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (1.353ns logic, 3.815ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_18 (FF)
  Destination:          delay_22 (FF)
  Requirement:          15.625ns
  Data Path Delay:      5.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_18 to delay_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.525   delay<20>
                                                       delay_18
    SLICE_X10Y37.C4      net (fanout=2)        1.440   delay<18>
    SLICE_X10Y37.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X12Y43.A2      net (fanout=3)        1.657   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y43.A       Tilo                  0.254   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y45.B4      net (fanout=12)       0.701   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y45.CLK     Tas                   0.339   delay<24>
                                                       delay_22_rstpot
                                                       delay_22
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (1.353ns logic, 3.798ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_14 (FF)
  Destination:          delay_22 (FF)
  Requirement:          15.625ns
  Data Path Delay:      5.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_14 to delay_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.BQ      Tcko                  0.525   delay<16>
                                                       delay_14
    SLICE_X10Y37.C5      net (fanout=2)        1.353   delay<14>
    SLICE_X10Y37.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X12Y43.A2      net (fanout=3)        1.657   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y43.A       Tilo                  0.254   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y45.B4      net (fanout=12)       0.701   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y45.CLK     Tas                   0.339   delay<24>
                                                       delay_22_rstpot
                                                       delay_22
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (1.353ns logic, 3.711ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point delay_13 (SLICE_X11Y38.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_5 (FF)
  Destination:          delay_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      5.109ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.618 - 0.624)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_5 to delay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CQ      Tcko                  0.525   delay<6>
                                                       delay_5
    SLICE_X10Y37.D2      net (fanout=2)        1.406   delay<5>
    SLICE_X10Y37.D       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y35.B1      net (fanout=3)        1.244   PWR_5_o_delay[25]_equal_1_o<25>2
    SLICE_X12Y35.B       Tilo                  0.254   delay<2>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X11Y38.C4      net (fanout=14)       1.072   PWR_5_o_delay[25]_equal_1_o
    SLICE_X11Y38.CLK     Tas                   0.373   delay<13>
                                                       delay_13_rstpot
                                                       delay_13
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.387ns logic, 3.722ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_2 (FF)
  Destination:          delay_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      4.974ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.618 - 0.621)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_2 to delay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.DQ      Tcko                  0.525   delay<2>
                                                       delay_2
    SLICE_X10Y37.D3      net (fanout=2)        1.271   delay<2>
    SLICE_X10Y37.D       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y35.B1      net (fanout=3)        1.244   PWR_5_o_delay[25]_equal_1_o<25>2
    SLICE_X12Y35.B       Tilo                  0.254   delay<2>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X11Y38.C4      net (fanout=14)       1.072   PWR_5_o_delay[25]_equal_1_o
    SLICE_X11Y38.CLK     Tas                   0.373   delay<13>
                                                       delay_13_rstpot
                                                       delay_13
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (1.387ns logic, 3.587ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_9 (FF)
  Destination:          delay_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      4.936ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.618 - 0.623)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_9 to delay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   delay<10>
                                                       delay_9
    SLICE_X11Y38.D3      net (fanout=2)        1.313   delay<9>
    SLICE_X11Y38.D       Tilo                  0.259   delay<13>
                                                       PWR_5_o_delay[25]_equal_1_o<25>2
    SLICE_X12Y35.B3      net (fanout=3)        1.140   PWR_5_o_delay[25]_equal_1_o<25>1
    SLICE_X12Y35.B       Tilo                  0.254   delay<2>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X11Y38.C4      net (fanout=14)       1.072   PWR_5_o_delay[25]_equal_1_o
    SLICE_X11Y38.CLK     Tas                   0.373   delay<13>
                                                       delay_13_rstpot
                                                       delay_13
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (1.411ns logic, 3.525ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point delay_21 (SLICE_X12Y45.A5), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_17 (FF)
  Destination:          delay_21 (FF)
  Requirement:          15.625ns
  Data Path Delay:      5.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_17 to delay_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   delay<20>
                                                       delay_17
    SLICE_X10Y37.C3      net (fanout=2)        1.457   delay<17>
    SLICE_X10Y37.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X12Y43.A2      net (fanout=3)        1.657   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y43.A       Tilo                  0.254   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y45.A5      net (fanout=12)       0.639   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y45.CLK     Tas                   0.339   delay<24>
                                                       delay_21_rstpot
                                                       delay_21
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (1.353ns logic, 3.753ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_18 (FF)
  Destination:          delay_21 (FF)
  Requirement:          15.625ns
  Data Path Delay:      5.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.194 - 0.203)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_18 to delay_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.525   delay<20>
                                                       delay_18
    SLICE_X10Y37.C4      net (fanout=2)        1.440   delay<18>
    SLICE_X10Y37.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X12Y43.A2      net (fanout=3)        1.657   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y43.A       Tilo                  0.254   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y45.A5      net (fanout=12)       0.639   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y45.CLK     Tas                   0.339   delay<24>
                                                       delay_21_rstpot
                                                       delay_21
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.353ns logic, 3.736ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_14 (FF)
  Destination:          delay_21 (FF)
  Requirement:          15.625ns
  Data Path Delay:      5.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.194 - 0.201)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_14 to delay_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.BQ      Tcko                  0.525   delay<16>
                                                       delay_14
    SLICE_X10Y37.C5      net (fanout=2)        1.353   delay<14>
    SLICE_X10Y37.C       Tilo                  0.235   div
                                                       PWR_5_o_delay[25]_equal_1_o<25>4
    SLICE_X12Y43.A2      net (fanout=3)        1.657   PWR_5_o_delay[25]_equal_1_o<25>3
    SLICE_X12Y43.A       Tilo                  0.254   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y45.A5      net (fanout=12)       0.639   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y45.CLK     Tas                   0.339   delay<24>
                                                       delay_21_rstpot
                                                       delay_21
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (1.353ns logic, 3.649ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mclk_BUFGP/IBUFG" PERIOD = 15.625 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point div (SLICE_X10Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div (FF)
  Destination:          div (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 15.625ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div to div
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.200   div
                                                       div
    SLICE_X10Y37.A6      net (fanout=6)        0.047   div
    SLICE_X10Y37.CLK     Tah         (-Th)    -0.190   div
                                                       div_rstpot
                                                       div
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point delay_14 (SLICE_X12Y43.B6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_21 (FF)
  Destination:          delay_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         mclk_BUFGP rising at 15.625ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_21 to delay_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.234   delay<24>
                                                       delay_21
    SLICE_X12Y43.A6      net (fanout=4)        0.140   delay<21>
    SLICE_X12Y43.A       Tilo                  0.156   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y43.B6      net (fanout=12)       0.036   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.197   delay<16>
                                                       delay_14_rstpot
                                                       delay_14
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.587ns logic, 0.176ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.996ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_19 (FF)
  Destination:          delay_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.996ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 15.625ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_19 to delay_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.CQ      Tcko                  0.234   delay<20>
                                                       delay_19
    SLICE_X12Y43.A1      net (fanout=4)        0.373   delay<19>
    SLICE_X12Y43.A       Tilo                  0.156   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y43.B6      net (fanout=12)       0.036   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.197   delay<16>
                                                       delay_14_rstpot
                                                       delay_14
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.587ns logic, 0.409ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_22 (FF)
  Destination:          delay_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         mclk_BUFGP rising at 15.625ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_22 to delay_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.234   delay<24>
                                                       delay_22
    SLICE_X12Y42.D6      net (fanout=2)        0.235   delay<22>
    SLICE_X12Y42.D       Tilo                  0.156   delay<25>
                                                       PWR_5_o_delay[25]_equal_1_o<25>1
    SLICE_X12Y43.A5      net (fanout=3)        0.169   PWR_5_o_delay[25]_equal_1_o<25>
    SLICE_X12Y43.A       Tilo                  0.156   delay<16>
                                                       PWR_5_o_delay[25]_equal_1_o<25>5_1
    SLICE_X12Y43.B6      net (fanout=12)       0.036   PWR_5_o_delay[25]_equal_1_o<25>5
    SLICE_X12Y43.CLK     Tah         (-Th)    -0.197   delay<16>
                                                       delay_14_rstpot
                                                       delay_14
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.743ns logic, 0.440ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point delay_25 (SLICE_X12Y42.C6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_25 (FF)
  Destination:          delay_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 15.625ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_25 to delay_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.CQ      Tcko                  0.234   delay<25>
                                                       delay_25
    SLICE_X12Y42.B6      net (fanout=2)        0.122   delay<25>
    SLICE_X12Y42.BMUX    Topbb                 0.244   delay<25>
                                                       delay<25>_rt
                                                       Mcount_delay_xor<25>
    SLICE_X12Y42.C6      net (fanout=1)        0.021   Result<25>
    SLICE_X12Y42.CLK     Tah         (-Th)    -0.197   delay<25>
                                                       delay_25_rstpot
                                                       delay_25
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.675ns logic, 0.143ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_24 (FF)
  Destination:          delay_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         mclk_BUFGP rising at 15.625ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_24 to delay_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.DQ      Tcko                  0.234   delay<24>
                                                       delay_24
    SLICE_X12Y42.A2      net (fanout=2)        0.459   delay<24>
    SLICE_X12Y42.BMUX    Topab                 0.272   delay<25>
                                                       delay<24>_rt
                                                       Mcount_delay_xor<25>
    SLICE_X12Y42.C6      net (fanout=1)        0.021   Result<25>
    SLICE_X12Y42.CLK     Tah         (-Th)    -0.197   delay<25>
                                                       delay_25_rstpot
                                                       delay_25
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.703ns logic, 0.480ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_22 (FF)
  Destination:          delay_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         mclk_BUFGP rising at 15.625ns
  Destination Clock:    mclk_BUFGP rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_22 to delay_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.234   delay<24>
                                                       delay_22
    SLICE_X12Y41.C5      net (fanout=2)        0.374   delay<22>
    SLICE_X12Y41.COUT    Topcyc                0.203   Mcount_delay_cy<23>
                                                       delay<22>_rt
                                                       Mcount_delay_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.001   Mcount_delay_cy<23>
    SLICE_X12Y42.BMUX    Tcinb                 0.153   delay<25>
                                                       Mcount_delay_xor<25>
    SLICE_X12Y42.C6      net (fanout=1)        0.021   Result<25>
    SLICE_X12Y42.CLK     Tah         (-Th)    -0.197   delay<25>
                                                       delay_25_rstpot
                                                       delay_25
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.787ns logic, 0.396ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mclk_BUFGP/IBUFG" PERIOD = 15.625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: mclk_BUFGP/BUFG/I0
  Logical resource: mclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: mclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 15.145ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delay<6>/CLK
  Logical resource: delay_3/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 15.145ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: delay<6>/CLK
  Logical resource: delay_4/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    5.212|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 139 connections

Design statistics:
   Minimum period:   5.212ns{1}   (Maximum frequency: 191.865MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 22 15:49:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



