****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_be_top
Version: K-2015.12-SP3-2
Date   : Thu Mar 14 22:03:00 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: be_calculator/calc_stage_reg/data_r_reg_591_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_969_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  be_calculator/CTSINVX16_G1B1I30/ZN (INVX8)                  0.141      0.081 &    0.199 r
  be_calculator/calc_stage_reg/data_r_reg_591_/CLK (DFFX1)    0.141      0.003 &    0.202 r
  be_calculator/calc_stage_reg/data_r_reg_591_/Q (DFFX1)      0.038      0.205 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_969_/D (DFFX1)      0.038      0.000 &    0.407 f
  data arrival time                                                                 0.407

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                 0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I54/ZN (INVX4)                   0.299      0.156 &    0.292 r
  be_calculator/calc_stage_reg/data_r_reg_969_/CLK (DFFX1)    0.300      0.003 &    0.295 r
  clock reconvergence pessimism                                         -0.014      0.281
  library hold time                                                      0.023      0.304
  data required time                                                                0.304
  ------------------------------------------------------------------------------------------
  data required time                                                                0.304
  data arrival time                                                                -0.407
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.103


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_581_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_959_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  be_calculator/CTSINVX16_G1B1I30/ZN (INVX8)                  0.141      0.081 &    0.199 r
  be_calculator/calc_stage_reg/data_r_reg_581_/CLK (DFFX1)    0.141      0.002 &    0.201 r
  be_calculator/calc_stage_reg/data_r_reg_581_/Q (DFFX1)      0.040      0.206 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_959_/D (DFFX1)      0.040      0.000 &    0.407 f
  data arrival time                                                                 0.407

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                 0.075      0.059 &    0.137 f
  be_calculator/CTSINVX8_G1B1I54/ZN (INVX4)                   0.299      0.156 &    0.292 r
  be_calculator/calc_stage_reg/data_r_reg_959_/CLK (DFFX1)    0.300      0.002 &    0.295 r
  clock reconvergence pessimism                                         -0.014      0.281
  library hold time                                                      0.022      0.303
  data required time                                                                0.303
  ------------------------------------------------------------------------------------------
  data required time                                                                0.303
  data arrival time                                                                -0.407
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.104


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_732_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1110_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_732_/CLK (DFFX1)     0.171      0.003 &    0.206 r
  be_calculator/calc_stage_reg/data_r_reg_732_/Q (DFFX1)       0.031      0.201 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_1110_/D (DFFX1)      0.031      0.000 &    0.407 f
  data arrival time                                                                  0.407

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I26/ZN (INVX4)                                 0.310      0.158 &    0.295 r
  be_calculator/calc_stage_reg/data_r_reg_1110_/CLK (DFFX1)    0.310      0.005 &    0.300 r
  clock reconvergence pessimism                                          -0.025      0.274
  library hold time                                                       0.025      0.299
  data required time                                                                 0.299
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.299
  data arrival time                                                                 -0.407
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.108


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_701_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1079_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_701_/CLK (DFFX1)     0.171      0.003 &    0.206 r
  be_calculator/calc_stage_reg/data_r_reg_701_/Q (DFFX1)       0.032      0.202 &    0.408 f
  be_calculator/calc_stage_reg/data_r_reg_1079_/D (DFFX1)      0.032      0.000 &    0.408 f
  data arrival time                                                                  0.408

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I26/ZN (INVX4)                                 0.310      0.158 &    0.295 r
  be_calculator/calc_stage_reg/data_r_reg_1079_/CLK (DFFX1)    0.311      0.005 &    0.300 r
  clock reconvergence pessimism                                          -0.025      0.274
  library hold time                                                       0.024      0.299
  data required time                                                                 0.299
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.299
  data arrival time                                                                 -0.408
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.110


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_392_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)     0.174      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)       0.032      0.203 &    0.421 f
  be_calculator/calc_stage_reg/data_r_reg_392_/D (DFFX1)      0.032      0.000 &    0.421 f
  data arrival time                                                                 0.421

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_392_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.021      0.310
  data required time                                                                0.310
  ------------------------------------------------------------------------------------------
  data required time                                                                0.310
  data arrival time                                                                -0.421
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.111


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_255_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_633_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)    0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)      0.033      0.203 &    0.421 f
  be_calculator/calc_stage_reg/data_r_reg_633_/D (DFFX1)      0.033     -0.001 &    0.421 f
  data arrival time                                                                 0.421

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_633_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.021      0.310
  data required time                                                                0.310
  ------------------------------------------------------------------------------------------
  data required time                                                                0.310
  data arrival time                                                                -0.421
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.111


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_238_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_616_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)    0.174      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)      0.033      0.204 &    0.422 f
  be_calculator/calc_stage_reg/data_r_reg_616_/D (DFFX1)      0.033     -0.001 &    0.421 f
  data arrival time                                                                 0.421

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_616_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.021      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.421
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.112


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_462_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_840_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_462_/CLK (DFFX1)    0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_462_/Q (DFFX1)      0.034      0.204 &    0.422 f
  be_calculator/calc_stage_reg/data_r_reg_840_/D (DFFX1)      0.034     -0.001 &    0.421 f
  data arrival time                                                                 0.421

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_840_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.421
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.112


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_409_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_787_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_409_/CLK (DFFX1)    0.173      0.003 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_409_/Q (DFFX1)      0.033      0.203 &    0.421 f
  be_calculator/calc_stage_reg/data_r_reg_787_/D (DFFX1)      0.033      0.000 &    0.421 f
  data arrival time                                                                 0.421

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_787_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.021      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.421
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.112


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_371_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_749_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_371_/CLK (DFFX1)    0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_371_/Q (DFFX1)      0.033      0.203 &    0.421 f
  be_calculator/calc_stage_reg/data_r_reg_749_/D (DFFX1)      0.033      0.000 &    0.421 f
  data arrival time                                                                 0.421

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_749_/CLK (DFFX1)    0.227      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.021      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.421
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.112


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_1242_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1620_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                  0.082      0.054 &    0.118 f
  be_calculator/CTSINVX16_G1B1I60/ZN (INVX8)                   0.186      0.102 &    0.220 r
  be_calculator/calc_stage_reg/data_r_reg_1242_/CLK (DFFX1)    0.186      0.003 &    0.222 r
  be_calculator/calc_stage_reg/data_r_reg_1242_/Q (DFFX1)      0.029      0.201 &    0.424 f
  be_calculator/calc_stage_reg/data_r_reg_1620_/D (DFFX1)      0.029      0.000 &    0.424 f
  data arrival time                                                                  0.424

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                   0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                 0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_1620_/CLK (DFFX1)    0.226      0.004 &    0.304 r
  clock reconvergence pessimism                                          -0.014      0.290
  library hold time                                                       0.021      0.311
  data required time                                                                 0.311
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.311
  data arrival time                                                                 -0.424
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.112


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_660_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1038_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                  0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                 0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_660_/CLK (DFFX1)     0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_660_/Q (DFFX1)       0.034      0.204 &    0.422 f
  be_calculator/calc_stage_reg/data_r_reg_1038_/D (DFFX1)      0.034     -0.001 &    0.421 f
  data arrival time                                                                  0.421

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                   0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                 0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_1038_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                          -0.014      0.289
  library hold time                                                       0.020      0.309
  data required time                                                                 0.309
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.309
  data arrival time                                                                 -0.421
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.112


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_372_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_750_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_372_/CLK (DFFX1)    0.173      0.003 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_372_/Q (DFFX1)      0.034      0.204 &    0.423 f
  be_calculator/calc_stage_reg/data_r_reg_750_/D (DFFX1)      0.034     -0.001 &    0.422 f
  data arrival time                                                                 0.422

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_750_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.422
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.113


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_1033_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1411_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_1033_/CLK (DFFX1)    0.171      0.002 &    0.205 r
  be_calculator/calc_stage_reg/data_r_reg_1033_/Q (DFFX1)      0.031      0.201 &    0.406 f
  be_calculator/calc_stage_reg/data_r_reg_1411_/D (DFFX1)      0.031      0.000 &    0.406 f
  data arrival time                                                                  0.406

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                  0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_1411_/CLK (DFFX1)    0.300      0.003 &    0.294 r
  clock reconvergence pessimism                                          -0.025      0.268
  library hold time                                                       0.024      0.293
  data required time                                                                 0.293
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.293
  data arrival time                                                                 -0.406
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.113


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_378_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_756_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_378_/CLK (DFFX1)    0.173      0.003 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_378_/Q (DFFX1)      0.034      0.204 &    0.422 f
  be_calculator/calc_stage_reg/data_r_reg_756_/D (DFFX1)      0.034      0.000 &    0.422 f
  data arrival time                                                                 0.422

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_756_/CLK (DFFX1)    0.227      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.422
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.113


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_615_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_993_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_615_/CLK (DFFX1)    0.174      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_615_/Q (DFFX1)      0.035      0.205 &    0.423 f
  be_calculator/calc_stage_reg/data_r_reg_993_/D (DFFX1)      0.035     -0.001 &    0.422 f
  data arrival time                                                                 0.422

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_993_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.422
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.113


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_678_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1056_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_678_/CLK (DFFX1)     0.171      0.003 &    0.205 r
  be_calculator/calc_stage_reg/data_r_reg_678_/Q (DFFX1)       0.031      0.201 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_1056_/D (DFFX1)      0.031      0.000 &    0.407 f
  data arrival time                                                                  0.407

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                  0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_1056_/CLK (DFFX1)    0.301      0.003 &    0.294 r
  clock reconvergence pessimism                                          -0.025      0.269
  library hold time                                                       0.024      0.293
  data required time                                                                 0.293
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.293
  data arrival time                                                                 -0.407
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.113


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_831_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1209_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                  0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                 0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_831_/CLK (DFFX1)     0.174      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_831_/Q (DFFX1)       0.036      0.205 &    0.423 f
  be_calculator/calc_stage_reg/data_r_reg_1209_/D (DFFX1)      0.036     -0.001 &    0.423 f
  data arrival time                                                                  0.423

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                   0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                 0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_1209_/CLK (DFFX1)    0.227      0.004 &    0.303 r
  clock reconvergence pessimism                                          -0.014      0.289
  library hold time                                                       0.020      0.309
  data required time                                                                 0.309
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.309
  data arrival time                                                                 -0.423
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.114


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_468_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_846_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_468_/CLK (DFFX1)    0.173      0.003 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_468_/Q (DFFX1)      0.035      0.205 &    0.423 f
  be_calculator/calc_stage_reg/data_r_reg_846_/D (DFFX1)      0.035     -0.001 &    0.422 f
  data arrival time                                                                 0.422

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_846_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.422
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.114


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_754_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1132_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                  0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                 0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_754_/CLK (DFFX1)     0.173      0.003 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_754_/Q (DFFX1)       0.034      0.204 &    0.423 f
  be_calculator/calc_stage_reg/data_r_reg_1132_/D (DFFX1)      0.034      0.000 &    0.423 f
  data arrival time                                                                  0.423

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                   0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                 0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_1132_/CLK (DFFX1)    0.227      0.003 &    0.303 r
  clock reconvergence pessimism                                          -0.014      0.289
  library hold time                                                       0.020      0.309
  data required time                                                                 0.309
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.309
  data arrival time                                                                 -0.423
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.114


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_252_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_630_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)    0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_252_/Q (DFFX1)      0.035      0.205 &    0.423 f
  be_calculator/calc_stage_reg/data_r_reg_630_/D (DFFX1)      0.035      0.000 &    0.423 f
  data arrival time                                                                 0.423

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_630_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.423
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.114


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_666_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1044_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_666_/CLK (DFFX1)     0.171      0.002 &    0.205 r
  be_calculator/calc_stage_reg/data_r_reg_666_/Q (DFFX1)       0.032      0.202 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_1044_/D (DFFX1)      0.032      0.000 &    0.407 f
  data arrival time                                                                  0.407

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                  0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_1044_/CLK (DFFX1)    0.300      0.003 &    0.294 r
  clock reconvergence pessimism                                          -0.025      0.269
  library hold time                                                       0.024      0.293
  data required time                                                                 0.293
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.293
  data arrival time                                                                 -0.407
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.114


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_680_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1058_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_680_/CLK (DFFX1)     0.171      0.003 &    0.205 r
  be_calculator/calc_stage_reg/data_r_reg_680_/Q (DFFX1)       0.031      0.202 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_1058_/D (DFFX1)      0.031      0.000 &    0.407 f
  data arrival time                                                                  0.407

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                  0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_1058_/CLK (DFFX1)    0.301      0.003 &    0.294 r
  clock reconvergence pessimism                                          -0.025      0.268
  library hold time                                                       0.024      0.292
  data required time                                                                 0.292
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.292
  data arrival time                                                                 -0.407
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.114


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_647_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1025_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_647_/CLK (DFFX1)     0.171      0.003 &    0.205 r
  be_calculator/calc_stage_reg/data_r_reg_647_/Q (DFFX1)       0.032      0.202 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_1025_/D (DFFX1)      0.032      0.000 &    0.407 f
  data arrival time                                                                  0.407

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                  0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_1025_/CLK (DFFX1)    0.301      0.003 &    0.294 r
  clock reconvergence pessimism                                          -0.025      0.268
  library hold time                                                       0.024      0.293
  data required time                                                                 0.293
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.293
  data arrival time                                                                 -0.407
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.114


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_662_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1040_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                  0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                 0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_662_/CLK (DFFX1)     0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_662_/Q (DFFX1)       0.036      0.206 &    0.424 f
  be_calculator/calc_stage_reg/data_r_reg_1040_/D (DFFX1)      0.036     -0.000 &    0.423 f
  data arrival time                                                                  0.423

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                   0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                 0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_1040_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                          -0.014      0.288
  library hold time                                                       0.020      0.308
  data required time                                                                 0.308
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.308
  data arrival time                                                                 -0.423
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.115


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_374_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_752_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_374_/CLK (DFFX1)    0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_374_/Q (DFFX1)      0.037      0.207 &    0.424 f
  be_calculator/calc_stage_reg/data_r_reg_752_/D (DFFX1)      0.037     -0.001 &    0.423 f
  data arrival time                                                                 0.423

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_752_/CLK (DFFX1)    0.226      0.003 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.308
  data required time                                                                0.308
  ------------------------------------------------------------------------------------------
  data required time                                                                0.308
  data arrival time                                                                -0.423
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.115


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_1424_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1802_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_1424_/CLK (DFFX1)    0.171      0.002 &    0.205 r
  be_calculator/calc_stage_reg/data_r_reg_1424_/Q (DFFX1)      0.032      0.202 &    0.407 f
  be_calculator/calc_stage_reg/data_r_reg_1802_/D (DFFX1)      0.032      0.000 &    0.407 f
  data arrival time                                                                  0.407

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX16_G1B1I1/ZN (INVX4)                                  0.299      0.154 &    0.291 r
  be_calculator/calc_stage_reg/data_r_reg_1802_/CLK (DFFX1)    0.301      0.003 &    0.294 r
  clock reconvergence pessimism                                          -0.025      0.268
  library hold time                                                       0.024      0.292
  data required time                                                                 0.292
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.292
  data arrival time                                                                 -0.407
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.115


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_1001_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1379_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B2I10/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.060      0.047 &    0.111 f
  be_calculator/CTSINVX16_G1B1I28/ZN (INVX8)                   0.171      0.091 &    0.203 r
  be_calculator/calc_stage_reg/data_r_reg_1001_/CLK (DFFX1)    0.171      0.003 &    0.205 r
  be_calculator/calc_stage_reg/data_r_reg_1001_/Q (DFFX1)      0.034      0.204 &    0.409 f
  be_calculator/calc_stage_reg/data_r_reg_1379_/D (DFFX1)      0.034      0.000 &    0.409 f
  data arrival time                                                                  0.409

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I10/ZN (INVX8)                                  0.075      0.059 &    0.137 f
  CTSINVX8_G1B1I34/ZN (INVX4)                                  0.292      0.155 &    0.292 r
  be_calculator/calc_stage_reg/data_r_reg_1379_/CLK (DFFX1)    0.292      0.004 &    0.296 r
  clock reconvergence pessimism                                          -0.025      0.271
  library hold time                                                       0.024      0.294
  data required time                                                                 0.294
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.294
  data arrival time                                                                 -0.409
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.115


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_253_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_631_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                 0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)    0.174      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_253_/Q (DFFX1)      0.037      0.207 &    0.425 f
  be_calculator/calc_stage_reg/data_r_reg_631_/D (DFFX1)      0.037     -0.001 &    0.424 f
  data arrival time                                                                 0.424

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                 0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                 0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                  0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_631_/CLK (DFFX1)    0.226      0.004 &    0.303 r
  clock reconvergence pessimism                                         -0.014      0.289
  library hold time                                                      0.020      0.309
  data required time                                                                0.309
  ------------------------------------------------------------------------------------------
  data required time                                                                0.309
  data arrival time                                                                -0.424
  ------------------------------------------------------------------------------------------
  slack (MET)                                                                       0.115


  Startpoint: be_calculator/calc_stage_reg/data_r_reg_674_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_1052_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B3I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                        Trans       Incr       Path
  -------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.040      0.022 &    0.022 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.056      0.042 &    0.064 r
  CTSINVX16_G1B2I5/ZN (INVX8)                                  0.082      0.054 &    0.118 f
  CTSINVX16_G1B1I23/ZN (INVX8)                                 0.173      0.098 &    0.216 r
  be_calculator/calc_stage_reg/data_r_reg_674_/CLK (DFFX1)     0.173      0.002 &    0.218 r
  be_calculator/calc_stage_reg/data_r_reg_674_/Q (DFFX1)       0.036      0.206 &    0.423 f
  be_calculator/calc_stage_reg/data_r_reg_1052_/D (DFFX1)      0.036      0.000 &    0.423 f
  data arrival time                                                                  0.423

  clock core_clk (rise edge)                                   0.000      0.000      0.000
  clock source latency                                                    0.000      0.000
  clk_i (in)                                                   0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I1/ZN (INVX32)                                  0.046      0.026 &    0.026 f
  CTSINVX8_G1B3I3/ZN (INVX16)                                  0.070      0.052 &    0.078 r
  CTSINVX8_G1B2I7/ZN (INVX4)                                   0.123      0.093 &    0.171 f
  CTSINVX16_G1B1I24/ZN (INVX8)                                 0.226      0.129 &    0.300 r
  be_calculator/calc_stage_reg/data_r_reg_1052_/CLK (DFFX1)    0.226      0.003 &    0.302 r
  clock reconvergence pessimism                                          -0.014      0.288
  library hold time                                                       0.020      0.308
  data required time                                                                 0.308
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.308
  data arrival time                                                                 -0.423
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                        0.115

Report timing status: Processing group core_clk (total endpoints 10525)...10% done.
Report timing status: Processing group core_clk (total endpoints 10525)...20% done.
Report timing status: Processing group core_clk (total endpoints 10525)...30% done.
Report timing status: Processing group core_clk (total endpoints 10525)...40% done.
Report timing status: Processing group core_clk (total endpoints 10525)...50% done.
Report timing status: Processing group core_clk (total endpoints 10525)...60% done.
Report timing status: Processing group core_clk (total endpoints 10525)...70% done.
Report timing status: Processing group core_clk (total endpoints 10525)...80% done.
Report timing status: Processing group core_clk (total endpoints 10525)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 10495 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
