# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_ADC.srcs/sources_1/new/SPI_Master.vhd" \
"../../../../Lab_ADC.srcs/sim_1/new/tb_SPI_Master.vhd" \

# Do not sort compile order
nosort
