===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.9185 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.9272 (  7.7%)    4.9272 ( 13.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.8372 (  6.0%)    3.8372 ( 10.7%)    Parse modules
    1.0306 (  1.6%)    1.0306 (  2.9%)    Verify circuit
   56.3018 ( 88.2%)   29.2459 ( 81.4%)  'firrtl.circuit' Pipeline
    1.0442 (  1.6%)    1.0442 (  2.9%)    LowerFIRRTLAnnotations
    4.8175 (  7.5%)    2.6396 (  7.3%)    'firrtl.module' Pipeline
    1.4785 (  2.3%)    0.8090 (  2.3%)      DropName
    3.3389 (  5.2%)    1.8306 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1809 (  0.3%)    0.0988 (  0.3%)    'firrtl.module' Pipeline
    0.1809 (  0.3%)    0.0988 (  0.3%)      LowerCHIRRTLPass
    0.3106 (  0.5%)    0.3106 (  0.9%)    InferWidths
    1.0113 (  1.6%)    1.0113 (  2.8%)    MemToRegOfVec
    1.6829 (  2.6%)    1.6829 (  4.7%)    InferResets
    0.1814 (  0.3%)    0.1814 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.2918 (  0.5%)    0.2918 (  0.8%)    WireDFT
    1.4868 (  2.3%)    0.8276 (  2.3%)    'firrtl.module' Pipeline
    1.4868 (  2.3%)    0.8275 (  2.3%)      FlattenMemory
    1.6019 (  2.5%)    1.6019 (  4.5%)    LowerFIRRTLTypes
    6.8090 ( 10.7%)    3.7466 ( 10.4%)    'firrtl.module' Pipeline
    5.2235 (  8.2%)    2.8231 (  7.9%)      ExpandWhens
    1.5837 (  2.5%)    0.9226 (  2.6%)      SFCCompat
    2.2141 (  3.5%)    2.2141 (  6.2%)    Inliner
    1.8285 (  2.9%)    0.9737 (  2.7%)    'firrtl.module' Pipeline
    1.8285 (  2.9%)    0.9737 (  2.7%)      RandomizeRegisterInit
    1.5088 (  2.4%)    1.5088 (  4.2%)    CheckCombCycles
    0.3323 (  0.5%)    0.3323 (  0.9%)      (A) circt::firrtl::InstanceGraph
    8.9696 ( 14.0%)    4.8913 ( 13.6%)    'firrtl.module' Pipeline
    8.5755 ( 13.4%)    4.6762 ( 13.0%)      Canonicalizer
    0.3940 (  0.6%)    0.2150 (  0.6%)      InferReadWrite
    0.1707 (  0.3%)    0.1707 (  0.5%)    PrefixModules
    0.0643 (  0.1%)    0.0643 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.0186 (  1.6%)    1.0186 (  2.8%)    IMConstProp
    0.0538 (  0.1%)    0.0538 (  0.1%)    AddSeqMemPorts
    0.0538 (  0.1%)    0.0538 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1969 (  0.3%)    0.1969 (  0.5%)    CreateSiFiveMetadata
    0.0249 (  0.0%)    0.0249 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0189 (  0.0%)    0.0189 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.3021 (  0.5%)    0.3021 (  0.8%)    SymbolDCE
    0.0521 (  0.1%)    0.0521 (  0.1%)    BlackBoxReader
    0.0521 (  0.1%)    0.0521 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.9636 (  4.6%)    1.5050 (  4.2%)    'firrtl.module' Pipeline
    0.2561 (  0.4%)    0.1334 (  0.4%)      DropName
    2.7074 (  4.2%)    1.3823 (  3.8%)      Canonicalizer
    0.8421 (  1.3%)    0.8421 (  2.3%)    IMDeadCodeElim
    0.0482 (  0.1%)    0.0482 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0240 (  0.0%)    0.0240 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1471 (  0.2%)    0.1471 (  0.4%)    LowerXMR
    0.0174 (  0.0%)    0.0174 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.3938 (  0.6%)    0.3938 (  1.1%)  LowerFIRRTLToHW
    0.0165 (  0.0%)    0.0165 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.3616 (  0.6%)    0.3489 (  1.0%)  'hw.module' Pipeline
    0.1115 (  0.2%)    0.1056 (  0.3%)    CSE
    0.0062 (  0.0%)    0.0062 (  0.0%)      (A) DominanceInfo
    0.1541 (  0.2%)    0.1486 (  0.4%)    Canonicalizer
    0.0510 (  0.1%)    0.0505 (  0.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0450 (  0.1%)    0.0442 (  0.1%)    LowerSeqFIRRTLToSV
    0.0942 (  0.1%)    0.0942 (  0.3%)  HWMemSimImpl
    0.2925 (  0.5%)    0.2483 (  0.7%)  'hw.module' Pipeline
    0.0973 (  0.2%)    0.0834 (  0.2%)    CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1222 (  0.2%)    0.1070 (  0.3%)    Canonicalizer
    0.0540 (  0.1%)    0.0466 (  0.1%)    CSE
    0.0007 (  0.0%)    0.0003 (  0.0%)      (A) DominanceInfo
    0.0123 (  0.0%)    0.0079 (  0.0%)    HWCleanup
    0.0601 (  0.1%)    0.0492 (  0.1%)  'hw.module' Pipeline
    0.0049 (  0.0%)    0.0033 (  0.0%)    HWLegalizeModules
    0.0508 (  0.1%)    0.0434 (  0.1%)    PrettifyVerilog
    0.0582 (  0.1%)    0.0582 (  0.2%)  StripDebugInfoWithPred
    0.5124 (  0.8%)    0.5124 (  1.4%)  ExportVerilog
    0.3048 (  0.5%)    0.1470 (  0.4%)  'builtin.module' Pipeline
    0.1578 (  0.2%)    0.1326 (  0.4%)    'hw.module' Pipeline
    0.1561 (  0.2%)    0.1318 (  0.4%)      PrepareForEmission
   -0.1376 ( -0.2%)   -0.1376 ( -0.4%)  Rest
   63.8465 (100.0%)   35.9185 (100.0%)  Total

{
  totalTime: 35.982,
  maxMemory: 1064992768
}
