--
--	Conversion of peaberry.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Oct 22 22:07:16 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \USBFS:Net_1202\ : bit;
SIGNAL \USBFS:dma_req_2\ : bit;
SIGNAL \USBFS:Net_824\ : bit;
SIGNAL \USBFS:Net_1559\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_7\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_6\ : bit;
SIGNAL \USBFS:dma_nrq_sync_6\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_5\ : bit;
SIGNAL \USBFS:dma_nrq_sync_5\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_4\ : bit;
SIGNAL \USBFS:dma_nrq_sync_4\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_3\ : bit;
SIGNAL \USBFS:dma_nrq_sync_3\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_2\ : bit;
SIGNAL \USBFS:dma_nrq_sync_2\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_1\ : bit;
SIGNAL \USBFS:dma_nrq_sync_1\ : bit;
SIGNAL \USBFS:EP17_DMA_Done_SR:status_0\ : bit;
SIGNAL \USBFS:dma_nrq_sync_0\ : bit;
SIGNAL zero : bit;
SIGNAL \USBFS:Net_1777\ : bit;
SIGNAL \USBFS:Net_1768\ : bit;
SIGNAL \USBFS:dma_req_1\ : bit;
SIGNAL \USBFS:Net_1498\ : bit;
SIGNAL \USBFS:Net_1010\ : bit;
SIGNAL \USBFS:tmpOE__VBUS_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__VBUS_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__VBUS_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__VBUS_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \USBFS:tmpINTERRUPT_0__VBUS_net_0\ : bit;
SIGNAL \USBFS:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBFS:Net_597\ : bit;
SIGNAL \USBFS:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBFS:Net_1000\ : bit;
SIGNAL \USBFS:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_7567 : bit;
SIGNAL \USBFS:Net_79\ : bit;
SIGNAL \USBFS:Net_81\ : bit;
SIGNAL \USBFS:ept_int_8\ : bit;
SIGNAL \USBFS:ept_int_7\ : bit;
SIGNAL \USBFS:ept_int_6\ : bit;
SIGNAL \USBFS:ept_int_5\ : bit;
SIGNAL \USBFS:ept_int_4\ : bit;
SIGNAL \USBFS:ept_int_3\ : bit;
SIGNAL \USBFS:ept_int_2\ : bit;
SIGNAL \USBFS:ept_int_1\ : bit;
SIGNAL \USBFS:ept_int_0\ : bit;
SIGNAL \USBFS:Net_95\ : bit;
SIGNAL \USBFS:dma_req_7\ : bit;
SIGNAL \USBFS:dma_req_6\ : bit;
SIGNAL \USBFS:dma_req_5\ : bit;
SIGNAL \USBFS:dma_req_4\ : bit;
SIGNAL \USBFS:dma_req_3\ : bit;
SIGNAL \USBFS:dma_req_0\ : bit;
SIGNAL \USBFS:Net_1775\ : bit;
SIGNAL \USBFS:Net_1522\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_0\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_1\ : bit;
SIGNAL \USBFS:dma_nrq_sync_7\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_2\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_3\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_4\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_5\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_6\ : bit;
SIGNAL \USBFS:EP8_DMA_Done_SR:status_7\ : bit;
SIGNAL \USBFS:dma_nrq_0\ : bit;
SIGNAL \USBFS:Net_1494\ : bit;
SIGNAL \USBFS:dma_nrq_1\ : bit;
SIGNAL \USBFS:Net_1499\ : bit;
SIGNAL \USBFS:dma_nrq_2\ : bit;
SIGNAL \USBFS:Net_1561\ : bit;
SIGNAL \USBFS:dma_nrq_3\ : bit;
SIGNAL \USBFS:Net_1568\ : bit;
SIGNAL \USBFS:dma_nrq_4\ : bit;
SIGNAL \USBFS:Net_1582\ : bit;
SIGNAL \USBFS:dma_nrq_5\ : bit;
SIGNAL \USBFS:Net_1583\ : bit;
SIGNAL \USBFS:dma_nrq_6\ : bit;
SIGNAL \USBFS:Net_1753\ : bit;
SIGNAL \USBFS:dma_nrq_7\ : bit;
SIGNAL \USBFS:Net_1754\ : bit;
SIGNAL \USBFS:Net_1771\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_7568 : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:Net_1084\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_7569 : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:Net_1085\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL \I2C:Net_1184\ : bit;
SIGNAL Net_7572 : bit;
SIGNAL \I2C:Net_1187\ : bit;
SIGNAL Net_7573 : bit;
SIGNAL \I2C:Net_1188\ : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_7578 : bit;
SIGNAL \I2C:Net_1191\ : bit;
SIGNAL Net_7577 : bit;
SIGNAL Net_7576 : bit;
SIGNAL tmpOE__LRCK1_net_0 : bit;
SIGNAL Net_6748 : bit;
SIGNAL tmpFB_0__LRCK1_net_0 : bit;
SIGNAL tmpIO_0__LRCK1_net_0 : bit;
TERMINAL tmpSIOVREF__LRCK1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LRCK1_net_0 : bit;
SIGNAL tmpOE__BCK1_net_0 : bit;
SIGNAL Net_7720 : bit;
SIGNAL tmpFB_0__BCK1_net_0 : bit;
SIGNAL tmpIO_0__BCK1_net_0 : bit;
TERMINAL tmpSIOVREF__BCK1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BCK1_net_0 : bit;
SIGNAL tmpOE__DOUT_net_0 : bit;
SIGNAL Net_7579 : bit;
SIGNAL tmpIO_0__DOUT_net_0 : bit;
TERMINAL tmpSIOVREF__DOUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOUT_net_0 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL \I2S:Net_2\ : bit;
SIGNAL \I2S:bI2S:op_clk\ : bit;
SIGNAL \I2S:bI2S:dyn_data_width_1\ : bit;
SIGNAL \I2S:bI2S:ctrl_4\ : bit;
SIGNAL \I2S:bI2S:dyn_data_width_0\ : bit;
SIGNAL \I2S:bI2S:ctrl_3\ : bit;
SIGNAL \I2S:bI2S:ctrl_7\ : bit;
SIGNAL \I2S:bI2S:ctrl_6\ : bit;
SIGNAL \I2S:bI2S:ctrl_5\ : bit;
SIGNAL \I2S:bI2S:ctrl_2\ : bit;
SIGNAL \I2S:bI2S:ctrl_1\ : bit;
SIGNAL \I2S:bI2S:ctrl_0\ : bit;
SIGNAL \I2S:bI2S:enable\ : bit;
SIGNAL \I2S:bI2S:reset\ : bit;
SIGNAL \I2S:bI2S:count_6\ : bit;
SIGNAL \I2S:bI2S:count_5\ : bit;
SIGNAL \I2S:bI2S:count_4\ : bit;
SIGNAL \I2S:bI2S:count_3\ : bit;
SIGNAL \I2S:bI2S:count_2\ : bit;
SIGNAL \I2S:bI2S:count_1\ : bit;
SIGNAL \I2S:bI2S:count_0\ : bit;
SIGNAL \I2S:bI2S:channel\ : bit;
SIGNAL \I2S:bI2S:tx_lch_active\ : bit;
SIGNAL \I2S:bI2S:tx_rch_active\ : bit;
SIGNAL \I2S:bI2S:tx_stereo_data\ : bit;
SIGNAL \I2S:bI2S:rx_lch_active\ : bit;
SIGNAL \I2S:bI2S:rx_rch_active\ : bit;
SIGNAL \I2S:bI2S:rx_stereo_data\ : bit;
SIGNAL \I2S:bI2S:data_width_8\ : bit;
SIGNAL \I2S:bI2S:data_width_16\ : bit;
SIGNAL \I2S:bI2S:data_width_24\ : bit;
SIGNAL \I2S:bI2S:data_width_32\ : bit;
SIGNAL \I2S:bI2S:tx_lch_load_3\ : bit;
SIGNAL \I2S:bI2S:tx_lch_load_2\ : bit;
SIGNAL \I2S:bI2S:tx_lch_load_1\ : bit;
SIGNAL \I2S:bI2S:tx_lch_load_0\ : bit;
SIGNAL \I2S:bI2S:tx_rch_load_3\ : bit;
SIGNAL \I2S:bI2S:tx_rch_load_2\ : bit;
SIGNAL \I2S:bI2S:tx_rch_load_1\ : bit;
SIGNAL \I2S:bI2S:tx_rch_load_0\ : bit;
SIGNAL \I2S:bI2S:rx_lch_load_3\ : bit;
SIGNAL \I2S:bI2S:rx_lch_load_2\ : bit;
SIGNAL \I2S:bI2S:rx_lch_load_1\ : bit;
SIGNAL \I2S:bI2S:rx_lch_load_0\ : bit;
SIGNAL \I2S:bI2S:rx_rch_load_3\ : bit;
SIGNAL \I2S:bI2S:rx_rch_load_2\ : bit;
SIGNAL \I2S:bI2S:rx_rch_load_1\ : bit;
SIGNAL \I2S:bI2S:rx_rch_load_0\ : bit;
SIGNAL \I2S:bI2S:data_trunc\ : bit;
SIGNAL \I2S:bI2S:tx_underflow_sticky\ : bit;
SIGNAL \I2S:bI2S:tx_underflow_0\ : bit;
SIGNAL \I2S:bI2S:txenable\ : bit;
SIGNAL \I2S:bI2S:tx_swap_done_reg\ : bit;
SIGNAL \I2S:bI2S:d0_load\ : bit;
SIGNAL \I2S:bI2S:tx_swap_done\ : bit;
SIGNAL \I2S:bI2S:tx_state_2\ : bit;
SIGNAL \I2S:bI2S:tx_state_1\ : bit;
SIGNAL \I2S:bI2S:tx_state_0\ : bit;
SIGNAL \I2S:bI2S:Tx:STS[0]:status_0\ : bit;
SIGNAL \I2S:bI2S:Tx:STS[0]:status_1\ : bit;
SIGNAL \I2S:bI2S:tx_f0_n_full_0\ : bit;
SIGNAL \I2S:bI2S:Tx:STS[0]:status_2\ : bit;
SIGNAL \I2S:bI2S:Tx:STS[0]:status_5\ : bit;
SIGNAL \I2S:bI2S:Tx:STS[0]:status_4\ : bit;
SIGNAL \I2S:bI2S:Tx:STS[0]:status_3\ : bit;
SIGNAL \I2S:bI2S:tx_int_out_0\ : bit;
SIGNAL \I2S:bI2S:tx_int_reg\ : bit;
SIGNAL Net_7584 : bit;
SIGNAL \I2S:bI2S:tx_f0_empty_0\ : bit;
SIGNAL \I2S:tx_drq0_0\ : bit;
SIGNAL \I2S:tx_drq1_0\ : bit;
SIGNAL \I2S:bI2S:tx_f1_n_full_0\ : bit;
SIGNAL \I2S:tx_line_0\ : bit;
SIGNAL \I2S:bI2S:tx_data_out_0\ : bit;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ce0\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:cl0\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:cl0\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:z0\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:z0\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ff0\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ce1\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:cl1\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:cl1\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:z1\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:z1\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ff1\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:co_msb\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:cmsb\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:tx_f1_empty_0\ : bit;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:so_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Tx:CH[0]:dpTx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Tx:CH[0]:dpTx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:rx_f0_load\ : bit;
SIGNAL \I2S:bI2S:rx_state_2\ : bit;
SIGNAL \I2S:bI2S:rx_state_1\ : bit;
SIGNAL \I2S:bI2S:rx_state_0\ : bit;
SIGNAL \I2S:bI2S:rx_f1_load\ : bit;
SIGNAL \I2S:bI2S:rx_overflow_sticky\ : bit;
SIGNAL \I2S:bI2S:rx_overflow_0\ : bit;
SIGNAL \I2S:bI2S:rxenable\ : bit;
SIGNAL \I2S:bI2S:Rx:STS[0]:status_0\ : bit;
SIGNAL \I2S:bI2S:Rx:STS[0]:status_1\ : bit;
SIGNAL \I2S:bI2S:rx_f0_n_empty_0\ : bit;
SIGNAL \I2S:bI2S:Rx:STS[0]:status_2\ : bit;
SIGNAL \I2S:bI2S:Rx:STS[0]:status_5\ : bit;
SIGNAL \I2S:bI2S:Rx:STS[0]:status_4\ : bit;
SIGNAL \I2S:bI2S:Rx:STS[0]:status_3\ : bit;
SIGNAL \I2S:bI2S:rx_int_out_0\ : bit;
SIGNAL \I2S:bI2S:rx_int_reg\ : bit;
SIGNAL Net_7583 : bit;
SIGNAL \I2S:bI2S:rx_f0_full_0\ : bit;
SIGNAL \I2S:rx_drq0_0\ : bit;
SIGNAL \I2S:rx_drq1_0\ : bit;
SIGNAL \I2S:bI2S:rx_f1_n_empty_0\ : bit;
SIGNAL \I2S:bI2S:rx_data_in_0\ : bit;
SIGNAL \I2S:Net_1_0\ : bit;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ce0\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ce0\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:pos_clip_cmp_0\ : bit;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:z0\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:z0\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ff0\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ff0\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ce1\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ce1\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:neg_clip_cmp_0\ : bit;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:z1\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:z1\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ff1\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ff1\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ov_msb\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:co_msb\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:cmsb\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:so\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:so\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:rx_f1_full_0\ : bit;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:z0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:z1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:so_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2S:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2S:bI2S:Rx:CH[0]:dpRx:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_7580 : bit;
SIGNAL \I2S:rx_line_0\ : bit;
SIGNAL \I2S:Net_1_1\ : bit;
SIGNAL \I2S:rx_line_1\ : bit;
SIGNAL \I2S:Net_1_2\ : bit;
SIGNAL \I2S:rx_line_2\ : bit;
SIGNAL \I2S:Net_1_3\ : bit;
SIGNAL \I2S:rx_line_3\ : bit;
SIGNAL \I2S:Net_1_4\ : bit;
SIGNAL \I2S:rx_line_4\ : bit;
SIGNAL \I2S:sdo_4\ : bit;
ATTRIBUTE port_state_att of \I2S:sdo_4\:SIGNAL IS 2;
SIGNAL \I2S:tx_line_4\ : bit;
SIGNAL \I2S:sdo_3\ : bit;
ATTRIBUTE port_state_att of \I2S:sdo_3\:SIGNAL IS 2;
SIGNAL \I2S:tx_line_3\ : bit;
SIGNAL \I2S:sdo_2\ : bit;
ATTRIBUTE port_state_att of \I2S:sdo_2\:SIGNAL IS 2;
SIGNAL \I2S:tx_line_2\ : bit;
SIGNAL \I2S:sdo_1\ : bit;
ATTRIBUTE port_state_att of \I2S:sdo_1\:SIGNAL IS 2;
SIGNAL \I2S:tx_line_1\ : bit;
SIGNAL Net_6655_0 : bit;
SIGNAL \I2S:rx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq0_4\ : bit;
SIGNAL \I2S:rx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq0_3\ : bit;
SIGNAL \I2S:rx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq0_2\ : bit;
SIGNAL \I2S:rx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq0_1\ : bit;
SIGNAL Net_4293_0 : bit;
SIGNAL \I2S:rx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq1_4\ : bit;
SIGNAL \I2S:rx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq1_3\ : bit;
SIGNAL \I2S:rx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq1_2\ : bit;
SIGNAL \I2S:rx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2S:rx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2S:rx_drq1_1\ : bit;
SIGNAL Net_8303_0 : bit;
SIGNAL \I2S:tx_dma0_4\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma0_4\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq0_4\ : bit;
SIGNAL \I2S:tx_dma0_3\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma0_3\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq0_3\ : bit;
SIGNAL \I2S:tx_dma0_2\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma0_2\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq0_2\ : bit;
SIGNAL \I2S:tx_dma0_1\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma0_1\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq0_1\ : bit;
SIGNAL Net_4292_0 : bit;
SIGNAL \I2S:tx_dma1_4\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma1_4\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq1_4\ : bit;
SIGNAL \I2S:tx_dma1_3\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma1_3\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq1_3\ : bit;
SIGNAL \I2S:tx_dma1_2\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma1_2\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq1_2\ : bit;
SIGNAL \I2S:tx_dma1_1\ : bit;
ATTRIBUTE port_state_att of \I2S:tx_dma1_1\:SIGNAL IS 2;
SIGNAL \I2S:tx_drq1_1\ : bit;
SIGNAL Net_8304_0 : bit;
SIGNAL \I2S:clip_4\ : bit;
ATTRIBUTE port_state_att of \I2S:clip_4\:SIGNAL IS 2;
SIGNAL \I2S:clip_detect_4\ : bit;
SIGNAL \I2S:clip_3\ : bit;
ATTRIBUTE port_state_att of \I2S:clip_3\:SIGNAL IS 2;
SIGNAL \I2S:clip_detect_3\ : bit;
SIGNAL \I2S:clip_2\ : bit;
ATTRIBUTE port_state_att of \I2S:clip_2\:SIGNAL IS 2;
SIGNAL \I2S:clip_detect_2\ : bit;
SIGNAL \I2S:clip_1\ : bit;
ATTRIBUTE port_state_att of \I2S:clip_1\:SIGNAL IS 2;
SIGNAL \I2S:clip_detect_1\ : bit;
SIGNAL Net_8305_0 : bit;
SIGNAL \I2S:clip_detect_0\ : bit;
SIGNAL tmpOE__DIN_net_0 : bit;
SIGNAL tmpFB_0__DIN_net_0 : bit;
SIGNAL tmpIO_0__DIN_net_0 : bit;
TERMINAL tmpSIOVREF__DIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIN_net_0 : bit;
SIGNAL tmpOE__BCK2_net_0 : bit;
SIGNAL tmpFB_0__BCK2_net_0 : bit;
SIGNAL tmpIO_0__BCK2_net_0 : bit;
TERMINAL tmpSIOVREF__BCK2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BCK2_net_0 : bit;
SIGNAL tmpOE__ATU_0_net_0 : bit;
SIGNAL Net_7699 : bit;
SIGNAL Net_8968 : bit;
SIGNAL tmpIO_0__ATU_0_net_0 : bit;
TERMINAL tmpSIOVREF__ATU_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ATU_0_net_0 : bit;
SIGNAL Net_7707 : bit;
SIGNAL tmpOE__LRCK2_net_0 : bit;
SIGNAL tmpFB_0__LRCK2_net_0 : bit;
SIGNAL tmpIO_0__LRCK2_net_0 : bit;
TERMINAL tmpSIOVREF__LRCK2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LRCK2_net_0 : bit;
SIGNAL tmpOE__RX_net_0 : bit;
SIGNAL Net_7597 : bit;
SIGNAL tmpFB_0__RX_net_0 : bit;
SIGNAL tmpIO_0__RX_net_0 : bit;
TERMINAL tmpSIOVREF__RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_net_0 : bit;
SIGNAL tmpOE__SCK2_net_0 : bit;
SIGNAL Net_8975 : bit;
SIGNAL tmpFB_0__SCK2_net_0 : bit;
SIGNAL tmpIO_0__SCK2_net_0 : bit;
TERMINAL tmpSIOVREF__SCK2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCK2_net_0 : bit;
SIGNAL tmpOE__TX_net_0 : bit;
SIGNAL Net_7267 : bit;
SIGNAL tmpFB_0__TX_net_0 : bit;
SIGNAL tmpIO_0__TX_net_0 : bit;
TERMINAL tmpSIOVREF__TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_net_0 : bit;
SIGNAL \Status:status_0\ : bit;
SIGNAL Key_wire_0 : bit;
SIGNAL \Status:status_1\ : bit;
SIGNAL Key_wire_1 : bit;
SIGNAL \Status:status_2\ : bit;
SIGNAL Net_7589 : bit;
SIGNAL \Status:status_3\ : bit;
SIGNAL Net_9004 : bit;
SIGNAL \Status:status_4\ : bit;
SIGNAL \Status:status_5\ : bit;
SIGNAL \Status:status_6\ : bit;
SIGNAL \Status:status_7\ : bit;
SIGNAL Net_8985 : bit;
SIGNAL \Debouncer_1:op_clk\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_8153 : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_8989 : bit;
SIGNAL Net_8987 : bit;
SIGNAL Net_8988 : bit;
SIGNAL tmpOE__SCK1_net_0 : bit;
SIGNAL tmpFB_0__SCK1_net_0 : bit;
SIGNAL tmpIO_0__SCK1_net_0 : bit;
TERMINAL tmpSIOVREF__SCK1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCK1_net_0 : bit;
SIGNAL tmpOE__XK_net_0 : bit;
SIGNAL Net_7603 : bit;
SIGNAL tmpFB_0__XK_net_0 : bit;
SIGNAL tmpIO_0__XK_net_0 : bit;
TERMINAL tmpSIOVREF__XK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__XK_net_0 : bit;
SIGNAL \FracN:frac_13\ : bit;
SIGNAL \FracN:fHigh_5\ : bit;
SIGNAL \FracN:frac_12\ : bit;
SIGNAL \FracN:fHigh_4\ : bit;
SIGNAL \FracN:frac_11\ : bit;
SIGNAL \FracN:fHigh_3\ : bit;
SIGNAL \FracN:frac_10\ : bit;
SIGNAL \FracN:fHigh_2\ : bit;
SIGNAL \FracN:frac_9\ : bit;
SIGNAL \FracN:fHigh_1\ : bit;
SIGNAL \FracN:frac_8\ : bit;
SIGNAL \FracN:fHigh_0\ : bit;
SIGNAL \FracN:frac_7\ : bit;
SIGNAL \FracN:fLow_7\ : bit;
SIGNAL \FracN:frac_6\ : bit;
SIGNAL \FracN:fLow_6\ : bit;
SIGNAL \FracN:frac_5\ : bit;
SIGNAL \FracN:fLow_5\ : bit;
SIGNAL \FracN:frac_4\ : bit;
SIGNAL \FracN:fLow_4\ : bit;
SIGNAL \FracN:frac_3\ : bit;
SIGNAL \FracN:fLow_3\ : bit;
SIGNAL \FracN:frac_2\ : bit;
SIGNAL \FracN:fLow_2\ : bit;
SIGNAL \FracN:frac_1\ : bit;
SIGNAL \FracN:fLow_1\ : bit;
SIGNAL \FracN:frac_0\ : bit;
SIGNAL \FracN:fLow_0\ : bit;
SIGNAL \FracN:adder1_14\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_14\ : bit;
SIGNAL \FracN:adder1_13\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_13\ : bit;
SIGNAL \FracN:adder1_12\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_12\ : bit;
SIGNAL \FracN:adder1_11\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_11\ : bit;
SIGNAL \FracN:adder1_10\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_10\ : bit;
SIGNAL \FracN:adder1_9\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_9\ : bit;
SIGNAL \FracN:adder1_8\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_8\ : bit;
SIGNAL \FracN:adder1_7\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_7\ : bit;
SIGNAL \FracN:adder1_6\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_6\ : bit;
SIGNAL \FracN:adder1_5\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_5\ : bit;
SIGNAL \FracN:adder1_4\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_4\ : bit;
SIGNAL \FracN:adder1_3\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_3\ : bit;
SIGNAL \FracN:adder1_2\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_2\ : bit;
SIGNAL \FracN:adder1_1\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \FracN:adder1_0\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \FracN:adder2_14\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_14\ : bit;
SIGNAL \FracN:adder2_13\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_13\ : bit;
SIGNAL \FracN:adder2_12\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_12\ : bit;
SIGNAL \FracN:adder2_11\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_11\ : bit;
SIGNAL \FracN:adder2_10\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_10\ : bit;
SIGNAL \FracN:adder2_9\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_9\ : bit;
SIGNAL \FracN:adder2_8\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_8\ : bit;
SIGNAL \FracN:adder2_7\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_7\ : bit;
SIGNAL \FracN:adder2_6\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_6\ : bit;
SIGNAL \FracN:adder2_5\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_5\ : bit;
SIGNAL \FracN:adder2_4\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_4\ : bit;
SIGNAL \FracN:adder2_3\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_3\ : bit;
SIGNAL \FracN:adder2_2\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_2\ : bit;
SIGNAL \FracN:adder2_1\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \FracN:adder2_0\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \FracN:fHigh_7\ : bit;
SIGNAL \FracN:fHigh_6\ : bit;
SIGNAL \FracN:pOut_6\ : bit;
SIGNAL \FracN:pOut_5\ : bit;
SIGNAL \FracN:pOut_4\ : bit;
SIGNAL \FracN:pOut_3\ : bit;
SIGNAL \FracN:pOut_2\ : bit;
SIGNAL \FracN:pOut_1\ : bit;
SIGNAL \FracN:pOut_0\ : bit;
SIGNAL Net_7639 : bit;
SIGNAL \FracN:acc1_13\ : bit;
SIGNAL \FracN:acc1_12\ : bit;
SIGNAL \FracN:acc1_11\ : bit;
SIGNAL \FracN:acc1_10\ : bit;
SIGNAL \FracN:acc1_9\ : bit;
SIGNAL \FracN:acc1_8\ : bit;
SIGNAL \FracN:acc1_7\ : bit;
SIGNAL \FracN:acc1_6\ : bit;
SIGNAL \FracN:acc1_5\ : bit;
SIGNAL \FracN:acc1_4\ : bit;
SIGNAL \FracN:acc1_3\ : bit;
SIGNAL \FracN:acc1_2\ : bit;
SIGNAL \FracN:acc1_1\ : bit;
SIGNAL \FracN:acc1_0\ : bit;
SIGNAL \FracN:acc2_13\ : bit;
SIGNAL \FracN:acc2_12\ : bit;
SIGNAL \FracN:acc2_11\ : bit;
SIGNAL \FracN:acc2_10\ : bit;
SIGNAL \FracN:acc2_9\ : bit;
SIGNAL \FracN:acc2_8\ : bit;
SIGNAL \FracN:acc2_7\ : bit;
SIGNAL \FracN:acc2_6\ : bit;
SIGNAL \FracN:acc2_5\ : bit;
SIGNAL \FracN:acc2_4\ : bit;
SIGNAL \FracN:acc2_3\ : bit;
SIGNAL \FracN:acc2_2\ : bit;
SIGNAL \FracN:acc2_1\ : bit;
SIGNAL \FracN:acc2_0\ : bit;
SIGNAL \FracN:minus1\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_6\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_5\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_4\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_3\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_2\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_1\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_13\ : bit;
SIGNAL \FracN:MODIN1_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_12\ : bit;
SIGNAL \FracN:MODIN1_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_11\ : bit;
SIGNAL \FracN:MODIN1_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_10\ : bit;
SIGNAL \FracN:MODIN1_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_9\ : bit;
SIGNAL \FracN:MODIN1_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_8\ : bit;
SIGNAL \FracN:MODIN1_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_7\ : bit;
SIGNAL \FracN:MODIN1_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_6\ : bit;
SIGNAL \FracN:MODIN1_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_5\ : bit;
SIGNAL \FracN:MODIN1_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_4\ : bit;
SIGNAL \FracN:MODIN1_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_3\ : bit;
SIGNAL \FracN:MODIN1_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_2\ : bit;
SIGNAL \FracN:MODIN1_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_1\ : bit;
SIGNAL \FracN:MODIN1_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:a_0\ : bit;
SIGNAL \FracN:MODIN1_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_13\ : bit;
SIGNAL \FracN:MODIN2_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_12\ : bit;
SIGNAL \FracN:MODIN2_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_11\ : bit;
SIGNAL \FracN:MODIN2_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_10\ : bit;
SIGNAL \FracN:MODIN2_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_9\ : bit;
SIGNAL \FracN:MODIN2_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_8\ : bit;
SIGNAL \FracN:MODIN2_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_7\ : bit;
SIGNAL \FracN:MODIN2_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_6\ : bit;
SIGNAL \FracN:MODIN2_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_5\ : bit;
SIGNAL \FracN:MODIN2_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_4\ : bit;
SIGNAL \FracN:MODIN2_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_3\ : bit;
SIGNAL \FracN:MODIN2_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_2\ : bit;
SIGNAL \FracN:MODIN2_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_1\ : bit;
SIGNAL \FracN:MODIN2_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:b_0\ : bit;
SIGNAL \FracN:MODIN2_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:s_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:switch\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:atmp_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:btmp_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:ci_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_15\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_15\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_15\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(0)(0)_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:c(0)_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:s(1)(0)_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:c(1)_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_14\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_13\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_12\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_11\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_10\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_9\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_8\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_7\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_6\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_5\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_4\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_3\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_2\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_1\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:tmp_sum_0\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:cout\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_1:g1:a0:g0:u0:cout\:SIGNAL IS 2;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:aov\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:bov\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:sov\ : bit;
SIGNAL \FracN:MODULE_1:g1:a0:g0:u0:overflow\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_1:g1:a0:g0:u0:overflow\:SIGNAL IS 2;
SIGNAL \FracN:MODULE_2:g1:a0:a_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_13\ : bit;
SIGNAL \FracN:MODIN3_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_12\ : bit;
SIGNAL \FracN:MODIN3_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_11\ : bit;
SIGNAL \FracN:MODIN3_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_10\ : bit;
SIGNAL \FracN:MODIN3_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_9\ : bit;
SIGNAL \FracN:MODIN3_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_8\ : bit;
SIGNAL \FracN:MODIN3_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_7\ : bit;
SIGNAL \FracN:MODIN3_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_6\ : bit;
SIGNAL \FracN:MODIN3_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_5\ : bit;
SIGNAL \FracN:MODIN3_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_4\ : bit;
SIGNAL \FracN:MODIN3_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_3\ : bit;
SIGNAL \FracN:MODIN3_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_2\ : bit;
SIGNAL \FracN:MODIN3_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_1\ : bit;
SIGNAL \FracN:MODIN3_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:a_0\ : bit;
SIGNAL \FracN:MODIN3_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_13\ : bit;
SIGNAL \FracN:MODIN4_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_12\ : bit;
SIGNAL \FracN:MODIN4_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_11\ : bit;
SIGNAL \FracN:MODIN4_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_10\ : bit;
SIGNAL \FracN:MODIN4_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_9\ : bit;
SIGNAL \FracN:MODIN4_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_8\ : bit;
SIGNAL \FracN:MODIN4_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_7\ : bit;
SIGNAL \FracN:MODIN4_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_6\ : bit;
SIGNAL \FracN:MODIN4_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_5\ : bit;
SIGNAL \FracN:MODIN4_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_4\ : bit;
SIGNAL \FracN:MODIN4_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_3\ : bit;
SIGNAL \FracN:MODIN4_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_2\ : bit;
SIGNAL \FracN:MODIN4_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_1\ : bit;
SIGNAL \FracN:MODIN4_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:b_0\ : bit;
SIGNAL \FracN:MODIN4_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:s_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:switch\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:atmp_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:btmp_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:ci_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_15\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_15\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_15\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_15\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(0)(0)_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:c(0)_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:s(1)(0)_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:c(1)_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_14\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_13\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_12\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_11\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_10\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_9\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_8\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_7\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_6\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_5\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_4\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_3\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_2\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_1\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:tmp_sum_0\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:cout\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_2:g1:a0:g0:u0:cout\:SIGNAL IS 2;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:aov\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:bov\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:sov\ : bit;
SIGNAL \FracN:MODULE_2:g1:a0:g0:u0:overflow\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_2:g1:a0:g0:u0:overflow\:SIGNAL IS 2;
SIGNAL \FracN:MODULE_3:g3:a0:a_7\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:a_6\ : bit;
SIGNAL \FracN:MODIN5_6\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:a_5\ : bit;
SIGNAL \FracN:MODIN5_5\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:a_4\ : bit;
SIGNAL \FracN:MODIN5_4\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:a_3\ : bit;
SIGNAL \FracN:MODIN5_3\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:a_2\ : bit;
SIGNAL \FracN:MODIN5_2\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:a_1\ : bit;
SIGNAL \FracN:MODIN5_1\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:a_0\ : bit;
SIGNAL \FracN:MODIN5_0\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_7\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_6\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_5\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_4\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_3\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_2\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_1\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:b_0\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_7\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_7\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_6\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_6\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_5\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_5\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_4\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_4\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_3\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_3\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_2\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_2\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_1\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:s_0\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_0\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_1\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_2\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_3\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_4\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_5\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_6\ : bit;
SIGNAL \FracN:MODULE_3:g3:a0:g1:z1:s0:g0:u0:c_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_7\ : bit;
SIGNAL \FracN:MODIN6_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_6\ : bit;
SIGNAL \FracN:MODIN6_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_5\ : bit;
SIGNAL \FracN:MODIN6_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_4\ : bit;
SIGNAL \FracN:MODIN6_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_3\ : bit;
SIGNAL \FracN:MODIN6_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_2\ : bit;
SIGNAL \FracN:MODIN6_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_1\ : bit;
SIGNAL \FracN:MODIN6_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:a_0\ : bit;
SIGNAL \FracN:MODIN6_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_6\ : bit;
SIGNAL \FracN:MODIN7_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_5\ : bit;
SIGNAL \FracN:MODIN7_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_4\ : bit;
SIGNAL \FracN:MODIN7_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_3\ : bit;
SIGNAL \FracN:MODIN7_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_2\ : bit;
SIGNAL \FracN:MODIN7_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_1\ : bit;
SIGNAL \FracN:MODIN7_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:b_0\ : bit;
SIGNAL \FracN:MODIN7_0\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_7\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_6\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_5\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_4\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_3\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_2\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_1\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_4_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:s_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:switch\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:atmp_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:btmp_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:ci_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(0)(0)_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:c(0)_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:s(1)(0)_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:c(1)_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_7\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_6\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_5\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_4\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_3\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_2\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_1\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:tmp_sum_0\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:cout\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_4:g1:a0:g0:u0:cout\:SIGNAL IS 2;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:aov\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:bov\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:sov\ : bit;
SIGNAL \FracN:MODULE_4:g1:a0:g0:u0:overflow\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_4:g1:a0:g0:u0:overflow\:SIGNAL IS 2;
SIGNAL \FracN:MODULE_5:g1:a0:a_7\ : bit;
SIGNAL \FracN:MODIN8_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:a_6\ : bit;
SIGNAL \FracN:MODIN8_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:a_5\ : bit;
SIGNAL \FracN:MODIN8_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:a_4\ : bit;
SIGNAL \FracN:MODIN8_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:a_3\ : bit;
SIGNAL \FracN:MODIN8_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:a_2\ : bit;
SIGNAL \FracN:MODIN8_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:a_1\ : bit;
SIGNAL \FracN:MODIN8_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:a_0\ : bit;
SIGNAL \FracN:MODIN8_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_6\ : bit;
SIGNAL \FracN:MODIN9_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_5\ : bit;
SIGNAL \FracN:MODIN9_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_4\ : bit;
SIGNAL \FracN:MODIN9_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_3\ : bit;
SIGNAL \FracN:MODIN9_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_2\ : bit;
SIGNAL \FracN:MODIN9_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_1\ : bit;
SIGNAL \FracN:MODIN9_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:b_0\ : bit;
SIGNAL \FracN:MODIN9_0\ : bit;
SIGNAL \FracN:add_vv_vv_MODGEN_5_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:s_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:switch\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:atmp_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:btmp_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:ci_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(0)(0)_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:c(0)_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:s(1)(0)_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:c(1)_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_7\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_6\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_5\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_4\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_3\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_2\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_1\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:tmp_sum_0\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:cout\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_5:g1:a0:g0:u0:cout\:SIGNAL IS 2;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:aov\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:bov\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:sov\ : bit;
SIGNAL \FracN:MODULE_5:g1:a0:g0:u0:overflow\ : bit;
ATTRIBUTE port_state_att of \FracN:MODULE_5:g1:a0:g0:u0:overflow\:SIGNAL IS 2;
SIGNAL Net_3836 : bit;
SIGNAL Net_3640 : bit;
SIGNAL \Debouncer_2:op_clk\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_8984 : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_8998 : bit;
SIGNAL Net_8996 : bit;
SIGNAL Net_8997 : bit;
SIGNAL \Control:clk\ : bit;
SIGNAL \Control:rst\ : bit;
SIGNAL Net_7604 : bit;
SIGNAL \Control:control_out_0\ : bit;
SIGNAL \Control:control_out_1\ : bit;
SIGNAL \Control:control_out_2\ : bit;
SIGNAL Net_7265 : bit;
SIGNAL \Control:control_out_3\ : bit;
SIGNAL \Control:control_out_4\ : bit;
SIGNAL \Control:control_out_5\ : bit;
SIGNAL \Control:control_out_6\ : bit;
SIGNAL Net_8259 : bit;
SIGNAL \Control:control_out_7\ : bit;
SIGNAL \Control:control_7\ : bit;
SIGNAL \Control:control_6\ : bit;
SIGNAL \Control:control_5\ : bit;
SIGNAL \Control:control_4\ : bit;
SIGNAL \Control:control_3\ : bit;
SIGNAL \Control:control_2\ : bit;
SIGNAL \Control:control_1\ : bit;
SIGNAL \Control:control_0\ : bit;
SIGNAL Net_7872 : bit;
SIGNAL \SyncSOF:clockcount1_6\ : bit;
SIGNAL \SyncSOF:clockcount1_5\ : bit;
SIGNAL \SyncSOF:clockcount1_4\ : bit;
SIGNAL \SyncSOF:clockcount1_3\ : bit;
SIGNAL \SyncSOF:clockcount1_2\ : bit;
SIGNAL \SyncSOF:clockcount1_1\ : bit;
SIGNAL \SyncSOF:clockcount1_0\ : bit;
SIGNAL \SyncSOF:clocktc1\ : bit;
SIGNAL \SyncSOF:clockcount2_6\ : bit;
SIGNAL \SyncSOF:clockcount2_5\ : bit;
SIGNAL \SyncSOF:clockcount2_4\ : bit;
SIGNAL \SyncSOF:clockcount2_3\ : bit;
SIGNAL \SyncSOF:clockcount2_2\ : bit;
SIGNAL \SyncSOF:clockcount2_1\ : bit;
SIGNAL \SyncSOF:clockcount2_0\ : bit;
SIGNAL \SyncSOF:clocktc2\ : bit;
SIGNAL \SyncSOF:clockcount3_6\ : bit;
SIGNAL \SyncSOF:clockcount3_5\ : bit;
SIGNAL \SyncSOF:clockcount3_4\ : bit;
SIGNAL \SyncSOF:clockcount3_3\ : bit;
SIGNAL \SyncSOF:clockcount3_2\ : bit;
SIGNAL \SyncSOF:clockcount3_1\ : bit;
SIGNAL \SyncSOF:clockcount3_0\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_7\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_6\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_5\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_4\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_3\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_2\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_1\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_0\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_6\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_5\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_4\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_3\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_2\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_1\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_0\ : bit;
SIGNAL \SyncSOF:frame_pos_ready\ : bit;
SIGNAL \SyncSOF:buffer_1\ : bit;
SIGNAL \SyncSOF:buffer_0\ : bit;
SIGNAL \SyncSOF:sof_sync\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \SyncSOF:buffer_1\\R\ : bit;
SIGNAL \SyncSOF:buffer_1\\S\ : bit;
SIGNAL \SyncSOF:buffer_0\\R\ : bit;
SIGNAL \SyncSOF:buffer_0\\S\ : bit;
SIGNAL \SyncSOF:sof_prev\ : bit;
SIGNAL \SyncSOF:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_31\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_30\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_29\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_28\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_27\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_26\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_25\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_24\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_23\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_22\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_21\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_20\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_19\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_18\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_17\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_16\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_15\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_14\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_13\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_12\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_11\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_10\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_9\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_8\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_7\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_6\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_5\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_4\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_3\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_2\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_1\ : bit;
SIGNAL \SyncSOF:MODULE_6:b_0\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \SyncSOF:MODIN10_1\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \SyncSOF:MODIN10_0\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \SyncSOF:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:xneq\ : bit;
ATTRIBUTE soft of \SyncSOF:MODULE_7:g1:a0:xneq\:SIGNAL IS '1';
SIGNAL \SyncSOF:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \SyncSOF:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \SyncSOF:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \SyncSOF:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \SyncSOF:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \SyncSOF:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \SyncSOF:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \SyncSOF:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \SyncSOF:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \SyncSOF:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \SyncSOF:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \SyncSOF:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL Net_7800 : bit;
SIGNAL tmpOE__ATU_1_net_0 : bit;
SIGNAL tmpFB_0__ATU_1_net_0 : bit;
SIGNAL tmpIO_0__ATU_1_net_0 : bit;
TERMINAL tmpSIOVREF__ATU_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ATU_1_net_0 : bit;
SIGNAL tmpOE__BOOT_net_0 : bit;
SIGNAL tmpIO_0__BOOT_net_0 : bit;
TERMINAL tmpSIOVREF__BOOT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BOOT_net_0 : bit;
SIGNAL Net_7801 : bit;
SIGNAL Net_7629 : bit;
SIGNAL tmpOE__LED1_net_0 : bit;
SIGNAL tmpFB_0__LED1_net_0 : bit;
SIGNAL tmpIO_0__LED1_net_0 : bit;
TERMINAL tmpSIOVREF__LED1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED1_net_0 : bit;
SIGNAL tmpOE__LED2_net_0 : bit;
SIGNAL tmpFB_0__LED2_net_0 : bit;
SIGNAL tmpIO_0__LED2_net_0 : bit;
TERMINAL tmpSIOVREF__LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED2_net_0 : bit;
SIGNAL tmpOE__AMP_net_0 : bit;
SIGNAL tmpFB_0__AMP_net_0 : bit;
SIGNAL tmpIO_0__AMP_net_0 : bit;
TERMINAL tmpSIOVREF__AMP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AMP_net_0 : bit;
SIGNAL tmpOE__KEY_0_net_0 : bit;
SIGNAL tmpIO_0__KEY_0_net_0 : bit;
TERMINAL tmpSIOVREF__KEY_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__KEY_0_net_0 : bit;
SIGNAL tmpOE__KEY_1_net_0 : bit;
SIGNAL tmpIO_0__KEY_1_net_0 : bit;
TERMINAL tmpSIOVREF__KEY_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__KEY_1_net_0 : bit;
SIGNAL Net_8751 : bit;
SIGNAL Net_8748 : bit;
SIGNAL cy_tff_1 : bit;
SIGNAL Net_8948 : bit;
SIGNAL \CW_Control:clk\ : bit;
SIGNAL \CW_Control:rst\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \CW_Control:control_out_0\ : bit;
SIGNAL Net_8941 : bit;
SIGNAL \CW_Control:control_out_1\ : bit;
SIGNAL Net_8942 : bit;
SIGNAL \CW_Control:control_out_2\ : bit;
SIGNAL Net_8943 : bit;
SIGNAL \CW_Control:control_out_3\ : bit;
SIGNAL Net_8944 : bit;
SIGNAL \CW_Control:control_out_4\ : bit;
SIGNAL Net_8945 : bit;
SIGNAL \CW_Control:control_out_5\ : bit;
SIGNAL Net_8946 : bit;
SIGNAL \CW_Control:control_out_6\ : bit;
SIGNAL Net_8947 : bit;
SIGNAL \CW_Control:control_out_7\ : bit;
SIGNAL \CW_Control:control_7\ : bit;
SIGNAL \CW_Control:control_6\ : bit;
SIGNAL \CW_Control:control_5\ : bit;
SIGNAL \CW_Control:control_4\ : bit;
SIGNAL \CW_Control:control_3\ : bit;
SIGNAL \CW_Control:control_2\ : bit;
SIGNAL \CW_Control:control_1\ : bit;
SIGNAL \CW_Control:control_0\ : bit;
SIGNAL \CW_Hold_Timer:Net_260\ : bit;
SIGNAL \CW_Hold_Timer:Net_266\ : bit;
SIGNAL \CW_Hold_Timer:Net_51\ : bit;
SIGNAL \CW_Hold_Timer:Net_261\ : bit;
SIGNAL \CW_Hold_Timer:Net_57\ : bit;
SIGNAL Net_8934 : bit;
SIGNAL Net_8939 : bit;
SIGNAL \CW_Hold_Timer:Net_102\ : bit;
SIGNAL Net_8914 : bit;
SIGNAL Net_8928 : bit;
SIGNAL \Iambic_Counter:Net_43\ : bit;
SIGNAL Net_8926 : bit;
SIGNAL \Iambic_Counter:Net_49\ : bit;
SIGNAL \Iambic_Counter:Net_82\ : bit;
SIGNAL \Iambic_Counter:Net_89\ : bit;
SIGNAL \Iambic_Counter:Net_95\ : bit;
SIGNAL \Iambic_Counter:Net_91\ : bit;
SIGNAL \Iambic_Counter:Net_102\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:reload\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL Net_8915 : bit;
SIGNAL \Iambic_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_8927 : bit;
SIGNAL \Iambic_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_206 : bit;
SIGNAL \Iambic_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc26\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc29\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc7\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc15\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc8\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc9\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:nc38\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc41\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc25\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc28\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc14\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc4\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc6\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:nc37\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc40\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc24\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc27\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc13\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc5\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:nc36\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc39\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:nc45\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Iambic_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_8919 : bit;
SIGNAL Net_217 : bit;
SIGNAL Net_8904 : bit;
SIGNAL cy_tff_2 : bit;
SIGNAL \I2S:bI2S:reset\\D\ : bit;
SIGNAL \I2S:bI2S:channel\\D\ : bit;
SIGNAL \I2S:bI2S:tx_underflow_sticky\\D\ : bit;
SIGNAL \I2S:bI2S:txenable\\D\ : bit;
SIGNAL \I2S:bI2S:tx_swap_done_reg\\D\ : bit;
SIGNAL \I2S:bI2S:d0_load\\D\ : bit;
SIGNAL \I2S:bI2S:tx_state_2\\D\ : bit;
SIGNAL \I2S:bI2S:tx_state_1\\D\ : bit;
SIGNAL \I2S:bI2S:tx_state_0\\D\ : bit;
SIGNAL \I2S:bI2S:tx_int_reg\\D\ : bit;
SIGNAL \I2S:tx_line_0\\D\ : bit;
SIGNAL \I2S:bI2S:rx_f0_load\\D\ : bit;
SIGNAL \I2S:bI2S:rx_state_2\\D\ : bit;
SIGNAL \I2S:bI2S:rx_state_1\\D\ : bit;
SIGNAL \I2S:bI2S:rx_state_0\\D\ : bit;
SIGNAL \I2S:bI2S:rx_f1_load\\D\ : bit;
SIGNAL \I2S:bI2S:rx_overflow_sticky\\D\ : bit;
SIGNAL \I2S:bI2S:rxenable\\D\ : bit;
SIGNAL \I2S:bI2S:rx_int_reg\\D\ : bit;
SIGNAL \I2S:bI2S:rx_data_in_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_8989D : bit;
SIGNAL Net_8987D : bit;
SIGNAL Net_8988D : bit;
SIGNAL \FracN:pOut_6\\D\ : bit;
SIGNAL \FracN:pOut_5\\D\ : bit;
SIGNAL \FracN:pOut_4\\D\ : bit;
SIGNAL \FracN:pOut_3\\D\ : bit;
SIGNAL \FracN:pOut_2\\D\ : bit;
SIGNAL \FracN:pOut_1\\D\ : bit;
SIGNAL \FracN:pOut_0\\D\ : bit;
SIGNAL \FracN:acc1_13\\D\ : bit;
SIGNAL \FracN:acc1_12\\D\ : bit;
SIGNAL \FracN:acc1_11\\D\ : bit;
SIGNAL \FracN:acc1_10\\D\ : bit;
SIGNAL \FracN:acc1_9\\D\ : bit;
SIGNAL \FracN:acc1_8\\D\ : bit;
SIGNAL \FracN:acc1_7\\D\ : bit;
SIGNAL \FracN:acc1_6\\D\ : bit;
SIGNAL \FracN:acc1_5\\D\ : bit;
SIGNAL \FracN:acc1_4\\D\ : bit;
SIGNAL \FracN:acc1_3\\D\ : bit;
SIGNAL \FracN:acc1_2\\D\ : bit;
SIGNAL \FracN:acc1_1\\D\ : bit;
SIGNAL \FracN:acc1_0\\D\ : bit;
SIGNAL \FracN:acc2_13\\D\ : bit;
SIGNAL \FracN:acc2_12\\D\ : bit;
SIGNAL \FracN:acc2_11\\D\ : bit;
SIGNAL \FracN:acc2_10\\D\ : bit;
SIGNAL \FracN:acc2_9\\D\ : bit;
SIGNAL \FracN:acc2_8\\D\ : bit;
SIGNAL \FracN:acc2_7\\D\ : bit;
SIGNAL \FracN:acc2_6\\D\ : bit;
SIGNAL \FracN:acc2_5\\D\ : bit;
SIGNAL \FracN:acc2_4\\D\ : bit;
SIGNAL \FracN:acc2_3\\D\ : bit;
SIGNAL \FracN:acc2_2\\D\ : bit;
SIGNAL \FracN:acc2_1\\D\ : bit;
SIGNAL \FracN:acc2_0\\D\ : bit;
SIGNAL \FracN:minus1\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_8998D : bit;
SIGNAL Net_8996D : bit;
SIGNAL Net_8997D : bit;
SIGNAL \SyncSOF:frame_pos_hi_7\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_6\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_5\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_4\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_3\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_2\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_1\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_hi_0\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_6\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_5\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_4\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_3\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_2\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_1\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_lo_0\\D\ : bit;
SIGNAL \SyncSOF:frame_pos_ready\\D\ : bit;
SIGNAL \SyncSOF:buffer_1\\D\ : bit;
SIGNAL \SyncSOF:buffer_0\\D\ : bit;
SIGNAL \SyncSOF:sof_sync\\D\ : bit;
SIGNAL \SyncSOF:sof_prev\\D\ : bit;
SIGNAL cy_tff_1D : bit;
SIGNAL \Iambic_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Iambic_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cy_tff_2D : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\I2S:bI2S:reset\\D\ <= (not \I2S:bI2S:ctrl_2\);

\I2S:bI2S:channel\\D\ <= ((not \I2S:bI2S:reset\ and not \I2S:bI2S:count_6\));

\I2S:bI2S:tx_underflow_sticky\\D\ <= ((not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and \I2S:bI2S:ctrl_0\ and \I2S:bI2S:tx_state_0\ and \I2S:bI2S:tx_f0_empty_0\)
	OR (\I2S:bI2S:ctrl_0\ and \I2S:bI2S:tx_underflow_sticky\));

\I2S:bI2S:txenable\\D\ <= ((not Net_7720 and not \I2S:bI2S:count_6\ and not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_3\ and not \I2S:bI2S:count_2\ and not \I2S:bI2S:count_1\ and not \I2S:bI2S:tx_underflow_sticky\ and \I2S:bI2S:ctrl_0\)
	OR (not \I2S:bI2S:tx_underflow_sticky\ and Net_7720 and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:txenable\)
	OR (not \I2S:bI2S:tx_underflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:count_1\ and \I2S:bI2S:txenable\)
	OR (not \I2S:bI2S:tx_underflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:count_2\ and \I2S:bI2S:txenable\)
	OR (not \I2S:bI2S:tx_underflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:count_3\ and \I2S:bI2S:txenable\)
	OR (not \I2S:bI2S:tx_underflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:count_4\ and \I2S:bI2S:txenable\)
	OR (not \I2S:bI2S:tx_underflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:count_5\ and \I2S:bI2S:txenable\)
	OR (not \I2S:bI2S:tx_underflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:count_6\ and \I2S:bI2S:txenable\));

\I2S:bI2S:tx_state_2\\D\ <= (not \I2S:bI2S:txenable\);

\I2S:bI2S:tx_state_1\\D\ <= ((not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and not \I2S:bI2S:tx_state_0\)
	OR (not \I2S:bI2S:count_1\ and not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and not \I2S:bI2S:tx_state_0\)
	OR (not \I2S:bI2S:count_2\ and not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and not \I2S:bI2S:tx_state_0\)
	OR (not \I2S:bI2S:count_3\ and not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and not \I2S:bI2S:tx_state_0\)
	OR not \I2S:bI2S:txenable\);

\I2S:bI2S:tx_state_0\\D\ <= ((not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and not \I2S:bI2S:tx_state_0\ and \I2S:bI2S:count_4\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:count_1\)
	OR (not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and not \I2S:bI2S:tx_state_0\ and \I2S:bI2S:count_5\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:count_1\)
	OR (\I2S:bI2S:tx_state_2\ and \I2S:bI2S:tx_state_1\ and \I2S:bI2S:tx_state_0\)
	OR not \I2S:bI2S:txenable\);

\I2S:bI2S:tx_underflow_0\ <= ((not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and \I2S:bI2S:tx_state_0\ and \I2S:bI2S:tx_f0_empty_0\));

\I2S:tx_line_0\\D\ <= ((Net_7720 and \I2S:bI2S:tx_data_out_0\)
	OR (not Net_7720 and Net_6655_0));

\I2S:bI2S:rx_f0_load\\D\ <= ((not \I2S:bI2S:rx_state_1\ and \I2S:bI2S:rx_state_2\ and \I2S:bI2S:rx_state_0\)
	OR (not \I2S:bI2S:rx_state_0\ and \I2S:bI2S:rx_state_1\));

\I2S:bI2S:rx_overflow_sticky\\D\ <= ((\I2S:bI2S:ctrl_1\ and \I2S:bI2S:rx_f0_load\ and \I2S:bI2S:rx_f0_full_0\)
	OR (\I2S:bI2S:ctrl_1\ and \I2S:bI2S:rx_overflow_sticky\));

\I2S:bI2S:rxenable\\D\ <= ((not \I2S:bI2S:count_1\ and not \I2S:bI2S:rx_overflow_sticky\ and \I2S:bI2S:ctrl_1\ and \I2S:bI2S:count_6\ and \I2S:bI2S:count_5\ and \I2S:bI2S:count_4\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\)
	OR (not \I2S:bI2S:rx_overflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:count_1\ and \I2S:bI2S:rxenable\)
	OR (not \I2S:bI2S:count_2\ and not \I2S:bI2S:rx_overflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:rxenable\)
	OR (not \I2S:bI2S:count_3\ and not \I2S:bI2S:rx_overflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:rxenable\)
	OR (not \I2S:bI2S:count_4\ and not \I2S:bI2S:rx_overflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:rxenable\)
	OR (not \I2S:bI2S:count_5\ and not \I2S:bI2S:rx_overflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:rxenable\)
	OR (not \I2S:bI2S:count_6\ and not \I2S:bI2S:rx_overflow_sticky\ and \I2S:bI2S:ctrl_2\ and \I2S:bI2S:rxenable\));

\I2S:bI2S:rx_state_2\\D\ <= ((not \I2S:bI2S:rx_state_1\ and \I2S:bI2S:rx_state_2\ and \I2S:bI2S:rx_state_0\ and \I2S:bI2S:rxenable\));

\I2S:bI2S:rx_state_1\\D\ <= ((not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_1\ and not \I2S:bI2S:rx_state_2\ and not \I2S:bI2S:rx_state_1\ and not \I2S:bI2S:rx_state_0\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:rxenable\)
	OR (not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_1\ and not \I2S:bI2S:rx_state_2\ and not \I2S:bI2S:rx_state_1\ and not \I2S:bI2S:rx_state_0\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:rxenable\)
	OR (not \I2S:bI2S:rx_state_1\ and \I2S:bI2S:rx_state_2\ and \I2S:bI2S:rx_state_0\ and \I2S:bI2S:rxenable\));

\I2S:bI2S:rx_state_0\\D\ <= ((not \I2S:bI2S:rx_state_2\ and not \I2S:bI2S:rx_state_1\ and not \I2S:bI2S:rx_state_0\ and \I2S:bI2S:count_5\ and \I2S:bI2S:count_4\)
	OR (not \I2S:bI2S:rx_state_0\ and \I2S:bI2S:rx_state_2\ and \I2S:bI2S:rx_state_1\)
	OR (not \I2S:bI2S:rx_state_2\ and not \I2S:bI2S:rx_state_1\ and not \I2S:bI2S:rx_state_0\ and \I2S:bI2S:count_1\)
	OR (not \I2S:bI2S:count_2\ and not \I2S:bI2S:rx_state_2\ and not \I2S:bI2S:rx_state_1\ and not \I2S:bI2S:rx_state_0\)
	OR (not \I2S:bI2S:count_3\ and not \I2S:bI2S:rx_state_2\ and not \I2S:bI2S:rx_state_1\ and not \I2S:bI2S:rx_state_0\)
	OR not \I2S:bI2S:rxenable\);

\I2S:bI2S:rx_overflow_0\ <= ((\I2S:bI2S:rx_f0_load\ and \I2S:bI2S:rx_f0_full_0\));

\I2S:bI2S:rx_data_in_0\\D\ <= ((not Net_7720 and Net_7579)
	OR (Net_7720 and \I2S:bI2S:rx_data_in_0\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_14\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_14\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_13\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_13\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_12\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_12\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_11\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_11\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_10\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_10\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_9\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_9\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_8\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_8\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ <= ((\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ <= ((not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and not \FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_14\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_14\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_13\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_13\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_12\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_12\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_11\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_11\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_10\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_10\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_9\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_9\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_8\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_8\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ <= ((\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ <= ((not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and not \FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\FracN:MODULE_3:g3:a0:s_1\ <= (not \FracN:adder1_14\);

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ <= ((\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ <= ((not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and not \FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\ <= ((\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\ <= ((not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ and not \FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\));

\SyncSOF:sof_sync\\D\ <= (not \SyncSOF:sof_sync\);

\SyncSOF:buffer_1\\D\ <= ((not \SyncSOF:buffer_1\ and \SyncSOF:buffer_0\));

\SyncSOF:buffer_0\\D\ <= ((not \SyncSOF:buffer_1\ and not \SyncSOF:buffer_0\));

\SyncSOF:sof_prev\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:sof_prev\)
	OR (\SyncSOF:sof_sync\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_7\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_7\)
	OR (\SyncSOF:clockcount3_3\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_6\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_6\)
	OR (\SyncSOF:clockcount3_2\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_5\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_5\)
	OR (\SyncSOF:clockcount3_1\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_4\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_4\)
	OR (\SyncSOF:clockcount3_0\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_3\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_3\)
	OR (\SyncSOF:clockcount2_5\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_2\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_2\)
	OR (\SyncSOF:clockcount2_4\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_1\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_1\)
	OR (\SyncSOF:clockcount2_3\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_hi_0\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_hi_0\)
	OR (\SyncSOF:clockcount2_2\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_lo_6\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_lo_6\)
	OR (\SyncSOF:clockcount2_1\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_lo_5\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_lo_5\)
	OR (\SyncSOF:clockcount2_0\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_lo_4\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_lo_4\)
	OR (\SyncSOF:clockcount1_5\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_lo_3\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_lo_3\)
	OR (\SyncSOF:clockcount1_4\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_lo_2\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_lo_2\)
	OR (\SyncSOF:clockcount1_3\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_lo_1\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_lo_1\)
	OR (\SyncSOF:clockcount1_2\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:frame_pos_lo_0\\D\ <= ((not \SyncSOF:MODULE_7:g1:a0:xneq\ and \SyncSOF:frame_pos_lo_0\)
	OR (\SyncSOF:clockcount1_1\ and \SyncSOF:MODULE_7:g1:a0:xneq\));

\SyncSOF:MODULE_7:g1:a0:xneq\ <= ((not \SyncSOF:sof_prev\ and \SyncSOF:sof_sync\)
	OR (not \SyncSOF:sof_sync\ and \SyncSOF:sof_prev\));

cy_tff_1D <= (not cy_tff_1);

\Iambic_Counter:CounterUDB:status_0\ <= ((not \Iambic_Counter:CounterUDB:prevCompare\ and \Iambic_Counter:CounterUDB:cmp_out_i\));

\Iambic_Counter:CounterUDB:status_2\ <= ((not \Iambic_Counter:CounterUDB:overflow_reg_i\ and \Iambic_Counter:CounterUDB:reload\));

\Iambic_Counter:CounterUDB:count_enable\ <= ((not \Iambic_Counter:CounterUDB:count_stored_i\ and \Iambic_Counter:CounterUDB:control_7\ and Net_206));

cy_tff_2D <= (not Net_217);

\USBFS:Clock_vbus\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cc5e29c8-ab2a-404e-a028-803a51429b48/03f503a7-085a-4304-b786-de885b1c2f21",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USBFS:Net_1202\,
		dig_domain_out=>open);
\USBFS:ep3\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBFS:dma_req_2\,
		trq=>\USBFS:Net_824\,
		nrq=>\USBFS:Net_1559\);
\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1111111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\USBFS:Net_1777\,
		status=>(\USBFS:dma_nrq_sync_6\, \USBFS:dma_nrq_sync_5\, \USBFS:dma_nrq_sync_4\, \USBFS:dma_nrq_sync_3\,
			\USBFS:dma_nrq_sync_2\, \USBFS:dma_nrq_sync_1\, \USBFS:dma_nrq_sync_0\),
		interrupt=>\USBFS:Net_1768\);
\USBFS:ep2\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\USBFS:dma_req_1\,
		trq=>\USBFS:Net_824\,
		nrq=>\USBFS:Net_1498\);
\USBFS:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_1010\);
\USBFS:VBUS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc5e29c8-ab2a-404e-a028-803a51429b48/605a40d2-572d-4c7a-818e-3bfd37f14d87",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__VBUS_net_0\),
		analog=>(open),
		io=>(\USBFS:tmpIO_0__VBUS_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__VBUS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:tmpINTERRUPT_0__VBUS_net_0\);
\USBFS:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc5e29c8-ab2a-404e-a028-803a51429b48/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dm_net_0\),
		analog=>\USBFS:Net_597\,
		io=>(\USBFS:tmpIO_0__Dm_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:tmpINTERRUPT_0__Dm_net_0\);
\USBFS:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc5e29c8-ab2a-404e-a028-803a51429b48/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBFS:tmpFB_0__Dp_net_0\),
		analog=>\USBFS:Net_1000\,
		io=>(\USBFS:tmpIO_0__Dp_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBFS:Net_1010\);
\USBFS:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBFS:Net_1000\,
		dm=>\USBFS:Net_597\,
		sof_int=>Net_7567,
		arb_int=>\USBFS:Net_79\,
		usb_int=>\USBFS:Net_81\,
		ept_int=>(\USBFS:ept_int_8\, \USBFS:ept_int_7\, \USBFS:ept_int_6\, \USBFS:ept_int_5\,
			\USBFS:ept_int_4\, \USBFS:ept_int_3\, \USBFS:ept_int_2\, \USBFS:ept_int_1\,
			\USBFS:ept_int_0\),
		ord_int=>\USBFS:Net_95\,
		dma_req=>(\USBFS:dma_req_7\, \USBFS:dma_req_6\, \USBFS:dma_req_5\, \USBFS:dma_req_4\,
			\USBFS:dma_req_3\, \USBFS:dma_req_2\, \USBFS:dma_req_1\, \USBFS:dma_req_0\),
		dma_termin=>\USBFS:Net_824\);
\USBFS:Clock_vbus_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cc5e29c8-ab2a-404e-a028-803a51429b48/ab9d9ba5-fe73-4ff3-89a5-2fa6bac4333c",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USBFS:Net_1777\,
		dig_domain_out=>open);
\USBFS:Clock_vbus_2\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cc5e29c8-ab2a-404e-a028-803a51429b48/36b2b569-7555-4c41-9a68-408766f82df3",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USBFS:Net_1775\,
		dig_domain_out=>open);
\USBFS:EP_DMA_Done_isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_1522\);
\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"0000011")
	PORT MAP(reset=>zero,
		clock=>\USBFS:Net_1775\,
		status=>(zero, zero, zero, zero,
			zero, \USBFS:dma_nrq_sync_7\, \USBFS:Net_1768\),
		interrupt=>\USBFS:Net_1522\);
\USBFS:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_3\);
\USBFS:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_2\);
\USBFS:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:ept_int_0\);
\USBFS:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_81\);
\USBFS:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_79\);
\USBFS:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_7567);
\USBFS:nrqSync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>zero,
		sc_out=>\USBFS:dma_nrq_sync_0\);
\USBFS:nrqSync:genblk1[1]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>\USBFS:Net_1498\,
		sc_out=>\USBFS:dma_nrq_sync_1\);
\USBFS:nrqSync:genblk1[2]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>\USBFS:Net_1559\,
		sc_out=>\USBFS:dma_nrq_sync_2\);
\USBFS:nrqSync:genblk1[3]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>zero,
		sc_out=>\USBFS:dma_nrq_sync_3\);
\USBFS:nrqSync:genblk1[4]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>zero,
		sc_out=>\USBFS:dma_nrq_sync_4\);
\USBFS:nrqSync:genblk1[5]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>zero,
		sc_out=>\USBFS:dma_nrq_sync_5\);
\USBFS:nrqSync:genblk1[6]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>zero,
		sc_out=>\USBFS:dma_nrq_sync_6\);
\USBFS:nrqSync:genblk1[7]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\USBFS:Net_1771\,
		sc_in=>zero,
		sc_out=>\USBFS:dma_nrq_sync_7\);
\USBFS:Clock_vbus_3\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cc5e29c8-ab2a-404e-a028-803a51429b48/05cf1099-aac9-4226-a133-1bc328368208",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USBFS:Net_1771\,
		dig_domain_out=>open);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:Net_643_1\,
		interrupt=>\I2C:Net_643_2\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_1\,
		oe=>one,
		y=>Net_7568,
		yfb=>\I2C:Net_1109_1\);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>one,
		y=>Net_7569,
		yfb=>\I2C:Net_1109_0\);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C:Net_643_2\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"535af0d6-b9bc-418c-a267-f3b4d5ff5f5d/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
LRCK1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0412e7a3-7bb2-4490-8a7d-0675b098c5ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6748,
		fb=>(tmpFB_0__LRCK1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LRCK1_net_0),
		siovref=>(tmpSIOVREF__LRCK1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LRCK1_net_0);
BCK1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c8e19693-67d9-4f29-a02f-cee5400c223a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7720,
		fb=>(tmpFB_0__BCK1_net_0),
		analog=>(open),
		io=>(tmpIO_0__BCK1_net_0),
		siovref=>(tmpSIOVREF__BCK1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BCK1_net_0);
DOUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7579,
		analog=>(open),
		io=>(tmpIO_0__DOUT_net_0),
		siovref=>(tmpSIOVREF__DOUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOUT_net_0);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dc7f02c-beae-4363-8d62-5cfea396508c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_7569,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_7568,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
\I2S:bI2S:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_7580,
		enable=>one,
		clock_out=>\I2S:bI2S:op_clk\);
\I2S:bI2S:CtlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00011111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2S:bI2S:op_clk\,
		control=>(\I2S:bI2S:ctrl_7\, \I2S:bI2S:ctrl_6\, \I2S:bI2S:ctrl_5\, \I2S:bI2S:ctrl_4\,
			\I2S:bI2S:ctrl_3\, \I2S:bI2S:ctrl_2\, \I2S:bI2S:ctrl_1\, \I2S:bI2S:ctrl_0\));
\I2S:bI2S:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\I2S:bI2S:op_clk\,
		reset=>zero,
		load=>zero,
		enable=>\I2S:bI2S:ctrl_2\,
		count=>(\I2S:bI2S:count_6\, \I2S:bI2S:count_5\, \I2S:bI2S:count_4\, \I2S:bI2S:count_3\,
			\I2S:bI2S:count_2\, \I2S:bI2S:count_1\, Net_7720),
		tc=>open);
\I2S:bI2S:Tx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2S:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_4292_0, \I2S:bI2S:tx_underflow_0\),
		interrupt=>\I2S:bI2S:tx_int_out_0\);
\I2S:bI2S:Tx:CH[0]:dpTx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2S:bI2S:op_clk\,
		cs_addr=>(\I2S:bI2S:tx_state_2\, \I2S:bI2S:tx_state_1\, \I2S:bI2S:tx_state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>\I2S:bI2S:d0_load\,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2S:bI2S:tx_data_out_0\,
		f0_bus_stat=>Net_4292_0,
		f0_blk_stat=>\I2S:bI2S:tx_f0_empty_0\,
		f1_bus_stat=>\I2S:bI2S:tx_f1_n_full_0\,
		f1_blk_stat=>\I2S:bI2S:tx_f1_empty_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2S:bI2S:Rx:STS[0]:Sts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2S:bI2S:op_clk\,
		status=>(zero, zero, zero, zero,
			zero, Net_4293_0, \I2S:bI2S:rx_overflow_0\),
		interrupt=>\I2S:bI2S:rx_int_out_0\);
\I2S:bI2S:Rx:CH[0]:dpRx:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2S:bI2S:op_clk\,
		cs_addr=>(\I2S:bI2S:rx_state_2\, \I2S:bI2S:rx_state_1\, \I2S:bI2S:rx_state_0\),
		route_si=>\I2S:bI2S:rx_data_in_0\,
		route_ci=>zero,
		f0_load=>\I2S:bI2S:rx_f0_load\,
		f1_load=>\I2S:bI2S:rx_f1_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\I2S:bI2S:pos_clip_cmp_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\I2S:bI2S:neg_clip_cmp_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_4293_0,
		f0_blk_stat=>\I2S:bI2S:rx_f0_full_0\,
		f1_bus_stat=>\I2S:bI2S:rx_f1_n_empty_0\,
		f1_blk_stat=>\I2S:bI2S:rx_f1_full_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
DIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6655_0),
		fb=>(tmpFB_0__DIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIN_net_0),
		siovref=>(tmpSIOVREF__DIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIN_net_0);
BCK2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"36abfd5d-4ca8-47ef-bb79-df928d3de44f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7720,
		fb=>(tmpFB_0__BCK2_net_0),
		analog=>(open),
		io=>(tmpIO_0__BCK2_net_0),
		siovref=>(tmpSIOVREF__BCK2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BCK2_net_0);
I2S_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b5b8d0ae-102c-448a-8fe8-cb372dce7657",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>3,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_7580,
		dig_domain_out=>open);
ATU_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c1decb5-69e3-4a8d-bb0c-281221d15217",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ATU_0_net_0),
		y=>Net_7699,
		fb=>Net_8968,
		analog=>(open),
		io=>(tmpIO_0__ATU_0_net_0),
		siovref=>(tmpSIOVREF__ATU_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ATU_0_net_0);
LRCK2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0b0bdb19-3de0-4c34-a7bb-170fbad6bf2d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6748,
		fb=>(tmpFB_0__LRCK2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LRCK2_net_0),
		siovref=>(tmpSIOVREF__LRCK2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LRCK2_net_0);
RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"58c485df-ae6f-4453-8ee1-9f2b17650e2f",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7597,
		fb=>(tmpFB_0__RX_net_0),
		analog=>(open),
		io=>(tmpIO_0__RX_net_0),
		siovref=>(tmpSIOVREF__RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RX_net_0);
SCK2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d03375a-0d73-4b00-946e-a3652c93e928",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_8975,
		fb=>(tmpFB_0__SCK2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCK2_net_0),
		siovref=>(tmpSIOVREF__SCK2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCK2_net_0);
TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee9c2b5c-be99-4aff-be2a-90912fe4cf4f",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7267,
		fb=>(tmpFB_0__TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_net_0),
		siovref=>(tmpSIOVREF__TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_net_0);
\Status:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_8975,
		status=>(zero, zero, zero, Net_8968,
			Net_9004, Net_7589, Key_wire_1, Key_wire_0));
\Debouncer_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8985,
		enable=>one,
		clock_out=>\Debouncer_1:op_clk\);
SCK1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d276195d-2de4-4806-9b99-7fb377f87845",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_8975,
		fb=>(tmpFB_0__SCK1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCK1_net_0),
		siovref=>(tmpSIOVREF__SCK1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCK1_net_0);
My_BUS_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ed34a742-cd25-46de-bf6a-82c628887029",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8975,
		dig_domain_out=>open);
XK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"92babf0e-f0e6-4167-ad5c-7803b12fdafe",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7603,
		fb=>(tmpFB_0__XK_net_0),
		analog=>(open),
		io=>(tmpIO_0__XK_net_0),
		siovref=>(tmpSIOVREF__XK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__XK_net_0);
\FracN:FRAC_HI\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00111101",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\FracN:fHigh_7\, \FracN:fHigh_6\, \FracN:frac_13\, \FracN:frac_12\,
			\FracN:frac_11\, \FracN:frac_10\, \FracN:frac_9\, \FracN:frac_8\));
\FracN:FRAC_LO\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"11110100",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\FracN:frac_7\, \FracN:frac_6\, \FracN:frac_5\, \FracN:frac_4\,
			\FracN:frac_3\, \FracN:frac_2\, \FracN:frac_1\, \FracN:frac_0\));
\FracN:PLL_P\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, \FracN:pOut_6\, \FracN:pOut_5\, \FracN:pOut_4\,
			\FracN:pOut_3\, \FracN:pOut_2\, \FracN:pOut_1\, \FracN:pOut_0\));
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(14):ai\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(14):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(13):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_13\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(13):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_13\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(12):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_12\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(12):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_12\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(11):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_11\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(11):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_11\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(10):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_10\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(10):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_10\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(9):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_9\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(9):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_9\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(8):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_8\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(8):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_8\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_7\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_7\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_6\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_6\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_5\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_5\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_4\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_4\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_3\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_3\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_2\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_2\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_1\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_1\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):ai\:cy_buf
	PORT MAP(x=>\FracN:acc1_0\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):bi\:cy_buf
	PORT MAP(x=>\FracN:frac_0\,
		y=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:frst\:cy_psoc3_carry
	PORT MAP(cin=>zero,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\,
		sum=>\FracN:adder1_0\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(1):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\,
		sum=>\FracN:adder1_1\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(2):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\,
		sum=>\FracN:adder1_2\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(3):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\,
		sum=>\FracN:adder1_3\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(4):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\,
		sum=>\FracN:adder1_4\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(5):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\,
		sum=>\FracN:adder1_5\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(6):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\,
		sum=>\FracN:adder1_6\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(7):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\,
		sum=>\FracN:adder1_7\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(8):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_8\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_8\,
		sum=>\FracN:adder1_8\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(9):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_9\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_9\,
		sum=>\FracN:adder1_9\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(10):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_10\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_10\,
		sum=>\FracN:adder1_10\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(11):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_11\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_11\,
		sum=>\FracN:adder1_11\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(12):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_12\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_12\,
		sum=>\FracN:adder1_12\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(13):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_13\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_13\,
		sum=>\FracN:adder1_13\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\);
\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(14):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\,
		cpt0=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_14\,
		cpt1=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_14\,
		sum=>\FracN:adder1_14\,
		cout=>\FracN:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(14):ai\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_14\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(14):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_14\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(13):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_13\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_13\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(13):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_13\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_13\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(12):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_12\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_12\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(12):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_12\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_12\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(11):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_11\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_11\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(11):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_11\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_11\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(10):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_10\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_10\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(10):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_10\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_10\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(9):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_9\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_9\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(9):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_9\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_9\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(8):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_8\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(8):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_8\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_7\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_7\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_6\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_6\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_5\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_5\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_4\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_4\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_3\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_3\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_2\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_2\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_1\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_1\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):ai\:cy_buf
	PORT MAP(x=>\FracN:acc2_0\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):bi\:cy_buf
	PORT MAP(x=>\FracN:acc1_0\,
		y=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:frst\:cy_psoc3_carry
	PORT MAP(cin=>zero,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\,
		sum=>\FracN:adder2_0\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(1):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\,
		sum=>\FracN:adder2_1\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(2):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\,
		sum=>\FracN:adder2_2\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(3):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\,
		sum=>\FracN:adder2_3\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(4):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\,
		sum=>\FracN:adder2_4\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(5):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\,
		sum=>\FracN:adder2_5\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(6):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\,
		sum=>\FracN:adder2_6\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(7):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\,
		sum=>\FracN:adder2_7\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(8):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_8\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_8\,
		sum=>\FracN:adder2_8\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(9):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_8\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_9\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_9\,
		sum=>\FracN:adder2_9\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(10):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_10\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_10\,
		sum=>\FracN:adder2_10\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(11):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_10\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_11\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_11\,
		sum=>\FracN:adder2_11\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(12):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_11\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_12\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_12\,
		sum=>\FracN:adder2_12\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(13):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_12\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_13\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_13\,
		sum=>\FracN:adder2_13\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\);
\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(14):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_13\,
		cpt0=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_14\,
		cpt1=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_14\,
		sum=>\FracN:adder2_14\,
		cout=>\FracN:MODULE_2:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_14\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):ai\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):ai\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):ai\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):ai\:cy_buf
	PORT MAP(x=>one,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):ai\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):ai\:cy_buf
	PORT MAP(x=>\FracN:adder1_14\,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_3:g3:a0:s_1\,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_3:g3:a0:s_1\,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):bi\:cy_buf
	PORT MAP(x=>\FracN:adder2_14\,
		y=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:frst\:cy_psoc3_carry
	PORT MAP(cin=>zero,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\,
		sum=>\FracN:MODULE_4:g1:a0:s_0\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(1):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\,
		sum=>\FracN:MODULE_4:g1:a0:s_1\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(2):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\,
		sum=>\FracN:MODULE_4:g1:a0:s_2\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(3):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\,
		sum=>\FracN:MODULE_4:g1:a0:s_3\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(4):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\,
		sum=>\FracN:MODULE_4:g1:a0:s_4\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(5):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\,
		sum=>\FracN:MODULE_4:g1:a0:s_5\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(6):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\,
		sum=>\FracN:MODULE_4:g1:a0:s_6\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\);
\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(7):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
		cpt0=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\,
		cpt1=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\,
		sum=>\FracN:MODULE_4:g1:a0:s_7\,
		cout=>\FracN:MODULE_4:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_7\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(7):bi\:cy_buf
	PORT MAP(x=>zero,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_6\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(6):bi\:cy_buf
	PORT MAP(x=>\FracN:minus1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_5\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(5):bi\:cy_buf
	PORT MAP(x=>\FracN:minus1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_4\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(4):bi\:cy_buf
	PORT MAP(x=>\FracN:minus1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_3\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(3):bi\:cy_buf
	PORT MAP(x=>\FracN:minus1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_2\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(2):bi\:cy_buf
	PORT MAP(x=>\FracN:minus1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(1):bi\:cy_buf
	PORT MAP(x=>\FracN:minus1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):ai\:cy_buf
	PORT MAP(x=>\FracN:MODULE_4:g1:a0:s_0\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ub(0):bi\:cy_buf
	PORT MAP(x=>\FracN:minus1\,
		y=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:frst\:cy_psoc3_carry
	PORT MAP(cin=>zero,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_0\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_0\,
		sum=>\FracN:MODULE_5:g1:a0:s_0\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(1):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_1\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_1\,
		sum=>\FracN:MODULE_5:g1:a0:s_1\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(2):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_2\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_2\,
		sum=>\FracN:MODULE_5:g1:a0:s_2\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(3):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_3\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_3\,
		sum=>\FracN:MODULE_5:g1:a0:s_3\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(4):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_4\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_4\,
		sum=>\FracN:MODULE_5:g1:a0:s_4\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(5):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_5\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_5\,
		sum=>\FracN:MODULE_5:g1:a0:s_5\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(6):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_6\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_6\,
		sum=>\FracN:MODULE_5:g1:a0:s_6\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\);
\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:ga:g2:i(7):a\:cy_psoc3_carry
	PORT MAP(cin=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\,
		cpt0=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt0_7\,
		cpt1=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:a_cpt1_7\,
		sum=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\,
		cout=>\FracN:MODULE_5:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\);
RxI2S_Buff:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_3836,
		trq=>zero,
		nrq=>Net_3640);
RxI2S_Stage:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_4293_0,
		trq=>zero,
		nrq=>Net_3836);
\Debouncer_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8985,
		enable=>one,
		clock_out=>\Debouncer_2:op_clk\);
\Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00011011",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_8259, tmpOE__ATU_0_net_0, Net_7699, Net_7603,
			Net_7265, Net_7267, Net_7597, Net_7604));
\SyncSOF:Counter0\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'0',
		cy_alt_mode=>'0')
	PORT MAP(clock=>Net_8975,
		reset=>Net_7872,
		load=>zero,
		enable=>one,
		count=>(\SyncSOF:clockcount1_6\, \SyncSOF:clockcount1_5\, \SyncSOF:clockcount1_4\, \SyncSOF:clockcount1_3\,
			\SyncSOF:clockcount1_2\, \SyncSOF:clockcount1_1\, \SyncSOF:clockcount1_0\),
		tc=>\SyncSOF:clocktc1\);
\SyncSOF:Counter1\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'0',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SyncSOF:clocktc1\,
		reset=>Net_7872,
		load=>zero,
		enable=>one,
		count=>(\SyncSOF:clockcount2_6\, \SyncSOF:clockcount2_5\, \SyncSOF:clockcount2_4\, \SyncSOF:clockcount2_3\,
			\SyncSOF:clockcount2_2\, \SyncSOF:clockcount2_1\, \SyncSOF:clockcount2_0\),
		tc=>\SyncSOF:clocktc2\);
\SyncSOF:Counter2\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001000",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'0',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SyncSOF:clocktc2\,
		reset=>Net_7872,
		load=>zero,
		enable=>one,
		count=>(\SyncSOF:clockcount3_6\, \SyncSOF:clockcount3_5\, \SyncSOF:clockcount3_4\, \SyncSOF:clockcount3_3\,
			\SyncSOF:clockcount3_2\, \SyncSOF:clockcount3_1\, \SyncSOF:clockcount3_0\),
		tc=>open);
\SyncSOF:FRAME_POS_HI\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(\SyncSOF:frame_pos_hi_7\, \SyncSOF:frame_pos_hi_6\, \SyncSOF:frame_pos_hi_5\, \SyncSOF:frame_pos_hi_4\,
			\SyncSOF:frame_pos_hi_3\, \SyncSOF:frame_pos_hi_2\, \SyncSOF:frame_pos_hi_1\, \SyncSOF:frame_pos_hi_0\));
\SyncSOF:FRAME_POS_LO\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>Net_8975,
		status=>(\SyncSOF:frame_pos_lo_6\, \SyncSOF:frame_pos_lo_5\, \SyncSOF:frame_pos_lo_4\, \SyncSOF:frame_pos_lo_3\,
			\SyncSOF:frame_pos_lo_2\, \SyncSOF:frame_pos_lo_1\, \SyncSOF:frame_pos_lo_0\, \SyncSOF:frame_pos_ready\));
\SyncSOF:BUFFER\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, \SyncSOF:buffer_1\, \SyncSOF:buffer_0\));
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SyncSOF:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
TxI2S_Buff:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_7800,
		trq=>zero,
		nrq=>Net_7872);
TxI2S_Stage:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_4292_0,
		trq=>zero,
		nrq=>Net_7800);
ATU_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_8259,
		fb=>(tmpFB_0__ATU_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ATU_1_net_0),
		siovref=>(tmpSIOVREF__ATU_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ATU_1_net_0);
BOOT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b94499f5-8157-45de-8497-096caf4159b4",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7589,
		analog=>(open),
		io=>(tmpIO_0__BOOT_net_0),
		siovref=>(tmpSIOVREF__BOOT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BOOT_net_0);
TxI2S_Zero:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_7872,
		trq=>zero,
		nrq=>Net_7801);
P_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_7639,
		trq=>zero,
		nrq=>Net_7629);
FRAC_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5bc0eb22-ef95-4b67-bca6-028543ebbabf",
		source_clock_id=>"46B167E3-1786-4598-8688-AACCF18668D4",
		divisor=>13,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_7639,
		dig_domain_out=>open);
LED1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a8226f5-fba4-47ac-a6cc-8c9afee36e34",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7604,
		fb=>(tmpFB_0__LED1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED1_net_0),
		siovref=>(tmpSIOVREF__LED1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED1_net_0);
LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d10efdb0-850d-462e-8e6e-6e4960812a2e",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7604,
		fb=>(tmpFB_0__LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED2_net_0),
		siovref=>(tmpSIOVREF__LED2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED2_net_0);
AMP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd04bde3-3e93-4434-b520-ad3839365cae",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7265,
		fb=>(tmpFB_0__AMP_net_0),
		analog=>(open),
		io=>(tmpIO_0__AMP_net_0),
		siovref=>(tmpSIOVREF__AMP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AMP_net_0);
BEAT_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e4856c43-b4eb-4ea9-9d35-1c119e846bcf",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_9004,
		dig_domain_out=>open);
KEY_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"75705a6f-89f9-4965-8f32-2843585e0f43",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_8153,
		analog=>(open),
		io=>(tmpIO_0__KEY_0_net_0),
		siovref=>(tmpSIOVREF__KEY_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__KEY_0_net_0);
KEY_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d5325bb1-04fa-4350-b9c1-03255f94e216",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_8984,
		analog=>(open),
		io=>(tmpIO_0__KEY_1_net_0),
		siovref=>(tmpSIOVREF__KEY_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__KEY_1_net_0);
Debounce_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8cf9da1f-ed72-4652-9a7f-f0f8f2e8a96a",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8985,
		dig_domain_out=>open);
\CW_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000001",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'1')
	PORT MAP(reset=>zero,
		clock=>cy_tff_1,
		control=>(\CW_Control:control_7\, \CW_Control:control_6\, \CW_Control:control_5\, \CW_Control:control_4\,
			\CW_Control:control_3\, \CW_Control:control_2\, \CW_Control:control_1\, Net_12));
CW_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"32aa7e8a-7378-46e1-9c05-8cbffb0d8895",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8748,
		dig_domain_out=>open);
\CW_Hold_Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_8748,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>Net_12,
		tc=>\CW_Hold_Timer:Net_51\,
		compare=>\CW_Hold_Timer:Net_261\,
		interrupt=>\CW_Hold_Timer:Net_57\);
Iambic_Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"947453c9-cb23-403a-a7d1-6f71cdc49959",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8914,
		dig_domain_out=>open);
\Iambic_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8914,
		enable=>one,
		clock_out=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\);
\Iambic_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8914,
		enable=>one,
		clock_out=>\Iambic_Counter:CounterUDB:Clk_Ctl_i\);
\Iambic_Counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Iambic_Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Iambic_Counter:CounterUDB:control_7\, \Iambic_Counter:CounterUDB:control_6\, \Iambic_Counter:CounterUDB:control_5\, \Iambic_Counter:CounterUDB:control_4\,
			\Iambic_Counter:CounterUDB:control_3\, \Iambic_Counter:CounterUDB:control_2\, \Iambic_Counter:CounterUDB:control_1\, \Iambic_Counter:CounterUDB:control_0\));
\Iambic_Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Iambic_Counter:CounterUDB:status_6\, \Iambic_Counter:CounterUDB:status_5\, zero, zero,
			\Iambic_Counter:CounterUDB:status_2\, \Iambic_Counter:CounterUDB:status_1\, \Iambic_Counter:CounterUDB:status_0\),
		interrupt=>\Iambic_Counter:Net_43\);
\Iambic_Counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Iambic_Counter:CounterUDB:count_enable\, \Iambic_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Iambic_Counter:CounterUDB:nc26\,
		cl0=>\Iambic_Counter:CounterUDB:nc29\,
		z0=>\Iambic_Counter:CounterUDB:nc7\,
		ff0=>\Iambic_Counter:CounterUDB:nc15\,
		ce1=>\Iambic_Counter:CounterUDB:nc8\,
		cl1=>\Iambic_Counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Iambic_Counter:CounterUDB:nc38\,
		f0_blk_stat=>\Iambic_Counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Iambic_Counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Iambic_Counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Iambic_Counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Iambic_Counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Iambic_Counter:CounterUDB:count_enable\, \Iambic_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Iambic_Counter:CounterUDB:nc25\,
		cl0=>\Iambic_Counter:CounterUDB:nc28\,
		z0=>\Iambic_Counter:CounterUDB:nc2\,
		ff0=>\Iambic_Counter:CounterUDB:nc14\,
		ce1=>\Iambic_Counter:CounterUDB:nc4\,
		cl1=>\Iambic_Counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Iambic_Counter:CounterUDB:nc37\,
		f0_blk_stat=>\Iambic_Counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Iambic_Counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\Iambic_Counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Iambic_Counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Iambic_Counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Iambic_Counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Iambic_Counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Iambic_Counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Iambic_Counter:CounterUDB:count_enable\, \Iambic_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Iambic_Counter:CounterUDB:nc24\,
		cl0=>\Iambic_Counter:CounterUDB:nc27\,
		z0=>\Iambic_Counter:CounterUDB:nc1\,
		ff0=>\Iambic_Counter:CounterUDB:nc13\,
		ce1=>\Iambic_Counter:CounterUDB:nc3\,
		cl1=>\Iambic_Counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Iambic_Counter:CounterUDB:nc36\,
		f0_blk_stat=>\Iambic_Counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Iambic_Counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\Iambic_Counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Iambic_Counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Iambic_Counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Iambic_Counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Iambic_Counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Iambic_Counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Iambic_Counter:CounterUDB:count_enable\, \Iambic_Counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Iambic_Counter:CounterUDB:reload\,
		cl0=>\Iambic_Counter:CounterUDB:nc45\,
		z0=>\Iambic_Counter:CounterUDB:status_1\,
		ff0=>\Iambic_Counter:CounterUDB:per_FF\,
		ce1=>\Iambic_Counter:CounterUDB:cmp_out_i\,
		cl1=>\Iambic_Counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Iambic_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Iambic_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Iambic_Counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Iambic_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Iambic_Counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Iambic_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Iambic_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Iambic_Counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Iambic_Clock_Main:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ab15c5d0-dbfa-455f-82bb-c8904705bf45",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8919,
		dig_domain_out=>open);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_8914,
		sc_in=>Net_217,
		sc_out=>Net_206);
\I2S:bI2S:reset\:cy_dff
	PORT MAP(d=>\I2S:bI2S:reset\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:reset\);
\I2S:bI2S:channel\:cy_dff
	PORT MAP(d=>\I2S:bI2S:channel\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>Net_6748);
\I2S:bI2S:tx_underflow_sticky\:cy_dff
	PORT MAP(d=>\I2S:bI2S:tx_underflow_sticky\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:tx_underflow_sticky\);
\I2S:bI2S:txenable\:cy_dff
	PORT MAP(d=>\I2S:bI2S:txenable\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:txenable\);
\I2S:bI2S:tx_swap_done_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:tx_swap_done_reg\);
\I2S:bI2S:d0_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:d0_load\);
\I2S:bI2S:tx_state_2\:cy_dff
	PORT MAP(d=>\I2S:bI2S:tx_state_2\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:tx_state_2\);
\I2S:bI2S:tx_state_1\:cy_dff
	PORT MAP(d=>\I2S:bI2S:tx_state_1\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:tx_state_1\);
\I2S:bI2S:tx_state_0\:cy_dff
	PORT MAP(d=>\I2S:bI2S:tx_state_0\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:tx_state_0\);
\I2S:bI2S:tx_int_reg\:cy_dff
	PORT MAP(d=>\I2S:bI2S:tx_int_out_0\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:tx_int_reg\);
\I2S:tx_line_0\:cy_dff
	PORT MAP(d=>\I2S:tx_line_0\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>Net_6655_0);
\I2S:bI2S:rx_f0_load\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rx_f0_load\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_f0_load\);
\I2S:bI2S:rx_state_2\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rx_state_2\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_state_2\);
\I2S:bI2S:rx_state_1\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rx_state_1\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_state_1\);
\I2S:bI2S:rx_state_0\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rx_state_0\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_state_0\);
\I2S:bI2S:rx_f1_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_f1_load\);
\I2S:bI2S:rx_overflow_sticky\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rx_overflow_sticky\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_overflow_sticky\);
\I2S:bI2S:rxenable\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rxenable\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rxenable\);
\I2S:bI2S:rx_int_reg\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rx_int_out_0\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_int_reg\);
\I2S:bI2S:rx_data_in_0\:cy_dff
	PORT MAP(d=>\I2S:bI2S:rx_data_in_0\\D\,
		clk=>\I2S:bI2S:op_clk\,
		q=>\I2S:bI2S:rx_data_in_0\);
\Debouncer_1:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_8153,
		clk=>\Debouncer_1:op_clk\,
		q=>Key_wire_0);
\Debouncer_1:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Key_wire_0,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[0]:d_sync_1\);
Net_8989:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_8989);
Net_8987:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_8987);
Net_8988:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_8988);
\FracN:pOut_6\:cy_dff
	PORT MAP(d=>\FracN:MODULE_5:g1:a0:s_6\,
		clk=>Net_7639,
		q=>\FracN:pOut_6\);
\FracN:pOut_5\:cy_dff
	PORT MAP(d=>\FracN:MODULE_5:g1:a0:s_5\,
		clk=>Net_7639,
		q=>\FracN:pOut_5\);
\FracN:pOut_4\:cy_dff
	PORT MAP(d=>\FracN:MODULE_5:g1:a0:s_4\,
		clk=>Net_7639,
		q=>\FracN:pOut_4\);
\FracN:pOut_3\:cy_dff
	PORT MAP(d=>\FracN:MODULE_5:g1:a0:s_3\,
		clk=>Net_7639,
		q=>\FracN:pOut_3\);
\FracN:pOut_2\:cy_dff
	PORT MAP(d=>\FracN:MODULE_5:g1:a0:s_2\,
		clk=>Net_7639,
		q=>\FracN:pOut_2\);
\FracN:pOut_1\:cy_dff
	PORT MAP(d=>\FracN:MODULE_5:g1:a0:s_1\,
		clk=>Net_7639,
		q=>\FracN:pOut_1\);
\FracN:pOut_0\:cy_dff
	PORT MAP(d=>\FracN:MODULE_5:g1:a0:s_0\,
		clk=>Net_7639,
		q=>\FracN:pOut_0\);
\FracN:acc1_13\:cy_dff
	PORT MAP(d=>\FracN:adder1_13\,
		clk=>Net_7639,
		q=>\FracN:acc1_13\);
\FracN:acc1_12\:cy_dff
	PORT MAP(d=>\FracN:adder1_12\,
		clk=>Net_7639,
		q=>\FracN:acc1_12\);
\FracN:acc1_11\:cy_dff
	PORT MAP(d=>\FracN:adder1_11\,
		clk=>Net_7639,
		q=>\FracN:acc1_11\);
\FracN:acc1_10\:cy_dff
	PORT MAP(d=>\FracN:adder1_10\,
		clk=>Net_7639,
		q=>\FracN:acc1_10\);
\FracN:acc1_9\:cy_dff
	PORT MAP(d=>\FracN:adder1_9\,
		clk=>Net_7639,
		q=>\FracN:acc1_9\);
\FracN:acc1_8\:cy_dff
	PORT MAP(d=>\FracN:adder1_8\,
		clk=>Net_7639,
		q=>\FracN:acc1_8\);
\FracN:acc1_7\:cy_dff
	PORT MAP(d=>\FracN:adder1_7\,
		clk=>Net_7639,
		q=>\FracN:acc1_7\);
\FracN:acc1_6\:cy_dff
	PORT MAP(d=>\FracN:adder1_6\,
		clk=>Net_7639,
		q=>\FracN:acc1_6\);
\FracN:acc1_5\:cy_dff
	PORT MAP(d=>\FracN:adder1_5\,
		clk=>Net_7639,
		q=>\FracN:acc1_5\);
\FracN:acc1_4\:cy_dff
	PORT MAP(d=>\FracN:adder1_4\,
		clk=>Net_7639,
		q=>\FracN:acc1_4\);
\FracN:acc1_3\:cy_dff
	PORT MAP(d=>\FracN:adder1_3\,
		clk=>Net_7639,
		q=>\FracN:acc1_3\);
\FracN:acc1_2\:cy_dff
	PORT MAP(d=>\FracN:adder1_2\,
		clk=>Net_7639,
		q=>\FracN:acc1_2\);
\FracN:acc1_1\:cy_dff
	PORT MAP(d=>\FracN:adder1_1\,
		clk=>Net_7639,
		q=>\FracN:acc1_1\);
\FracN:acc1_0\:cy_dff
	PORT MAP(d=>\FracN:adder1_0\,
		clk=>Net_7639,
		q=>\FracN:acc1_0\);
\FracN:acc2_13\:cy_dff
	PORT MAP(d=>\FracN:adder2_13\,
		clk=>Net_7639,
		q=>\FracN:acc2_13\);
\FracN:acc2_12\:cy_dff
	PORT MAP(d=>\FracN:adder2_12\,
		clk=>Net_7639,
		q=>\FracN:acc2_12\);
\FracN:acc2_11\:cy_dff
	PORT MAP(d=>\FracN:adder2_11\,
		clk=>Net_7639,
		q=>\FracN:acc2_11\);
\FracN:acc2_10\:cy_dff
	PORT MAP(d=>\FracN:adder2_10\,
		clk=>Net_7639,
		q=>\FracN:acc2_10\);
\FracN:acc2_9\:cy_dff
	PORT MAP(d=>\FracN:adder2_9\,
		clk=>Net_7639,
		q=>\FracN:acc2_9\);
\FracN:acc2_8\:cy_dff
	PORT MAP(d=>\FracN:adder2_8\,
		clk=>Net_7639,
		q=>\FracN:acc2_8\);
\FracN:acc2_7\:cy_dff
	PORT MAP(d=>\FracN:adder2_7\,
		clk=>Net_7639,
		q=>\FracN:acc2_7\);
\FracN:acc2_6\:cy_dff
	PORT MAP(d=>\FracN:adder2_6\,
		clk=>Net_7639,
		q=>\FracN:acc2_6\);
\FracN:acc2_5\:cy_dff
	PORT MAP(d=>\FracN:adder2_5\,
		clk=>Net_7639,
		q=>\FracN:acc2_5\);
\FracN:acc2_4\:cy_dff
	PORT MAP(d=>\FracN:adder2_4\,
		clk=>Net_7639,
		q=>\FracN:acc2_4\);
\FracN:acc2_3\:cy_dff
	PORT MAP(d=>\FracN:adder2_3\,
		clk=>Net_7639,
		q=>\FracN:acc2_3\);
\FracN:acc2_2\:cy_dff
	PORT MAP(d=>\FracN:adder2_2\,
		clk=>Net_7639,
		q=>\FracN:acc2_2\);
\FracN:acc2_1\:cy_dff
	PORT MAP(d=>\FracN:adder2_1\,
		clk=>Net_7639,
		q=>\FracN:acc2_1\);
\FracN:acc2_0\:cy_dff
	PORT MAP(d=>\FracN:adder2_0\,
		clk=>Net_7639,
		q=>\FracN:acc2_0\);
\FracN:minus1\:cy_dff
	PORT MAP(d=>\FracN:adder2_14\,
		clk=>Net_7639,
		q=>\FracN:minus1\);
\Debouncer_2:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_8984,
		clk=>\Debouncer_2:op_clk\,
		q=>Key_wire_1);
\Debouncer_2:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Key_wire_1,
		clk=>\Debouncer_2:op_clk\,
		q=>\Debouncer_2:DEBOUNCER[0]:d_sync_1\);
Net_8998:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_8998);
Net_8996:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_8996);
Net_8997:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_2:op_clk\,
		q=>Net_8997);
\SyncSOF:frame_pos_hi_7\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_7\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_7\);
\SyncSOF:frame_pos_hi_6\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_6\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_6\);
\SyncSOF:frame_pos_hi_5\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_5\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_5\);
\SyncSOF:frame_pos_hi_4\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_4\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_4\);
\SyncSOF:frame_pos_hi_3\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_3\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_3\);
\SyncSOF:frame_pos_hi_2\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_2\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_2\);
\SyncSOF:frame_pos_hi_1\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_1\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_1\);
\SyncSOF:frame_pos_hi_0\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_hi_0\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_hi_0\);
\SyncSOF:frame_pos_lo_6\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_lo_6\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_lo_6\);
\SyncSOF:frame_pos_lo_5\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_lo_5\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_lo_5\);
\SyncSOF:frame_pos_lo_4\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_lo_4\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_lo_4\);
\SyncSOF:frame_pos_lo_3\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_lo_3\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_lo_3\);
\SyncSOF:frame_pos_lo_2\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_lo_2\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_lo_2\);
\SyncSOF:frame_pos_lo_1\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_lo_1\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_lo_1\);
\SyncSOF:frame_pos_lo_0\:cy_dff
	PORT MAP(d=>\SyncSOF:frame_pos_lo_0\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_lo_0\);
\SyncSOF:frame_pos_ready\:cy_dff
	PORT MAP(d=>\SyncSOF:MODULE_7:g1:a0:xneq\,
		clk=>Net_8975,
		q=>\SyncSOF:frame_pos_ready\);
\SyncSOF:buffer_1\:cy_dsrff
	PORT MAP(d=>\SyncSOF:buffer_1\\D\,
		s=>zero,
		r=>Net_7872,
		clk=>Net_7567,
		q=>\SyncSOF:buffer_1\);
\SyncSOF:buffer_0\:cy_dsrff
	PORT MAP(d=>\SyncSOF:buffer_0\\D\,
		s=>Net_7872,
		r=>zero,
		clk=>Net_7567,
		q=>\SyncSOF:buffer_0\);
\SyncSOF:sof_sync\:cy_dff
	PORT MAP(d=>\SyncSOF:sof_sync\\D\,
		clk=>Net_7567,
		q=>\SyncSOF:sof_sync\);
\SyncSOF:sof_prev\:cy_dff
	PORT MAP(d=>\SyncSOF:sof_prev\\D\,
		clk=>Net_8975,
		q=>\SyncSOF:sof_prev\);
cy_tff_1:cy_dff
	PORT MAP(d=>cy_tff_1D,
		clk=>Net_8748,
		q=>cy_tff_1);
\Iambic_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Iambic_Counter:CounterUDB:prevCapture\);
\Iambic_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Iambic_Counter:CounterUDB:reload\,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Iambic_Counter:CounterUDB:overflow_reg_i\);
\Iambic_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Iambic_Counter:CounterUDB:underflow_reg_i\);
\Iambic_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Iambic_Counter:CounterUDB:reload\,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Iambic_Counter:CounterUDB:tc_reg_i\);
\Iambic_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Iambic_Counter:CounterUDB:cmp_out_i\,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Iambic_Counter:CounterUDB:prevCompare\);
\Iambic_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Iambic_Counter:CounterUDB:cmp_out_i\,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Iambic_Counter:CounterUDB:cmp_out_reg_i\);
\Iambic_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_206,
		clk=>\Iambic_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Iambic_Counter:CounterUDB:count_stored_i\);
cy_tff_2:cy_dff
	PORT MAP(d=>cy_tff_2D,
		clk=>Net_8919,
		q=>Net_217);

END R_T_L;
