#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definitions for driver RFDC */
#define XPAR_XRFDC_NUM_INSTANCES 1

/* Definitions for peripheral USP_RF_DATA_CONVERTER_0 */
#define XPAR_USP_RF_DATA_CONVERTER_0_DEVICE_ID 0
#define XPAR_USP_RF_DATA_CONVERTER_0_BASEADDR 0xA0800000
#define XPAR_USP_RF_DATA_CONVERTER_0_HIGHADDR 0xA083FFFF
#define XPAR_USP_RF_DATA_CONVERTER_0_HIGH_SPEED_ADC 1
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_MASTER 228
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_MASTER 228
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_SOURCE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_SOURCE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_IP_TYPE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_SAMPLING_RATE 6.4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_REFCLK_FREQ 6400.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE00 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE01 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE02 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE03 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH00 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE00 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH01 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE01 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH02 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE02 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH03 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE03 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_SAMPLING_RATE 6.4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_REFCLK_FREQ 6400.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE10 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE11 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE12 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE13 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH10 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE10 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH11 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE11 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH12 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE12 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH13 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE13 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_SAMPLING_RATE 6.4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_REFCLK_FREQ 6400.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_SLICES 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE20 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE21 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE22 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE23 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH20 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE20 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH21 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE21 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH22 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE22 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH23 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE23 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_SAMPLING_RATE 6.4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_REFCLK_FREQ 6400.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_SLICES 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE30 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE31 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE32 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE33 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH30 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE30 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH31 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE31 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH32 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE32 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH33 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE33 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_PLL_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_SAMPLING_RATE 2.048
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_REFCLK_FREQ 409.600
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FABRIC_FREQ 256.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FBDIV 30
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_OUTDIV 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FS_MAX 4.096
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE00_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE00 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE01_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE01 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE02_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE02 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE03_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE03 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH00 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE00 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH01 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE01 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH02 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE02 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH03 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE03 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_PLL_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_SAMPLING_RATE 2.048
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_REFCLK_FREQ 409.600
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FABRIC_FREQ 256.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FBDIV 30
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_OUTDIV 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FS_MAX 4.096
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE10_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE10 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE11_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE11 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE12_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE12 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE13_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE13 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH10 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE10 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH11 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE11 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH12 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE12 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH13 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE13 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_PLL_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_SAMPLING_RATE 2.048
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_REFCLK_FREQ 409.600
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FABRIC_FREQ 256.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FBDIV 30
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_OUTDIV 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FS_MAX 4.096
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE20_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE20 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE21_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE21 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE22_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE22 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE23_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE23 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH20 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE20 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH21 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE21 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH22 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE22 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH23 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE23 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_PLL_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_SAMPLING_RATE 2.048
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_REFCLK_FREQ 409.600
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FABRIC_FREQ 256.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FBDIV 30
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_OUTDIV 6
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FS_MAX 4.096
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_SLICES 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE30_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE30 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE31_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE31 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE32_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE32 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE33_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE33 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH30 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE30 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH31 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE31 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH32 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE32 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH33 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE33 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE33 0


/******************************************************************/

/* Canonical definitions for peripheral USP_RF_DATA_CONVERTER_0 */
#define XPAR_XRFDC_0_DEVICE_ID XPAR_USP_RF_DATA_CONVERTER_0_DEVICE_ID
#define XPAR_XRFDC_0_BASEADDR 0xA0800000
#define XPAR_XRFDC_0_HIGHADDR 0xA083FFFF
#define XPAR_XRFDC_0_High_Speed_ADC 1
#define XPAR_XRFDC_0_Sysref_Master 228
#define XPAR_XRFDC_0_Sysref_Master 228
#define XPAR_XRFDC_0_Sysref_Source 1
#define XPAR_XRFDC_0_Sysref_Source 1
#define XPAR_XRFDC_0_IP_Type 0
#define XPAR_XRFDC_0_DAC0_Enable 0
#define XPAR_XRFDC_0_DAC0_PLL_Enable 0
#define XPAR_XRFDC_0_DAC0_Sampling_Rate 6.4
#define XPAR_XRFDC_0_DAC0_Refclk_Freq 6400.000
#define XPAR_XRFDC_0_DAC0_Fabric_Freq 0.0
#define XPAR_XRFDC_0_DAC0_FBDIV 10
#define XPAR_XRFDC_0_DAC0_OutDiv 2
#define XPAR_XRFDC_0_DAC0_Refclk_Div 1
#define XPAR_XRFDC_0_DAC0_Band 0
#define XPAR_XRFDC_0_DAC0_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC0_Slices 4
#define XPAR_XRFDC_0_DAC_Slice00_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl00 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode00 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode00 0
#define XPAR_XRFDC_0_DAC_Slice01_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl01 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode01 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode01 0
#define XPAR_XRFDC_0_DAC_Slice02_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl02 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode02 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode02 0
#define XPAR_XRFDC_0_DAC_Slice03_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl03 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode03 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode03 0
#define XPAR_XRFDC_0_DAC_Data_Type00 0
#define XPAR_XRFDC_0_DAC_Data_Width00 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode00 0
#define XPAR_XRFDC_0_DAC_Fifo00_Enable 0
#define XPAR_XRFDC_0_DAC_Adder00_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type00 3
#define XPAR_XRFDC_0_DAC_Data_Type01 0
#define XPAR_XRFDC_0_DAC_Data_Width01 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode01 0
#define XPAR_XRFDC_0_DAC_Fifo01_Enable 0
#define XPAR_XRFDC_0_DAC_Adder01_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type01 3
#define XPAR_XRFDC_0_DAC_Data_Type02 0
#define XPAR_XRFDC_0_DAC_Data_Width02 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode02 0
#define XPAR_XRFDC_0_DAC_Fifo02_Enable 0
#define XPAR_XRFDC_0_DAC_Adder02_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type02 3
#define XPAR_XRFDC_0_DAC_Data_Type03 0
#define XPAR_XRFDC_0_DAC_Data_Width03 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode03 0
#define XPAR_XRFDC_0_DAC_Fifo03_Enable 0
#define XPAR_XRFDC_0_DAC_Adder03_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type03 3
#define XPAR_XRFDC_0_DAC1_Enable 0
#define XPAR_XRFDC_0_DAC1_PLL_Enable 0
#define XPAR_XRFDC_0_DAC1_Sampling_Rate 6.4
#define XPAR_XRFDC_0_DAC1_Refclk_Freq 6400.000
#define XPAR_XRFDC_0_DAC1_Fabric_Freq 0.0
#define XPAR_XRFDC_0_DAC1_FBDIV 10
#define XPAR_XRFDC_0_DAC1_OutDiv 2
#define XPAR_XRFDC_0_DAC1_Refclk_Div 1
#define XPAR_XRFDC_0_DAC1_Band 0
#define XPAR_XRFDC_0_DAC1_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC1_Slices 4
#define XPAR_XRFDC_0_DAC_Slice10_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl10 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode10 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode10 0
#define XPAR_XRFDC_0_DAC_Slice11_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl11 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode11 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode11 0
#define XPAR_XRFDC_0_DAC_Slice12_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl12 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode12 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode12 0
#define XPAR_XRFDC_0_DAC_Slice13_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl13 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode13 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode13 0
#define XPAR_XRFDC_0_DAC_Data_Type10 0
#define XPAR_XRFDC_0_DAC_Data_Width10 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode10 0
#define XPAR_XRFDC_0_DAC_Fifo10_Enable 0
#define XPAR_XRFDC_0_DAC_Adder10_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type10 3
#define XPAR_XRFDC_0_DAC_Data_Type11 0
#define XPAR_XRFDC_0_DAC_Data_Width11 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode11 0
#define XPAR_XRFDC_0_DAC_Fifo11_Enable 0
#define XPAR_XRFDC_0_DAC_Adder11_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type11 3
#define XPAR_XRFDC_0_DAC_Data_Type12 0
#define XPAR_XRFDC_0_DAC_Data_Width12 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode12 0
#define XPAR_XRFDC_0_DAC_Fifo12_Enable 0
#define XPAR_XRFDC_0_DAC_Adder12_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type12 3
#define XPAR_XRFDC_0_DAC_Data_Type13 0
#define XPAR_XRFDC_0_DAC_Data_Width13 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode13 0
#define XPAR_XRFDC_0_DAC_Fifo13_Enable 0
#define XPAR_XRFDC_0_DAC_Adder13_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type13 3
#define XPAR_XRFDC_0_DAC2_Enable 0
#define XPAR_XRFDC_0_DAC2_PLL_Enable 0
#define XPAR_XRFDC_0_DAC2_Sampling_Rate 6.4
#define XPAR_XRFDC_0_DAC2_Refclk_Freq 6400.000
#define XPAR_XRFDC_0_DAC2_Fabric_Freq 0.0
#define XPAR_XRFDC_0_DAC2_FBDIV 10
#define XPAR_XRFDC_0_DAC2_OutDiv 2
#define XPAR_XRFDC_0_DAC2_Refclk_Div 1
#define XPAR_XRFDC_0_DAC2_Band 0
#define XPAR_XRFDC_0_DAC2_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC2_Slices 0
#define XPAR_XRFDC_0_DAC_Slice20_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl20 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode20 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode20 0
#define XPAR_XRFDC_0_DAC_Slice21_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl21 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode21 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode21 0
#define XPAR_XRFDC_0_DAC_Slice22_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl22 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode22 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode22 0
#define XPAR_XRFDC_0_DAC_Slice23_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl23 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode23 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode23 0
#define XPAR_XRFDC_0_DAC_Data_Type20 0
#define XPAR_XRFDC_0_DAC_Data_Width20 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode20 0
#define XPAR_XRFDC_0_DAC_Fifo20_Enable 0
#define XPAR_XRFDC_0_DAC_Adder20_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type20 3
#define XPAR_XRFDC_0_DAC_Data_Type21 0
#define XPAR_XRFDC_0_DAC_Data_Width21 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode21 0
#define XPAR_XRFDC_0_DAC_Fifo21_Enable 0
#define XPAR_XRFDC_0_DAC_Adder21_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type21 3
#define XPAR_XRFDC_0_DAC_Data_Type22 0
#define XPAR_XRFDC_0_DAC_Data_Width22 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode22 0
#define XPAR_XRFDC_0_DAC_Fifo22_Enable 0
#define XPAR_XRFDC_0_DAC_Adder22_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type22 3
#define XPAR_XRFDC_0_DAC_Data_Type23 0
#define XPAR_XRFDC_0_DAC_Data_Width23 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode23 0
#define XPAR_XRFDC_0_DAC_Fifo23_Enable 0
#define XPAR_XRFDC_0_DAC_Adder23_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type23 3
#define XPAR_XRFDC_0_DAC3_Enable 0
#define XPAR_XRFDC_0_DAC3_PLL_Enable 0
#define XPAR_XRFDC_0_DAC3_Sampling_Rate 6.4
#define XPAR_XRFDC_0_DAC3_Refclk_Freq 6400.000
#define XPAR_XRFDC_0_DAC3_Fabric_Freq 0.0
#define XPAR_XRFDC_0_DAC3_FBDIV 10
#define XPAR_XRFDC_0_DAC3_OutDiv 2
#define XPAR_XRFDC_0_DAC3_Refclk_Div 1
#define XPAR_XRFDC_0_DAC3_Band 0
#define XPAR_XRFDC_0_DAC3_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC3_Slices 0
#define XPAR_XRFDC_0_DAC_Slice30_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl30 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode30 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode30 0
#define XPAR_XRFDC_0_DAC_Slice31_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl31 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode31 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode31 0
#define XPAR_XRFDC_0_DAC_Slice32_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl32 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode32 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode32 0
#define XPAR_XRFDC_0_DAC_Slice33_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl33 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode33 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode33 0
#define XPAR_XRFDC_0_DAC_Data_Type30 0
#define XPAR_XRFDC_0_DAC_Data_Width30 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode30 0
#define XPAR_XRFDC_0_DAC_Fifo30_Enable 0
#define XPAR_XRFDC_0_DAC_Adder30_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type30 3
#define XPAR_XRFDC_0_DAC_Data_Type31 0
#define XPAR_XRFDC_0_DAC_Data_Width31 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode31 0
#define XPAR_XRFDC_0_DAC_Fifo31_Enable 0
#define XPAR_XRFDC_0_DAC_Adder31_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type31 3
#define XPAR_XRFDC_0_DAC_Data_Type32 0
#define XPAR_XRFDC_0_DAC_Data_Width32 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode32 0
#define XPAR_XRFDC_0_DAC_Fifo32_Enable 0
#define XPAR_XRFDC_0_DAC_Adder32_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type32 3
#define XPAR_XRFDC_0_DAC_Data_Type33 0
#define XPAR_XRFDC_0_DAC_Data_Width33 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode33 0
#define XPAR_XRFDC_0_DAC_Fifo33_Enable 0
#define XPAR_XRFDC_0_DAC_Adder33_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type33 3
#define XPAR_XRFDC_0_ADC0_Enable 1
#define XPAR_XRFDC_0_ADC0_PLL_Enable 1
#define XPAR_XRFDC_0_ADC0_Sampling_Rate 2.048
#define XPAR_XRFDC_0_ADC0_Refclk_Freq 409.600
#define XPAR_XRFDC_0_ADC0_Fabric_Freq 256.000
#define XPAR_XRFDC_0_ADC0_FBDIV 30
#define XPAR_XRFDC_0_ADC0_OutDiv 6
#define XPAR_XRFDC_0_ADC0_Refclk_Div 1
#define XPAR_XRFDC_0_ADC0_Band 0
#define XPAR_XRFDC_0_ADC0_Fs_Max 4.096
#define XPAR_XRFDC_0_ADC0_Slices 2
#define XPAR_XRFDC_0_ADC_Slice00_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode00 2
#define XPAR_XRFDC_0_ADC_Slice01_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode01 2
#define XPAR_XRFDC_0_ADC_Slice02_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode02 2
#define XPAR_XRFDC_0_ADC_Slice03_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode03 2
#define XPAR_XRFDC_0_ADC_Data_Type00 0
#define XPAR_XRFDC_0_ADC_Data_Width00 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode00 1
#define XPAR_XRFDC_0_ADC_Fifo00_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type00 0
#define XPAR_XRFDC_0_ADC_Data_Type01 0
#define XPAR_XRFDC_0_ADC_Data_Width01 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode01 1
#define XPAR_XRFDC_0_ADC_Fifo01_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type01 0
#define XPAR_XRFDC_0_ADC_Data_Type02 0
#define XPAR_XRFDC_0_ADC_Data_Width02 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode02 1
#define XPAR_XRFDC_0_ADC_Fifo02_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type02 0
#define XPAR_XRFDC_0_ADC_Data_Type03 0
#define XPAR_XRFDC_0_ADC_Data_Width03 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode03 1
#define XPAR_XRFDC_0_ADC_Fifo03_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type03 0
#define XPAR_XRFDC_0_ADC1_Enable 1
#define XPAR_XRFDC_0_ADC1_PLL_Enable 1
#define XPAR_XRFDC_0_ADC1_Sampling_Rate 2.048
#define XPAR_XRFDC_0_ADC1_Refclk_Freq 409.600
#define XPAR_XRFDC_0_ADC1_Fabric_Freq 256.000
#define XPAR_XRFDC_0_ADC1_FBDIV 30
#define XPAR_XRFDC_0_ADC1_OutDiv 6
#define XPAR_XRFDC_0_ADC1_Refclk_Div 1
#define XPAR_XRFDC_0_ADC1_Band 0
#define XPAR_XRFDC_0_ADC1_Fs_Max 4.096
#define XPAR_XRFDC_0_ADC1_Slices 2
#define XPAR_XRFDC_0_ADC_Slice10_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode10 2
#define XPAR_XRFDC_0_ADC_Slice11_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode11 2
#define XPAR_XRFDC_0_ADC_Slice12_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode12 2
#define XPAR_XRFDC_0_ADC_Slice13_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode13 2
#define XPAR_XRFDC_0_ADC_Data_Type10 0
#define XPAR_XRFDC_0_ADC_Data_Width10 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode10 1
#define XPAR_XRFDC_0_ADC_Fifo10_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type10 0
#define XPAR_XRFDC_0_ADC_Data_Type11 0
#define XPAR_XRFDC_0_ADC_Data_Width11 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode11 1
#define XPAR_XRFDC_0_ADC_Fifo11_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type11 0
#define XPAR_XRFDC_0_ADC_Data_Type12 0
#define XPAR_XRFDC_0_ADC_Data_Width12 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode12 1
#define XPAR_XRFDC_0_ADC_Fifo12_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type12 0
#define XPAR_XRFDC_0_ADC_Data_Type13 0
#define XPAR_XRFDC_0_ADC_Data_Width13 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode13 1
#define XPAR_XRFDC_0_ADC_Fifo13_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type13 0
#define XPAR_XRFDC_0_ADC2_Enable 1
#define XPAR_XRFDC_0_ADC2_PLL_Enable 1
#define XPAR_XRFDC_0_ADC2_Sampling_Rate 2.048
#define XPAR_XRFDC_0_ADC2_Refclk_Freq 409.600
#define XPAR_XRFDC_0_ADC2_Fabric_Freq 256.000
#define XPAR_XRFDC_0_ADC2_FBDIV 30
#define XPAR_XRFDC_0_ADC2_OutDiv 6
#define XPAR_XRFDC_0_ADC2_Refclk_Div 1
#define XPAR_XRFDC_0_ADC2_Band 0
#define XPAR_XRFDC_0_ADC2_Fs_Max 4.096
#define XPAR_XRFDC_0_ADC2_Slices 2
#define XPAR_XRFDC_0_ADC_Slice20_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode20 2
#define XPAR_XRFDC_0_ADC_Slice21_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode21 2
#define XPAR_XRFDC_0_ADC_Slice22_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode22 2
#define XPAR_XRFDC_0_ADC_Slice23_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode23 2
#define XPAR_XRFDC_0_ADC_Data_Type20 0
#define XPAR_XRFDC_0_ADC_Data_Width20 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode20 1
#define XPAR_XRFDC_0_ADC_Fifo20_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type20 0
#define XPAR_XRFDC_0_ADC_Data_Type21 0
#define XPAR_XRFDC_0_ADC_Data_Width21 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode21 1
#define XPAR_XRFDC_0_ADC_Fifo21_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type21 0
#define XPAR_XRFDC_0_ADC_Data_Type22 0
#define XPAR_XRFDC_0_ADC_Data_Width22 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode22 1
#define XPAR_XRFDC_0_ADC_Fifo22_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type22 0
#define XPAR_XRFDC_0_ADC_Data_Type23 0
#define XPAR_XRFDC_0_ADC_Data_Width23 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode23 1
#define XPAR_XRFDC_0_ADC_Fifo23_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type23 0
#define XPAR_XRFDC_0_ADC3_Enable 1
#define XPAR_XRFDC_0_ADC3_PLL_Enable 1
#define XPAR_XRFDC_0_ADC3_Sampling_Rate 2.048
#define XPAR_XRFDC_0_ADC3_Refclk_Freq 409.600
#define XPAR_XRFDC_0_ADC3_Fabric_Freq 256.000
#define XPAR_XRFDC_0_ADC3_FBDIV 30
#define XPAR_XRFDC_0_ADC3_OutDiv 6
#define XPAR_XRFDC_0_ADC3_Refclk_Div 1
#define XPAR_XRFDC_0_ADC3_Band 0
#define XPAR_XRFDC_0_ADC3_Fs_Max 4.096
#define XPAR_XRFDC_0_ADC3_Slices 2
#define XPAR_XRFDC_0_ADC_Slice30_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode30 2
#define XPAR_XRFDC_0_ADC_Slice31_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode31 2
#define XPAR_XRFDC_0_ADC_Slice32_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode32 2
#define XPAR_XRFDC_0_ADC_Slice33_Enable 1
#define XPAR_XRFDC_0_ADC_Mixer_Mode33 2
#define XPAR_XRFDC_0_ADC_Data_Type30 0
#define XPAR_XRFDC_0_ADC_Data_Width30 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode30 1
#define XPAR_XRFDC_0_ADC_Fifo30_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type30 0
#define XPAR_XRFDC_0_ADC_Data_Type31 0
#define XPAR_XRFDC_0_ADC_Data_Width31 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode31 1
#define XPAR_XRFDC_0_ADC_Fifo31_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type31 0
#define XPAR_XRFDC_0_ADC_Data_Type32 0
#define XPAR_XRFDC_0_ADC_Data_Width32 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode32 1
#define XPAR_XRFDC_0_ADC_Fifo32_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type32 0
#define XPAR_XRFDC_0_ADC_Data_Type33 0
#define XPAR_XRFDC_0_ADC_Data_Width33 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode33 1
#define XPAR_XRFDC_0_ADC_Fifo33_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type33 0


/******************************************************************/

/* Xilinx RFdc Device Name */
#define XPAR_XRFDC_0_DEV_NAME "a0800000.usp_rf_data_converter"

/******************************************************************/


#endif  /* end of protection macro */
