Analysis & Synthesis report for part6
Wed Apr 01 18:13:51 2015
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |part6
 13. Parameter Settings for User Entity Instance: pll_module:U1|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: start_state:st
 15. Parameter Settings for User Entity Instance: bars:b|goose:g
 16. Parameter Settings for User Entity Instance: bars:b|collision_detect:c1
 17. Parameter Settings for User Entity Instance: bars:b|collision_detect:c2
 18. Parameter Settings for User Entity Instance: bars:b|collision_detect:c3
 19. Parameter Settings for User Entity Instance: bars:b|collision_detect:c4
 20. Parameter Settings for User Entity Instance: bars:b|collision_detect:c5
 21. Parameter Settings for User Entity Instance: bars:b|collision_detect:c6
 22. Parameter Settings for User Entity Instance: bars:b|collision_detect:c7
 23. Parameter Settings for User Entity Instance: bars:b|collision_detect:c8
 24. Parameter Settings for User Entity Instance: bars:b|collision_detect:c9
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "bars:b|collision_detect:c9"
 27. Port Connectivity Checks: "bars:b|collision_detect:c8"
 28. Port Connectivity Checks: "bars:b|collision_detect:c7"
 29. Port Connectivity Checks: "bars:b|collision_detect:c6"
 30. Port Connectivity Checks: "bars:b|collision_detect:c5"
 31. Port Connectivity Checks: "bars:b|collision_detect:c4"
 32. Port Connectivity Checks: "bars:b|collision_detect:c3"
 33. Port Connectivity Checks: "bars:b|collision_detect:c2"
 34. Port Connectivity Checks: "bars:b|collision_detect:c1"
 35. Port Connectivity Checks: "bars:b|goose:g"
 36. Port Connectivity Checks: "bars:b|square:s9"
 37. Port Connectivity Checks: "bars:b|square:s8"
 38. Port Connectivity Checks: "bars:b|square:s7"
 39. Port Connectivity Checks: "bars:b|square:s6"
 40. Port Connectivity Checks: "bars:b|square:s5"
 41. Port Connectivity Checks: "bars:b|square:s4"
 42. Port Connectivity Checks: "bars:b|square:s3"
 43. Port Connectivity Checks: "bars:b|square:s2"
 44. Port Connectivity Checks: "bars:b|square:s1"
 45. Port Connectivity Checks: "bars:b"
 46. Port Connectivity Checks: "sync_module:U2"
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 01 18:13:51 2015          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; part6                                          ;
; Top-level Entity Name              ; part6                                          ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 2,145                                          ;
;     Total combinational functions  ; 2,120                                          ;
;     Dedicated logic registers      ; 620                                            ;
; Total registers                    ; 620                                            ;
; Total pins                         ; 137                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; part6              ; part6              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------+
; part6.v                          ; yes             ; User Verilog HDL File  ; W:/lab6/part6/part6.v                                            ;
; keyboard.v                       ; yes             ; User Verilog HDL File  ; W:/lab6/part6/keyboard.v                                         ;
; goose.v                          ; yes             ; User Verilog HDL File  ; W:/lab6/part6/goose.v                                            ;
; collision_detect.v               ; yes             ; User Verilog HDL File  ; W:/lab6/part6/collision_detect.v                                 ;
; bars.v                           ; yes             ; User Verilog HDL File  ; W:/lab6/part6/bars.v                                             ;
; start_state.v                    ; yes             ; User Verilog HDL File  ; W:/lab6/part6/start_state.v                                      ;
; altpll.tdf                       ; yes             ; Megafunction           ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf        ;
; aglobal111.inc                   ; yes             ; Megafunction           ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc    ;
; stratix_pll.inc                  ; yes             ; Megafunction           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc   ;
; stratixii_pll.inc                ; yes             ; Megafunction           ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc ;
; cycloneii_pll.inc                ; yes             ; Megafunction           ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 2,145                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 2120                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 540                                         ;
;     -- 3 input functions                    ; 476                                         ;
;     -- <=2 input functions                  ; 1104                                        ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 958                                         ;
;     -- arithmetic mode                      ; 1162                                        ;
;                                             ;                                             ;
; Total registers                             ; 620                                         ;
;     -- Dedicated logic registers            ; 620                                         ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 137                                         ;
; Total PLLs                                  ; 1                                           ;
;     -- PLLs                                 ; 1                                           ;
;                                             ;                                             ;
; Maximum fan-out node                        ; pll_module:U1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 553                                         ;
; Total fan-out                               ; 7579                                        ;
; Average fan-out                             ; 2.63                                        ;
+---------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                       ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                          ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
; |part6                          ; 2120 (51)         ; 620 (35)     ; 0           ; 0            ; 0       ; 0         ; 137  ; 0            ; |part6                                       ;              ;
;    |bars:b|                     ; 1956 (910)        ; 529 (3)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b                                ;              ;
;       |collision_detect:c1|     ; 20 (20)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c1            ;              ;
;       |collision_detect:c2|     ; 17 (17)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c2            ;              ;
;       |collision_detect:c3|     ; 21 (21)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c3            ;              ;
;       |collision_detect:c4|     ; 17 (17)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c4            ;              ;
;       |collision_detect:c5|     ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c5            ;              ;
;       |collision_detect:c6|     ; 20 (20)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c6            ;              ;
;       |collision_detect:c7|     ; 17 (17)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c7            ;              ;
;       |collision_detect:c8|     ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c8            ;              ;
;       |collision_detect:c9|     ; 16 (16)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|collision_detect:c9            ;              ;
;       |goose:g|                 ; 118 (118)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|goose:g                        ;              ;
;       |square:s1|               ; 86 (86)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s1                      ;              ;
;       |square:s2|               ; 85 (85)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s2                      ;              ;
;       |square:s3|               ; 86 (86)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s3                      ;              ;
;       |square:s4|               ; 89 (89)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s4                      ;              ;
;       |square:s5|               ; 85 (85)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s5                      ;              ;
;       |square:s6|               ; 90 (90)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s6                      ;              ;
;       |square:s7|               ; 86 (86)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s7                      ;              ;
;       |square:s8|               ; 84 (84)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s8                      ;              ;
;       |square:s9|               ; 87 (87)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|bars:b|square:s9                      ;              ;
;    |char_7seg:d1|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|char_7seg:d1                          ;              ;
;    |char_7seg:d2|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|char_7seg:d2                          ;              ;
;    |keyboard:kbd|               ; 13 (13)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|keyboard:kbd                          ;              ;
;    |pll_module:U1|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|pll_module:U1                         ;              ;
;       |altpll:altpll_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|pll_module:U1|altpll:altpll_component ;              ;
;    |start_state:st|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|start_state:st                        ;              ;
;    |sync_module:U2|             ; 85 (85)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part6|sync_module:U2                        ;              ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; bars:b|goose:g|begin_column[0]         ; Merged with bars:b|goose:g|end_column[0]   ;
; bars:b|square:s9|begin_row[0]          ; Merged with bars:b|square:s9|end_row[0]    ;
; bars:b|square:s8|begin_row[0]          ; Merged with bars:b|square:s8|end_row[0]    ;
; bars:b|square:s7|begin_row[0]          ; Merged with bars:b|square:s7|end_row[0]    ;
; bars:b|square:s6|begin_row[0]          ; Merged with bars:b|square:s6|end_row[0]    ;
; bars:b|square:s5|begin_row[0]          ; Merged with bars:b|square:s5|end_row[0]    ;
; bars:b|square:s4|begin_row[0]          ; Merged with bars:b|square:s4|end_row[0]    ;
; bars:b|square:s3|begin_row[0]          ; Merged with bars:b|square:s3|end_row[0]    ;
; bars:b|square:s2|begin_row[0]          ; Merged with bars:b|square:s2|end_row[0]    ;
; bars:b|square:s1|begin_row[0]          ; Merged with bars:b|square:s1|end_row[0]    ;
; bars:b|goose:g|end_column[1]           ; Merged with bars:b|goose:g|begin_column[1] ;
; bars:b|goose:g|end_column[2]           ; Merged with bars:b|goose:g|begin_column[2] ;
; bars:b|goose:g|end_column[3]           ; Merged with bars:b|goose:g|begin_column[3] ;
; Total Number of Removed Registers = 13 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 620   ;
; Number of registers using Synchronous Clear  ; 135   ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 236   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; bars:b|square:s7|end_row[5]             ; 4       ;
; bars:b|square:s7|end_row[4]             ; 3       ;
; bars:b|square:s7|end_row[3]             ; 3       ;
; bars:b|square:s7|end_row[2]             ; 3       ;
; bars:b|square:s3|end_row[5]             ; 4       ;
; bars:b|square:s3|end_row[4]             ; 3       ;
; bars:b|square:s3|end_row[3]             ; 3       ;
; bars:b|square:s3|end_row[2]             ; 3       ;
; bars:b|square:s4|end_row[5]             ; 4       ;
; bars:b|square:s4|end_row[4]             ; 3       ;
; bars:b|square:s4|end_row[3]             ; 3       ;
; bars:b|square:s4|end_row[2]             ; 3       ;
; bars:b|square:s5|end_row[5]             ; 4       ;
; bars:b|square:s5|end_row[4]             ; 3       ;
; bars:b|square:s5|end_row[3]             ; 3       ;
; bars:b|square:s5|end_row[2]             ; 3       ;
; bars:b|square:s6|end_row[5]             ; 4       ;
; bars:b|square:s6|end_row[4]             ; 3       ;
; bars:b|square:s6|end_row[3]             ; 3       ;
; bars:b|square:s6|end_row[2]             ; 3       ;
; bars:b|square:s8|end_row[5]             ; 4       ;
; bars:b|square:s8|end_row[4]             ; 3       ;
; bars:b|square:s8|end_row[3]             ; 3       ;
; bars:b|square:s8|end_row[2]             ; 3       ;
; bars:b|square:s1|end_row[5]             ; 4       ;
; bars:b|square:s1|end_row[4]             ; 3       ;
; bars:b|square:s1|end_row[3]             ; 3       ;
; bars:b|square:s1|end_row[2]             ; 3       ;
; bars:b|square:s2|end_row[5]             ; 4       ;
; bars:b|square:s2|end_row[4]             ; 3       ;
; bars:b|square:s2|end_row[3]             ; 3       ;
; bars:b|square:s2|end_row[2]             ; 3       ;
; bars:b|square:s9|end_row[5]             ; 4       ;
; bars:b|square:s9|end_row[4]             ; 3       ;
; bars:b|square:s9|end_row[3]             ; 3       ;
; bars:b|square:s9|end_row[2]             ; 3       ;
; bars:b|goose:g|begin_column[8]          ; 21      ;
; bars:b|goose:g|end_column[8]            ; 16      ;
; bars:b|goose:g|end_column[7]            ; 19      ;
; bars:b|goose:g|begin_column[6]          ; 27      ;
; bars:b|goose:g|end_column[5]            ; 19      ;
; bars:b|goose:g|begin_column[4]          ; 25      ;
; bars:b|goose:g|begin_column[2]          ; 28      ;
; Total number of inverted registers = 43 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered          ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |part6|timecount[3] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------+----------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |part6 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                           ;
; SPACE          ; 00101001 ; Unsigned Binary                           ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_module:U1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------+
; Parameter Name                ; Value             ; Type                           ;
+-------------------------------+-------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                        ;
; LOCK_LOW                      ; 1                 ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                        ;
; SKIP_VCO                      ; OFF               ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                        ;
; BANDWIDTH                     ; 0                 ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; VCO_MIN                       ; 0                 ; Untyped                        ;
; VCO_MAX                       ; 0                 ; Untyped                        ;
; VCO_CENTER                    ; 0                 ; Untyped                        ;
; PFD_MIN                       ; 0                 ; Untyped                        ;
; PFD_MAX                       ; 0                 ; Untyped                        ;
; M_INITIAL                     ; 0                 ; Untyped                        ;
; M                             ; 0                 ; Untyped                        ;
; N                             ; 1                 ; Untyped                        ;
; M2                            ; 1                 ; Untyped                        ;
; N2                            ; 1                 ; Untyped                        ;
; SS                            ; 1                 ; Untyped                        ;
; C0_HIGH                       ; 0                 ; Untyped                        ;
; C1_HIGH                       ; 0                 ; Untyped                        ;
; C2_HIGH                       ; 0                 ; Untyped                        ;
; C3_HIGH                       ; 0                 ; Untyped                        ;
; C4_HIGH                       ; 0                 ; Untyped                        ;
; C5_HIGH                       ; 0                 ; Untyped                        ;
; C6_HIGH                       ; 0                 ; Untyped                        ;
; C7_HIGH                       ; 0                 ; Untyped                        ;
; C8_HIGH                       ; 0                 ; Untyped                        ;
; C9_HIGH                       ; 0                 ; Untyped                        ;
; C0_LOW                        ; 0                 ; Untyped                        ;
; C1_LOW                        ; 0                 ; Untyped                        ;
; C2_LOW                        ; 0                 ; Untyped                        ;
; C3_LOW                        ; 0                 ; Untyped                        ;
; C4_LOW                        ; 0                 ; Untyped                        ;
; C5_LOW                        ; 0                 ; Untyped                        ;
; C6_LOW                        ; 0                 ; Untyped                        ;
; C7_LOW                        ; 0                 ; Untyped                        ;
; C8_LOW                        ; 0                 ; Untyped                        ;
; C9_LOW                        ; 0                 ; Untyped                        ;
; C0_INITIAL                    ; 0                 ; Untyped                        ;
; C1_INITIAL                    ; 0                 ; Untyped                        ;
; C2_INITIAL                    ; 0                 ; Untyped                        ;
; C3_INITIAL                    ; 0                 ; Untyped                        ;
; C4_INITIAL                    ; 0                 ; Untyped                        ;
; C5_INITIAL                    ; 0                 ; Untyped                        ;
; C6_INITIAL                    ; 0                 ; Untyped                        ;
; C7_INITIAL                    ; 0                 ; Untyped                        ;
; C8_INITIAL                    ; 0                 ; Untyped                        ;
; C9_INITIAL                    ; 0                 ; Untyped                        ;
; C0_MODE                       ; BYPASS            ; Untyped                        ;
; C1_MODE                       ; BYPASS            ; Untyped                        ;
; C2_MODE                       ; BYPASS            ; Untyped                        ;
; C3_MODE                       ; BYPASS            ; Untyped                        ;
; C4_MODE                       ; BYPASS            ; Untyped                        ;
; C5_MODE                       ; BYPASS            ; Untyped                        ;
; C6_MODE                       ; BYPASS            ; Untyped                        ;
; C7_MODE                       ; BYPASS            ; Untyped                        ;
; C8_MODE                       ; BYPASS            ; Untyped                        ;
; C9_MODE                       ; BYPASS            ; Untyped                        ;
; C0_PH                         ; 0                 ; Untyped                        ;
; C1_PH                         ; 0                 ; Untyped                        ;
; C2_PH                         ; 0                 ; Untyped                        ;
; C3_PH                         ; 0                 ; Untyped                        ;
; C4_PH                         ; 0                 ; Untyped                        ;
; C5_PH                         ; 0                 ; Untyped                        ;
; C6_PH                         ; 0                 ; Untyped                        ;
; C7_PH                         ; 0                 ; Untyped                        ;
; C8_PH                         ; 0                 ; Untyped                        ;
; C9_PH                         ; 0                 ; Untyped                        ;
; L0_HIGH                       ; 1                 ; Untyped                        ;
; L1_HIGH                       ; 1                 ; Untyped                        ;
; G0_HIGH                       ; 1                 ; Untyped                        ;
; G1_HIGH                       ; 1                 ; Untyped                        ;
; G2_HIGH                       ; 1                 ; Untyped                        ;
; G3_HIGH                       ; 1                 ; Untyped                        ;
; E0_HIGH                       ; 1                 ; Untyped                        ;
; E1_HIGH                       ; 1                 ; Untyped                        ;
; E2_HIGH                       ; 1                 ; Untyped                        ;
; E3_HIGH                       ; 1                 ; Untyped                        ;
; L0_LOW                        ; 1                 ; Untyped                        ;
; L1_LOW                        ; 1                 ; Untyped                        ;
; G0_LOW                        ; 1                 ; Untyped                        ;
; G1_LOW                        ; 1                 ; Untyped                        ;
; G2_LOW                        ; 1                 ; Untyped                        ;
; G3_LOW                        ; 1                 ; Untyped                        ;
; E0_LOW                        ; 1                 ; Untyped                        ;
; E1_LOW                        ; 1                 ; Untyped                        ;
; E2_LOW                        ; 1                 ; Untyped                        ;
; E3_LOW                        ; 1                 ; Untyped                        ;
; L0_INITIAL                    ; 1                 ; Untyped                        ;
; L1_INITIAL                    ; 1                 ; Untyped                        ;
; G0_INITIAL                    ; 1                 ; Untyped                        ;
; G1_INITIAL                    ; 1                 ; Untyped                        ;
; G2_INITIAL                    ; 1                 ; Untyped                        ;
; G3_INITIAL                    ; 1                 ; Untyped                        ;
; E0_INITIAL                    ; 1                 ; Untyped                        ;
; E1_INITIAL                    ; 1                 ; Untyped                        ;
; E2_INITIAL                    ; 1                 ; Untyped                        ;
; E3_INITIAL                    ; 1                 ; Untyped                        ;
; L0_MODE                       ; BYPASS            ; Untyped                        ;
; L1_MODE                       ; BYPASS            ; Untyped                        ;
; G0_MODE                       ; BYPASS            ; Untyped                        ;
; G1_MODE                       ; BYPASS            ; Untyped                        ;
; G2_MODE                       ; BYPASS            ; Untyped                        ;
; G3_MODE                       ; BYPASS            ; Untyped                        ;
; E0_MODE                       ; BYPASS            ; Untyped                        ;
; E1_MODE                       ; BYPASS            ; Untyped                        ;
; E2_MODE                       ; BYPASS            ; Untyped                        ;
; E3_MODE                       ; BYPASS            ; Untyped                        ;
; L0_PH                         ; 0                 ; Untyped                        ;
; L1_PH                         ; 0                 ; Untyped                        ;
; G0_PH                         ; 0                 ; Untyped                        ;
; G1_PH                         ; 0                 ; Untyped                        ;
; G2_PH                         ; 0                 ; Untyped                        ;
; G3_PH                         ; 0                 ; Untyped                        ;
; E0_PH                         ; 0                 ; Untyped                        ;
; E1_PH                         ; 0                 ; Untyped                        ;
; E2_PH                         ; 0                 ; Untyped                        ;
; E3_PH                         ; 0                 ; Untyped                        ;
; M_PH                          ; 0                 ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_state:st ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; SPACE          ; 00101001 ; Unsigned Binary                 ;
; ENTER          ; 01011010 ; Unsigned Binary                 ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|goose:g ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; LEFT           ; 01101011 ; Unsigned Binary                 ;
; RIGHT          ; 01110100 ; Unsigned Binary                 ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c1 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c2 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c3 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c4 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c5 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c6 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c7 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c8 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bars:b|collision_detect:c9 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; ENTER          ; 01011010 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_module:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c9"       ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; pillow_column_begin[7..6]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[10..8] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[5..4]  ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[2..0]  ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[3]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[7..5]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[2..1]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[10..8]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[4..3]    ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[0]       ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c8"       ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; pillow_column_begin[4..3]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[10..7] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[6]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[5]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[2]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[1]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[0]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[6..3]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[10..7]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[2..0]    ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c7"       ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; pillow_column_begin[3..2]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[10..9] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[7..6]  ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[1..0]  ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[8]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[5]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[4]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[10..9]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[5..4]    ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[8]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[7]       ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[6]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[3]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[2]       ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[1]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[0]       ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c6"       ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; pillow_column_begin[8..7]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[3..1]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[10..9] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[6]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[5]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[4]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[0]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[8..6]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[3..2]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[10..9]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[5..4]    ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[1..0]    ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c5"     ;
+--------------------------+-------+----------+--------------+
; Port                     ; Type  ; Severity ; Details      ;
+--------------------------+-------+----------+--------------+
; pillow_column_begin      ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[4..1]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[10..5] ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[0]     ; Input ; Info     ; Stuck at GND ;
+--------------------------+-------+----------+--------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c4"      ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; pillow_column_begin[4..3] ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[8..7] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[2..0] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[10]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[9]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[6]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[5]    ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[6..4]   ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[2..1]   ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[8..7]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[10]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[9]      ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[3]      ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[0]      ; Input ; Info     ; Stuck at GND ;
+---------------------------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c3"       ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; pillow_column_begin[8..4]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[10..9] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[1..0]  ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[3]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[2]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[8..5]    ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[3..2]    ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[10]      ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[9]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[4]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[1]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[0]       ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c2"       ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; pillow_column_begin[6..3]  ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[10..7] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[2..0]  ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[2..1]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[10..8]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[6..5]    ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[7]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[4]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[3]       ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[0]       ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|collision_detect:c1"       ;
+----------------------------+-------+----------+--------------+
; Port                       ; Type  ; Severity ; Details      ;
+----------------------------+-------+----------+--------------+
; pillow_column_begin[10..8] ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[4..0]  ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[7]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_begin[6]     ; Input ; Info     ; Stuck at GND ;
; pillow_column_begin[5]     ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[5..1]    ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[10..8]   ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[7]       ; Input ; Info     ; Stuck at VCC ;
; pillow_column_end[6]       ; Input ; Info     ; Stuck at GND ;
; pillow_column_end[0]       ; Input ; Info     ; Stuck at GND ;
+----------------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|goose:g"                                                                                                                                               ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                 ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; column_addr ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND. ;
; row_addr    ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.    ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s9"                                                                                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[19..17]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[15..12]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..20]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[9..6]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[4..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[16]            ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[11]            ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; column_addr          ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr             ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[5..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[10]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[8]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[6]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[7..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[2]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s8"                                                                                                                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[16..15]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[10..9]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..17]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[14..11]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[4..0]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[8]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[7]              ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[6]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[5]              ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; column_addr           ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr              ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[4..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[10..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[6..3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[10..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[2..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s7"                                                                                                                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[10..6]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..20]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[18..17]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[15..14]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[12..11]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[5..0]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[19]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[16]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[13]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; column_addr           ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr              ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[3..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[10..9] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[7..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[10..9]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[5..4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[8]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[7]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[1]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s6"                                                                                                                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[13..12]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[7..1]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..20]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[11..8]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[19]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[18]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[17]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[16]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[15]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[14]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[0]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; column_addr           ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr              ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[8..7]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[10..9] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[6]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[8..6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[3..2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[10..9]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[5..4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[1..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s5"                                                                                                                                                                                ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed               ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[30..20]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[14..12]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[10..9]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[7..5]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[3..2]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[19]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[18]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[17]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[16]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[15]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[11]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[8]            ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[4]            ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[1]            ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[0]            ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; column_addr         ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr            ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[4..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[10..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s4"                                                                                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[19..18]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[16..15]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[13..11]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[9..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..20]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[4..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[17]            ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[14]            ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[10]            ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[6]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; column_addr          ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr             ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[4..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[8..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[10]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[6..4]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[2..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[8..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s3"                                                                                                                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[12..9]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[5..4]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..19]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[17..13]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[3..0]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[18]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[8]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[7]              ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[6]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; column_addr           ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr              ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[8..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[10..9] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[3]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[8..5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[3..2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[10]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[9]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[1]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s2"                                                                                                                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[18..16]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[9..8]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..19]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[11..10]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[7..0]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[15]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[14]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[13]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[12]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; column_addr           ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr              ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[6..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[10..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[2..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[2..1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[10..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[6..5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[7]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[3]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b|square:s1"                                                                                                                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed                 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speed[16..14]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[11..10]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[6..5]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[30..19]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[13..12]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[9..7]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[4..0]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; speed[18]             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed[17]             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; column_addr           ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "column_addr[10..10]" will be connected to GND.                            ;
; row_addr              ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "row_addr[10..10]" will be connected to GND.                               ;
; p_begin_column[10..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[4..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_begin_column[6]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_begin_column[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[5..1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[10..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[7]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; p_end_column[6]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; p_end_column[0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bars:b"                                                                                                                                                                                   ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; column_addr ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; row_addr    ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; red         ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "red[9..1]" have no fanouts                                                            ;
; green       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "green[9..1]" have no fanouts                                                          ;
; blue        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "blue[9..1]" have no fanouts                                                           ;
; LEDR        ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (11 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.             ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync_module:U2"                                                                                                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; column_addr ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; row_addr    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Apr 01 18:13:26 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10238): Verilog Module Declaration warning at part6.v(306): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "pll_module"
Info (12021): Found 5 design units, including 5 entities, in source file part6.v
    Info (12023): Found entity 1: part6
    Info (12023): Found entity 2: sync_module
    Info (12023): Found entity 3: square
    Info (12023): Found entity 4: pll_module
    Info (12023): Found entity 5: char_7seg
Info (12021): Found 2 design units, including 2 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard
    Info (12023): Found entity 2: oneshot
Info (12021): Found 1 design units, including 1 entities, in source file goose.v
    Info (12023): Found entity 1: goose
Info (12021): Found 1 design units, including 1 entities, in source file collision_detect.v
    Info (12023): Found entity 1: collision_detect
Info (12021): Found 1 design units, including 1 entities, in source file objects.v
    Info (12023): Found entity 1: objects
Info (12021): Found 1 design units, including 1 entities, in source file bars.v
    Info (12023): Found entity 1: bars
Info (12021): Found 1 design units, including 1 entities, in source file start_state.v
    Info (12023): Found entity 1: start_state
Info (12021): Found 1 design units, including 1 entities, in source file gameover.v
    Info (12023): Found entity 1: gameover
Info (12021): Found 1 design units, including 1 entities, in source file draw_gameover.v
    Info (12023): Found entity 1: draw_gameover
Info (12021): Found 1 design units, including 1 entities, in source file restart.v
    Info (12023): Found entity 1: restart
Warning (12019): Can't analyze file -- file audio.v is missing
Info (12021): Found 0 design units, including 0 entities, in source file fsm.v
Warning (10236): Verilog HDL Implicit Net warning at part6.v(64): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at part6.v(122): created implicit net for "ready"
Warning (10236): Verilog HDL Implicit Net warning at bars.v(250): created implicit net for "VGA_BLANK"
Critical Warning (10846): Verilog HDL Instantiation warning at draw_gameover.v(13): instance has no name
Info (12127): Elaborating entity "part6" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at part6.v(93): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at part6.v(96): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "pll_module" for hierarchy "pll_module:U1"
Warning (10036): Verilog HDL or VHDL warning at part6.v(315): object "sub_wire3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at part6.v(316): object "sub_wire2" assigned a value but never read
Info (12128): Elaborating entity "altpll" for hierarchy "pll_module:U1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_module:U1|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_module:U1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "sync_module" for hierarchy "sync_module:U2"
Warning (10230): Verilog HDL assignment warning at part6.v(219): truncated value with size 11 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at part6.v(221): truncated value with size 11 to match size of target (10)
Info (12128): Elaborating entity "oneshot" for hierarchy "oneshot:pulser"
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:kbd"
Info (12128): Elaborating entity "start_state" for hierarchy "start_state:st"
Info (12128): Elaborating entity "char_7seg" for hierarchy "char_7seg:d1"
Info (12128): Elaborating entity "bars" for hierarchy "bars:b"
Warning (10034): Output port "LEDR[9..4]" at bars.v(4) has no driver
Info (12128): Elaborating entity "square" for hierarchy "bars:b|square:s1"
Warning (10230): Verilog HDL assignment warning at part6.v(282): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at part6.v(283): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at part6.v(293): truncated value with size 32 to match size of target (31)
Info (12128): Elaborating entity "goose" for hierarchy "bars:b|goose:g"
Warning (10230): Verilog HDL assignment warning at goose.v(50): truncated value with size 32 to match size of target (31)
Warning (10230): Verilog HDL assignment warning at goose.v(62): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at goose.v(63): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at goose.v(66): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at goose.v(67): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "collision_detect" for hierarchy "bars:b|collision_detect:c1"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "bars:b|VGA_BLANK" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "column_addr[10]" is missing source, defaulting to GND
    Warning (12110): Net "row_addr[10]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "column_addr[10]" is missing source, defaulting to GND
    Warning (12110): Net "row_addr[10]" is missing source, defaulting to GND
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "bars:b|Add6~38"
    Info (17048): Logic cell "bars:b|Add6~40"
    Info (17048): Logic cell "bars:b|Add10~14"
    Info (17048): Logic cell "bars:b|Add10~16"
Info (144001): Generated suppressed messages file W:/lab6/part6/part6.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pll_module:U1|altpll:altpll_component|pll"
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "SW[0]"
Info (21057): Implemented 2285 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 2147 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Wed Apr 01 18:13:51 2015
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/lab6/part6/part6.map.smsg.


