# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 02:19:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:26 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 02:19:26 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 02:19:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 02:19:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 02:19:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 02:19:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 02:19:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 02:19:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 02:19:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 02:19:27 on Apr 22,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:57 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 02:19:57 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:19:58 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 02:19:58 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 02:19:59 on Apr 22,2025, Elapsed time: 0:00:32
# Errors: 2, Warnings: 27
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 02:19:59 on Apr 22,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

delete wave /slsrisc_vhdl_tb/ICis_tb /slsrisc_vhdl_tb/crtMCis_tb

add wave -position insertpoint  \
-radix ASCII sim:/slsrisc_vhdl_tb/ICis_tb \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/crtMCis_tb \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/MM_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/CU/MAR_din \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/PC_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/SR_CNVZ \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_PC


restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 02:21:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 02:21:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 02:21:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 02:21:27 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:27 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:28 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 02:21:28 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:29 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 02:21:29 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:29 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 02:21:29 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:21:29 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 02:21:29 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 02:21:29 on Apr 22,2025, Elapsed time: 0:01:30
# Errors: 4, Warnings: 53
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 02:21:30 on Apr 22,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

delete wave /slsrisc_vhdl_tb/ICis_tb /slsrisc_vhdl_tb/crtMCis_tb

add wave -position insertpoint  \
-radix ASCII sim:/slsrisc_vhdl_tb/ICis_tb \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/crtMCis_tb \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/MM_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/CU/MAR_din \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/PC_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/SR_CNVZ \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_PC


restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 02:22:01 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 02:22:01 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 02:22:01 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 02:22:01 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 02:22:01 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 02:22:01 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 02:22:01 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:01 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:02 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 02:22:02 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 02:22:03 on Apr 22,2025, Elapsed time: 0:00:33
# Errors: 4, Warnings: 53
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 02:22:03 on Apr 22,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

delete wave /slsrisc_vhdl_tb/ICis_tb /slsrisc_vhdl_tb/crtMCis_tb

add wave -position insertpoint  \
-radix ASCII sim:/slsrisc_vhdl_tb/ICis_tb \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/crtMCis_tb \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/MM_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/CU/MAR_din \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/PC_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/SR_CNVZ \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_PC


restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 02:22:24 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:24 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:22:25 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 02:22:25 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 02:22:26 on Apr 22,2025, Elapsed time: 0:00:23
# Errors: 4, Warnings: 53
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 02:22:26 on Apr 22,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

delete wave /slsrisc_vhdl_tb/ICis_tb /slsrisc_vhdl_tb/crtMCis_tb

add wave -position insertpoint  \
-radix ASCII sim:/slsrisc_vhdl_tb/ICis_tb \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/crtMCis_tb \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/MM_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/CU/MAR_din \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/PC_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/SR_CNVZ \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_PC


restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:52 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 02:24:52 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:52 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 02:24:53 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:53 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 02:24:54 on Apr 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:54 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 02:24:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:54 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 02:24:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:54 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 02:24:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:54 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 02:24:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:54 on Apr 22,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 02:24:54 on Apr 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 02:24:55 on Apr 22,2025, Elapsed time: 0:02:29
# Errors: 4, Warnings: 53
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 02:24:55 on Apr 22,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

delete wave /slsrisc_vhdl_tb/ICis_tb /slsrisc_vhdl_tb/crtMCis_tb

add wave -position insertpoint  \
-radix ASCII sim:/slsrisc_vhdl_tb/ICis_tb \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/crtMCis_tb \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Decimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/MM_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/CU/MAR_din \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/PC_out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/SR_CNVZ \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_PC


restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Error: Illegal bin character 4! 
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP/MM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# End time: 02:27:13 on Apr 22,2025, Elapsed time: 0:02:18
# Errors: 4, Warnings: 52
