
BatteriemanagementSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e40  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08008038  08008038  00018038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800846c  0800846c  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  0800846c  0800846c  0001846c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008474  08008474  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008474  08008474  00018474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008478  08008478  00018478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  0800847c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000588  20000060  080084dc  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  080084dc  000205e8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008e  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a188  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000043e2  00000000  00000000  0003a259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016e8  00000000  00000000  0003e640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001198  00000000  00000000  0003fd28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000066f2  00000000  00000000  00040ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021c38  00000000  00000000  000475b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011037f  00000000  00000000  000691ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006028  00000000  00000000  0017956c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0017f594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000060 	.word	0x20000060
 8000214:	00000000 	.word	0x00000000
 8000218:	08008020 	.word	0x08008020

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000064 	.word	0x20000064
 8000234:	08008020 	.word	0x08008020

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b970 	b.w	8000540 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9e08      	ldr	r6, [sp, #32]
 800027e:	460d      	mov	r5, r1
 8000280:	4604      	mov	r4, r0
 8000282:	460f      	mov	r7, r1
 8000284:	2b00      	cmp	r3, #0
 8000286:	d14a      	bne.n	800031e <__udivmoddi4+0xa6>
 8000288:	428a      	cmp	r2, r1
 800028a:	4694      	mov	ip, r2
 800028c:	d965      	bls.n	800035a <__udivmoddi4+0xe2>
 800028e:	fab2 f382 	clz	r3, r2
 8000292:	b143      	cbz	r3, 80002a6 <__udivmoddi4+0x2e>
 8000294:	fa02 fc03 	lsl.w	ip, r2, r3
 8000298:	f1c3 0220 	rsb	r2, r3, #32
 800029c:	409f      	lsls	r7, r3
 800029e:	fa20 f202 	lsr.w	r2, r0, r2
 80002a2:	4317      	orrs	r7, r2
 80002a4:	409c      	lsls	r4, r3
 80002a6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002aa:	fa1f f58c 	uxth.w	r5, ip
 80002ae:	fbb7 f1fe 	udiv	r1, r7, lr
 80002b2:	0c22      	lsrs	r2, r4, #16
 80002b4:	fb0e 7711 	mls	r7, lr, r1, r7
 80002b8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002bc:	fb01 f005 	mul.w	r0, r1, r5
 80002c0:	4290      	cmp	r0, r2
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x62>
 80002c4:	eb1c 0202 	adds.w	r2, ip, r2
 80002c8:	f101 37ff 	add.w	r7, r1, #4294967295
 80002cc:	f080 811c 	bcs.w	8000508 <__udivmoddi4+0x290>
 80002d0:	4290      	cmp	r0, r2
 80002d2:	f240 8119 	bls.w	8000508 <__udivmoddi4+0x290>
 80002d6:	3902      	subs	r1, #2
 80002d8:	4462      	add	r2, ip
 80002da:	1a12      	subs	r2, r2, r0
 80002dc:	b2a4      	uxth	r4, r4
 80002de:	fbb2 f0fe 	udiv	r0, r2, lr
 80002e2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002e6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ea:	fb00 f505 	mul.w	r5, r0, r5
 80002ee:	42a5      	cmp	r5, r4
 80002f0:	d90a      	bls.n	8000308 <__udivmoddi4+0x90>
 80002f2:	eb1c 0404 	adds.w	r4, ip, r4
 80002f6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002fa:	f080 8107 	bcs.w	800050c <__udivmoddi4+0x294>
 80002fe:	42a5      	cmp	r5, r4
 8000300:	f240 8104 	bls.w	800050c <__udivmoddi4+0x294>
 8000304:	4464      	add	r4, ip
 8000306:	3802      	subs	r0, #2
 8000308:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800030c:	1b64      	subs	r4, r4, r5
 800030e:	2100      	movs	r1, #0
 8000310:	b11e      	cbz	r6, 800031a <__udivmoddi4+0xa2>
 8000312:	40dc      	lsrs	r4, r3
 8000314:	2300      	movs	r3, #0
 8000316:	e9c6 4300 	strd	r4, r3, [r6]
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	428b      	cmp	r3, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0xbc>
 8000322:	2e00      	cmp	r6, #0
 8000324:	f000 80ed 	beq.w	8000502 <__udivmoddi4+0x28a>
 8000328:	2100      	movs	r1, #0
 800032a:	e9c6 0500 	strd	r0, r5, [r6]
 800032e:	4608      	mov	r0, r1
 8000330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000334:	fab3 f183 	clz	r1, r3
 8000338:	2900      	cmp	r1, #0
 800033a:	d149      	bne.n	80003d0 <__udivmoddi4+0x158>
 800033c:	42ab      	cmp	r3, r5
 800033e:	d302      	bcc.n	8000346 <__udivmoddi4+0xce>
 8000340:	4282      	cmp	r2, r0
 8000342:	f200 80f8 	bhi.w	8000536 <__udivmoddi4+0x2be>
 8000346:	1a84      	subs	r4, r0, r2
 8000348:	eb65 0203 	sbc.w	r2, r5, r3
 800034c:	2001      	movs	r0, #1
 800034e:	4617      	mov	r7, r2
 8000350:	2e00      	cmp	r6, #0
 8000352:	d0e2      	beq.n	800031a <__udivmoddi4+0xa2>
 8000354:	e9c6 4700 	strd	r4, r7, [r6]
 8000358:	e7df      	b.n	800031a <__udivmoddi4+0xa2>
 800035a:	b902      	cbnz	r2, 800035e <__udivmoddi4+0xe6>
 800035c:	deff      	udf	#255	; 0xff
 800035e:	fab2 f382 	clz	r3, r2
 8000362:	2b00      	cmp	r3, #0
 8000364:	f040 8090 	bne.w	8000488 <__udivmoddi4+0x210>
 8000368:	1a8a      	subs	r2, r1, r2
 800036a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800036e:	fa1f fe8c 	uxth.w	lr, ip
 8000372:	2101      	movs	r1, #1
 8000374:	fbb2 f5f7 	udiv	r5, r2, r7
 8000378:	fb07 2015 	mls	r0, r7, r5, r2
 800037c:	0c22      	lsrs	r2, r4, #16
 800037e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000382:	fb0e f005 	mul.w	r0, lr, r5
 8000386:	4290      	cmp	r0, r2
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0x124>
 800038a:	eb1c 0202 	adds.w	r2, ip, r2
 800038e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x122>
 8000394:	4290      	cmp	r0, r2
 8000396:	f200 80cb 	bhi.w	8000530 <__udivmoddi4+0x2b8>
 800039a:	4645      	mov	r5, r8
 800039c:	1a12      	subs	r2, r2, r0
 800039e:	b2a4      	uxth	r4, r4
 80003a0:	fbb2 f0f7 	udiv	r0, r2, r7
 80003a4:	fb07 2210 	mls	r2, r7, r0, r2
 80003a8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003ac:	fb0e fe00 	mul.w	lr, lr, r0
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x14e>
 80003b4:	eb1c 0404 	adds.w	r4, ip, r4
 80003b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80003bc:	d202      	bcs.n	80003c4 <__udivmoddi4+0x14c>
 80003be:	45a6      	cmp	lr, r4
 80003c0:	f200 80bb 	bhi.w	800053a <__udivmoddi4+0x2c2>
 80003c4:	4610      	mov	r0, r2
 80003c6:	eba4 040e 	sub.w	r4, r4, lr
 80003ca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003ce:	e79f      	b.n	8000310 <__udivmoddi4+0x98>
 80003d0:	f1c1 0720 	rsb	r7, r1, #32
 80003d4:	408b      	lsls	r3, r1
 80003d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003da:	ea4c 0c03 	orr.w	ip, ip, r3
 80003de:	fa05 f401 	lsl.w	r4, r5, r1
 80003e2:	fa20 f307 	lsr.w	r3, r0, r7
 80003e6:	40fd      	lsrs	r5, r7
 80003e8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ec:	4323      	orrs	r3, r4
 80003ee:	fbb5 f8f9 	udiv	r8, r5, r9
 80003f2:	fa1f fe8c 	uxth.w	lr, ip
 80003f6:	fb09 5518 	mls	r5, r9, r8, r5
 80003fa:	0c1c      	lsrs	r4, r3, #16
 80003fc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000400:	fb08 f50e 	mul.w	r5, r8, lr
 8000404:	42a5      	cmp	r5, r4
 8000406:	fa02 f201 	lsl.w	r2, r2, r1
 800040a:	fa00 f001 	lsl.w	r0, r0, r1
 800040e:	d90b      	bls.n	8000428 <__udivmoddi4+0x1b0>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f108 3aff 	add.w	sl, r8, #4294967295
 8000418:	f080 8088 	bcs.w	800052c <__udivmoddi4+0x2b4>
 800041c:	42a5      	cmp	r5, r4
 800041e:	f240 8085 	bls.w	800052c <__udivmoddi4+0x2b4>
 8000422:	f1a8 0802 	sub.w	r8, r8, #2
 8000426:	4464      	add	r4, ip
 8000428:	1b64      	subs	r4, r4, r5
 800042a:	b29d      	uxth	r5, r3
 800042c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000430:	fb09 4413 	mls	r4, r9, r3, r4
 8000434:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000438:	fb03 fe0e 	mul.w	lr, r3, lr
 800043c:	45a6      	cmp	lr, r4
 800043e:	d908      	bls.n	8000452 <__udivmoddi4+0x1da>
 8000440:	eb1c 0404 	adds.w	r4, ip, r4
 8000444:	f103 35ff 	add.w	r5, r3, #4294967295
 8000448:	d26c      	bcs.n	8000524 <__udivmoddi4+0x2ac>
 800044a:	45a6      	cmp	lr, r4
 800044c:	d96a      	bls.n	8000524 <__udivmoddi4+0x2ac>
 800044e:	3b02      	subs	r3, #2
 8000450:	4464      	add	r4, ip
 8000452:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000456:	fba3 9502 	umull	r9, r5, r3, r2
 800045a:	eba4 040e 	sub.w	r4, r4, lr
 800045e:	42ac      	cmp	r4, r5
 8000460:	46c8      	mov	r8, r9
 8000462:	46ae      	mov	lr, r5
 8000464:	d356      	bcc.n	8000514 <__udivmoddi4+0x29c>
 8000466:	d053      	beq.n	8000510 <__udivmoddi4+0x298>
 8000468:	b156      	cbz	r6, 8000480 <__udivmoddi4+0x208>
 800046a:	ebb0 0208 	subs.w	r2, r0, r8
 800046e:	eb64 040e 	sbc.w	r4, r4, lr
 8000472:	fa04 f707 	lsl.w	r7, r4, r7
 8000476:	40ca      	lsrs	r2, r1
 8000478:	40cc      	lsrs	r4, r1
 800047a:	4317      	orrs	r7, r2
 800047c:	e9c6 7400 	strd	r7, r4, [r6]
 8000480:	4618      	mov	r0, r3
 8000482:	2100      	movs	r1, #0
 8000484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000488:	f1c3 0120 	rsb	r1, r3, #32
 800048c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000490:	fa20 f201 	lsr.w	r2, r0, r1
 8000494:	fa25 f101 	lsr.w	r1, r5, r1
 8000498:	409d      	lsls	r5, r3
 800049a:	432a      	orrs	r2, r5
 800049c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a0:	fa1f fe8c 	uxth.w	lr, ip
 80004a4:	fbb1 f0f7 	udiv	r0, r1, r7
 80004a8:	fb07 1510 	mls	r5, r7, r0, r1
 80004ac:	0c11      	lsrs	r1, r2, #16
 80004ae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004b2:	fb00 f50e 	mul.w	r5, r0, lr
 80004b6:	428d      	cmp	r5, r1
 80004b8:	fa04 f403 	lsl.w	r4, r4, r3
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x258>
 80004be:	eb1c 0101 	adds.w	r1, ip, r1
 80004c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004c6:	d22f      	bcs.n	8000528 <__udivmoddi4+0x2b0>
 80004c8:	428d      	cmp	r5, r1
 80004ca:	d92d      	bls.n	8000528 <__udivmoddi4+0x2b0>
 80004cc:	3802      	subs	r0, #2
 80004ce:	4461      	add	r1, ip
 80004d0:	1b49      	subs	r1, r1, r5
 80004d2:	b292      	uxth	r2, r2
 80004d4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004d8:	fb07 1115 	mls	r1, r7, r5, r1
 80004dc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e0:	fb05 f10e 	mul.w	r1, r5, lr
 80004e4:	4291      	cmp	r1, r2
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x282>
 80004e8:	eb1c 0202 	adds.w	r2, ip, r2
 80004ec:	f105 38ff 	add.w	r8, r5, #4294967295
 80004f0:	d216      	bcs.n	8000520 <__udivmoddi4+0x2a8>
 80004f2:	4291      	cmp	r1, r2
 80004f4:	d914      	bls.n	8000520 <__udivmoddi4+0x2a8>
 80004f6:	3d02      	subs	r5, #2
 80004f8:	4462      	add	r2, ip
 80004fa:	1a52      	subs	r2, r2, r1
 80004fc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000500:	e738      	b.n	8000374 <__udivmoddi4+0xfc>
 8000502:	4631      	mov	r1, r6
 8000504:	4630      	mov	r0, r6
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xa2>
 8000508:	4639      	mov	r1, r7
 800050a:	e6e6      	b.n	80002da <__udivmoddi4+0x62>
 800050c:	4610      	mov	r0, r2
 800050e:	e6fb      	b.n	8000308 <__udivmoddi4+0x90>
 8000510:	4548      	cmp	r0, r9
 8000512:	d2a9      	bcs.n	8000468 <__udivmoddi4+0x1f0>
 8000514:	ebb9 0802 	subs.w	r8, r9, r2
 8000518:	eb65 0e0c 	sbc.w	lr, r5, ip
 800051c:	3b01      	subs	r3, #1
 800051e:	e7a3      	b.n	8000468 <__udivmoddi4+0x1f0>
 8000520:	4645      	mov	r5, r8
 8000522:	e7ea      	b.n	80004fa <__udivmoddi4+0x282>
 8000524:	462b      	mov	r3, r5
 8000526:	e794      	b.n	8000452 <__udivmoddi4+0x1da>
 8000528:	4640      	mov	r0, r8
 800052a:	e7d1      	b.n	80004d0 <__udivmoddi4+0x258>
 800052c:	46d0      	mov	r8, sl
 800052e:	e77b      	b.n	8000428 <__udivmoddi4+0x1b0>
 8000530:	3d02      	subs	r5, #2
 8000532:	4462      	add	r2, ip
 8000534:	e732      	b.n	800039c <__udivmoddi4+0x124>
 8000536:	4608      	mov	r0, r1
 8000538:	e70a      	b.n	8000350 <__udivmoddi4+0xd8>
 800053a:	4464      	add	r4, ip
 800053c:	3802      	subs	r0, #2
 800053e:	e742      	b.n	80003c6 <__udivmoddi4+0x14e>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	6039      	str	r1, [r7, #0]
	// Sende String mit Laenge "Size", "Size" muss bekannt sein
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	b29a      	uxth	r2, r3
 8000552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000556:	6879      	ldr	r1, [r7, #4]
 8000558:	4803      	ldr	r0, [pc, #12]	; (8000568 <uartTransmit+0x24>)
 800055a:	f006 ff79 	bl	8007450 <HAL_UART_Transmit>
}
 800055e:	bf00      	nop
 8000560:	3708      	adds	r7, #8
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000414 	.word	0x20000414

0800056c <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
	char str[11];

	// Zahl umrechnen
	utoa(number, str, base);												// Zahl umrechnen anhand der Basis "base"
 8000576:	683a      	ldr	r2, [r7, #0]
 8000578:	f107 030c 	add.w	r3, r7, #12
 800057c:	4619      	mov	r1, r3
 800057e:	6878      	ldr	r0, [r7, #4]
 8000580:	f007 fcfa 	bl	8007f78 <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);			// Sende Zahlen
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	4618      	mov	r0, r3
 800058a:	f7ff fe55 	bl	8000238 <strlen>
 800058e:	4603      	mov	r3, r0
 8000590:	b29a      	uxth	r2, r3
 8000592:	f107 010c 	add.w	r1, r7, #12
 8000596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059a:	4803      	ldr	r0, [pc, #12]	; (80005a8 <uartTransmitNumber+0x3c>)
 800059c:	f006 ff58 	bl	8007450 <HAL_UART_Transmit>
}
 80005a0:	bf00      	nop
 80005a2:	3718      	adds	r7, #24
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	20000414 	.word	0x20000414

080005ac <CANinit>:
//----------------------------------------------------------------------

// Initialisiere und starte CAN-Bus
//----------------------------------------------------------------------
void CANinit(RXQUEUE_TABLE rxSize, TXQUEUE_TABLE txSize)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	460a      	mov	r2, r1
 80005b6:	80fb      	strh	r3, [r7, #6]
 80005b8:	4613      	mov	r3, r2
 80005ba:	80bb      	strh	r3, [r7, #4]
	// Beende wenn CAN-Bus aktive ist
	if (canIsActive)
 80005bc:	4b0a      	ldr	r3, [pc, #40]	; (80005e8 <CANinit+0x3c>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d10d      	bne.n	80005e0 <CANinit+0x34>
		return;

	// Status CAN aktiv
	canIsActive = true;
 80005c4:	4b08      	ldr	r3, [pc, #32]	; (80005e8 <CANinit+0x3c>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	701a      	strb	r2, [r3, #0]

	// Lege Groesse des Ringbuffers fest
	sizeRxBuffer = rxSize;
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <CANinit+0x40>)
 80005cc:	88fb      	ldrh	r3, [r7, #6]
 80005ce:	8013      	strh	r3, [r2, #0]
	sizeTxBuffer = txSize;
 80005d0:	4a07      	ldr	r2, [pc, #28]	; (80005f0 <CANinit+0x44>)
 80005d2:	88bb      	ldrh	r3, [r7, #4]
 80005d4:	8013      	strh	r3, [r2, #0]

	// Initialisiere Ringbusbuffer
	initializeBuffer();
 80005d6:	f000 f923 	bl	8000820 <initializeBuffer>

	// Konfiguriere CAN
	MX_CAN1_Init();
 80005da:	f001 f88b 	bl	80016f4 <MX_CAN1_Init>
 80005de:	e000      	b.n	80005e2 <CANinit+0x36>
		return;
 80005e0:	bf00      	nop
}
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	200000a0 	.word	0x200000a0
 80005ec:	20000094 	.word	0x20000094
 80005f0:	20000096 	.word	0x20000096

080005f4 <CANwrite>:
//----------------------------------------------------------------------

// Schreibe Nachricht auf CAN-Bus oder in den Ringbuffer
//----------------------------------------------------------------------
bool CANwrite(CAN_message_t *CAN_tx_msg, bool sendMB)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	; 0x28
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	460b      	mov	r3, r1
 80005fe:	70fb      	strb	r3, [r7, #3]
	bool ret = true;
 8000600:	2301      	movs	r3, #1
 8000602:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t TxMailbox;
	CAN_TxHeaderTypeDef TxHeader;

	// Schalte Sendeinterrupt aus
	HAL_CAN_DeactivateNotification(&hcan3, CAN_IT_TX_MAILBOX_EMPTY);
 8000606:	2101      	movs	r1, #1
 8000608:	4821      	ldr	r0, [pc, #132]	; (8000690 <CANwrite+0x9c>)
 800060a:	f003 fb21 	bl	8003c50 <HAL_CAN_DeactivateNotification>

	// CAN-Nachricht hat extended ID
	if (CAN_tx_msg->flags.extended == 1)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	79db      	ldrb	r3, [r3, #7]
 8000612:	f003 0301 	and.w	r3, r3, #1
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	d005      	beq.n	8000628 <CANwrite+0x34>
	{
		TxHeader.ExtId = CAN_tx_msg->id;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	60fb      	str	r3, [r7, #12]
		TxHeader.IDE = CAN_ID_EXT;
 8000622:	2304      	movs	r3, #4
 8000624:	613b      	str	r3, [r7, #16]
 8000626:	e004      	b.n	8000632 <CANwrite+0x3e>
	}
	// CAN-Nachricht hat standart ID
	else
	{
		TxHeader.StdId = CAN_tx_msg->id;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	60bb      	str	r3, [r7, #8]
		TxHeader.IDE = CAN_ID_STD;
 800062e:	2300      	movs	r3, #0
 8000630:	613b      	str	r3, [r7, #16]
	}

	TxHeader.RTR = CAN_RTR_DATA;
 8000632:	2300      	movs	r3, #0
 8000634:	617b      	str	r3, [r7, #20]
	TxHeader.DLC = CAN_tx_msg->len;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	7a1b      	ldrb	r3, [r3, #8]
 800063a:	61bb      	str	r3, [r7, #24]
	TxHeader.TransmitGlobalTime = DISABLE;
 800063c:	2300      	movs	r3, #0
 800063e:	773b      	strb	r3, [r7, #28]

	// Nachricht auf Bus schreiben
	if (HAL_CAN_AddTxMessage(&hcan3, &TxHeader, CAN_tx_msg->buf, &TxMailbox) != 0)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	f103 0209 	add.w	r2, r3, #9
 8000646:	f107 0320 	add.w	r3, r7, #32
 800064a:	f107 0108 	add.w	r1, r7, #8
 800064e:	4810      	ldr	r0, [pc, #64]	; (8000690 <CANwrite+0x9c>)
 8000650:	f003 f8f6 	bl	8003840 <HAL_CAN_AddTxMessage>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d010      	beq.n	800067c <CANwrite+0x88>
	{
		// Wenn Nachricht nicht gesendet werden kann in Ring schreiben
		if (sendMB != true)
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	2b01      	cmp	r3, #1
 800065e:	d00a      	beq.n	8000676 <CANwrite+0x82>
		{
			// Wenn Ring keinen Platz mehr hat
			if (addToRingBuffer(&txRing, (void *)CAN_tx_msg) == false)
 8000660:	6879      	ldr	r1, [r7, #4]
 8000662:	480c      	ldr	r0, [pc, #48]	; (8000694 <CANwrite+0xa0>)
 8000664:	f000 f93f 	bl	80008e6 <addToRingBuffer>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d106      	bne.n	800067c <CANwrite+0x88>
			{
				ret = false;												// Kein Platz mehr im Ringbuffer
 800066e:	2300      	movs	r3, #0
 8000670:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000674:	e002      	b.n	800067c <CANwrite+0x88>
			}
		}
		// Wenn Nachricht nicht in den Ring geschrieben werden soll
		else
		{
			ret = false;
 8000676:	2300      	movs	r3, #0
 8000678:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}
	}

	// Schalte Sendeinterrupt ein
	HAL_CAN_ActivateNotification(&hcan3, CAN_IT_TX_MAILBOX_EMPTY);
 800067c:	2101      	movs	r1, #1
 800067e:	4804      	ldr	r0, [pc, #16]	; (8000690 <CANwrite+0x9c>)
 8000680:	f003 fac0 	bl	8003c04 <HAL_CAN_ActivateNotification>
	return ret;
 8000684:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000688:	4618      	mov	r0, r3
 800068a:	3728      	adds	r7, #40	; 0x28
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	2000021c 	.word	0x2000021c
 8000694:	20000088 	.word	0x20000088

08000698 <CAN_available>:
//----------------------------------------------------------------------

// Abfrage, ob CAN-Nachricht verfuegbar ist
//----------------------------------------------------------------------
uint8_t CAN_available(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
	if (rxRing.head >= rxRing.tail)
 800069c:	4b13      	ldr	r3, [pc, #76]	; (80006ec <CAN_available+0x54>)
 800069e:	881b      	ldrh	r3, [r3, #0]
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	4b12      	ldr	r3, [pc, #72]	; (80006ec <CAN_available+0x54>)
 80006a4:	885b      	ldrh	r3, [r3, #2]
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d30a      	bcc.n	80006c2 <CAN_available+0x2a>
		return rxRing.head - rxRing.tail;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <CAN_available+0x54>)
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	b2da      	uxtb	r2, r3
 80006b4:	4b0d      	ldr	r3, [pc, #52]	; (80006ec <CAN_available+0x54>)
 80006b6:	885b      	ldrh	r3, [r3, #2]
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	1ad3      	subs	r3, r2, r3
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	e00e      	b.n	80006e0 <CAN_available+0x48>
	else
		return rxRing.size - (rxRing.tail - rxRing.head);
 80006c2:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <CAN_available+0x54>)
 80006c4:	889b      	ldrh	r3, [r3, #4]
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	4b08      	ldr	r3, [pc, #32]	; (80006ec <CAN_available+0x54>)
 80006ca:	881b      	ldrh	r3, [r3, #0]
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	b2d9      	uxtb	r1, r3
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <CAN_available+0x54>)
 80006d2:	885b      	ldrh	r3, [r3, #2]
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	1acb      	subs	r3, r1, r3
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	4413      	add	r3, r2
 80006de:	b2db      	uxtb	r3, r3
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	2000007c 	.word	0x2000007c

080006f0 <CANread>:
//----------------------------------------------------------------------

// Nachricht von Ringbuffer einlesen
//----------------------------------------------------------------------
bool CANread(CAN_message_t *CAN_rx_msg)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	bool ret;

	// Schalte Empfangsinterrupt aus
	HAL_CAN_DeactivateNotification(&hcan3, CAN_IT_RX_FIFO0_MSG_PENDING);
 80006f8:	2102      	movs	r1, #2
 80006fa:	4809      	ldr	r0, [pc, #36]	; (8000720 <CANread+0x30>)
 80006fc:	f003 faa8 	bl	8003c50 <HAL_CAN_DeactivateNotification>

	// Lese Nachricht
	ret = removeFromRingBuffer(&rxRing, CAN_rx_msg);
 8000700:	6879      	ldr	r1, [r7, #4]
 8000702:	4808      	ldr	r0, [pc, #32]	; (8000724 <CANread+0x34>)
 8000704:	f000 f920 	bl	8000948 <removeFromRingBuffer>
 8000708:	4603      	mov	r3, r0
 800070a:	73fb      	strb	r3, [r7, #15]

	// Schalte Empfangsinterrupt ein
	HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_MSG_PENDING);
 800070c:	2102      	movs	r1, #2
 800070e:	4804      	ldr	r0, [pc, #16]	; (8000720 <CANread+0x30>)
 8000710:	f003 fa78 	bl	8003c04 <HAL_CAN_ActivateNotification>

	return ret;
 8000714:	7bfb      	ldrb	r3, [r7, #15]
}
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	2000021c 	.word	0x2000021c
 8000724:	2000007c 	.word	0x2000007c

08000728 <CANwork>:
//----------------------------------------------------------------------

//
//----------------------------------------------------------------------
void CANwork(void)
{
 8000728:	b590      	push	{r4, r7, lr}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < ANZAHL_OUTPUT_PAKETE; i++)
 800072e:	2300      	movs	r3, #0
 8000730:	71fb      	strb	r3, [r7, #7]
 8000732:	e034      	b.n	800079e <CANwork+0x76>
	{
		if (CAN_Output_PaketListe[i].sende_time < (millis() - CAN_Output_PaketListe[i].sendeintervall))
 8000734:	79fa      	ldrb	r2, [r7, #7]
 8000736:	491e      	ldr	r1, [pc, #120]	; (80007b0 <CANwork+0x88>)
 8000738:	4613      	mov	r3, r2
 800073a:	00db      	lsls	r3, r3, #3
 800073c:	1a9b      	subs	r3, r3, r2
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	440b      	add	r3, r1
 8000742:	3318      	adds	r3, #24
 8000744:	681c      	ldr	r4, [r3, #0]
 8000746:	f000 fdf5 	bl	8001334 <millis>
 800074a:	4601      	mov	r1, r0
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	4818      	ldr	r0, [pc, #96]	; (80007b0 <CANwork+0x88>)
 8000750:	4613      	mov	r3, r2
 8000752:	00db      	lsls	r3, r3, #3
 8000754:	1a9b      	subs	r3, r3, r2
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	4403      	add	r3, r0
 800075a:	3314      	adds	r3, #20
 800075c:	881b      	ldrh	r3, [r3, #0]
 800075e:	1acb      	subs	r3, r1, r3
 8000760:	429c      	cmp	r4, r3
 8000762:	d219      	bcs.n	8000798 <CANwork+0x70>
		{
			if (CANwrite(&CAN_Output_PaketListe[i].msg, false) != 1)
 8000764:	79fa      	ldrb	r2, [r7, #7]
 8000766:	4613      	mov	r3, r2
 8000768:	00db      	lsls	r3, r3, #3
 800076a:	1a9b      	subs	r3, r3, r2
 800076c:	009b      	lsls	r3, r3, #2
 800076e:	4a10      	ldr	r2, [pc, #64]	; (80007b0 <CANwork+0x88>)
 8000770:	4413      	add	r3, r2
 8000772:	2100      	movs	r1, #0
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff3d 	bl	80005f4 <CANwrite>
 800077a:	4603      	mov	r3, r0
 800077c:	2b01      	cmp	r3, #1
 800077e:	d10b      	bne.n	8000798 <CANwork+0x70>
			{

			}
			else
			{
				CAN_Output_PaketListe[i].sende_time = millis();
 8000780:	79fc      	ldrb	r4, [r7, #7]
 8000782:	f000 fdd7 	bl	8001334 <millis>
 8000786:	4602      	mov	r2, r0
 8000788:	4909      	ldr	r1, [pc, #36]	; (80007b0 <CANwork+0x88>)
 800078a:	4623      	mov	r3, r4
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	1b1b      	subs	r3, r3, r4
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	440b      	add	r3, r1
 8000794:	3318      	adds	r3, #24
 8000796:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < ANZAHL_OUTPUT_PAKETE; i++)
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	3301      	adds	r3, #1
 800079c:	71fb      	strb	r3, [r7, #7]
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	2b06      	cmp	r3, #6
 80007a2:	d9c7      	bls.n	8000734 <CANwork+0xc>
			}
		}
	}
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd90      	pop	{r4, r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200000a4 	.word	0x200000a4

080007b4 <CAN_Nachricht>:
//----------------------------------------------------------------------

// CAN Nachricht definieren, Datentyp anpassen
//----------------------------------------------------------------------
CAN_PaketTypeDef CAN_Nachricht(uint16_t id, uint8_t length, uint16_t sendeintervall, uint32_t sende_time)
{
 80007b4:	b4b0      	push	{r4, r5, r7}
 80007b6:	b08d      	sub	sp, #52	; 0x34
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	60f8      	str	r0, [r7, #12]
 80007bc:	4608      	mov	r0, r1
 80007be:	4611      	mov	r1, r2
 80007c0:	461a      	mov	r2, r3
 80007c2:	4603      	mov	r3, r0
 80007c4:	817b      	strh	r3, [r7, #10]
 80007c6:	460b      	mov	r3, r1
 80007c8:	727b      	strb	r3, [r7, #9]
 80007ca:	4613      	mov	r3, r2
 80007cc:	80fb      	strh	r3, [r7, #6]
	CAN_PaketTypeDef TxHeader;

	TxHeader.msg.id = id;
 80007ce:	897b      	ldrh	r3, [r7, #10]
 80007d0:	617b      	str	r3, [r7, #20]
	TxHeader.msg.len = length;
 80007d2:	7a7b      	ldrb	r3, [r7, #9]
 80007d4:	773b      	strb	r3, [r7, #28]
	TxHeader.sendeintervall = sendeintervall - 1;
 80007d6:	88fb      	ldrh	r3, [r7, #6]
 80007d8:	3b01      	subs	r3, #1
 80007da:	b29b      	uxth	r3, r3
 80007dc:	853b      	strh	r3, [r7, #40]	; 0x28
	TxHeader.sende_time = sende_time;
 80007de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80007e0:	62fb      	str	r3, [r7, #44]	; 0x2c

	return TxHeader;
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	461d      	mov	r5, r3
 80007e6:	f107 0414 	add.w	r4, r7, #20
 80007ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007ee:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80007f2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80007f6:	68f8      	ldr	r0, [r7, #12]
 80007f8:	3734      	adds	r7, #52	; 0x34
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bcb0      	pop	{r4, r5, r7}
 80007fe:	4770      	bx	lr

08000800 <isInitialized>:
//----------------------------------------------------------------------

// Abfrage, ob Ringbuffer initialisiert ist
//----------------------------------------------------------------------
bool isInitialized(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
	return rxBuffer != 0;
 8000804:	4b05      	ldr	r3, [pc, #20]	; (800081c <isInitialized+0x1c>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	bf14      	ite	ne
 800080c:	2301      	movne	r3, #1
 800080e:	2300      	moveq	r3, #0
 8000810:	b2db      	uxtb	r3, r3
}
 8000812:	4618      	mov	r0, r3
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	20000098 	.word	0x20000098

08000820 <initializeBuffer>:
//----------------------------------------------------------------------

// Initialisiere Ringbuffer
//----------------------------------------------------------------------
void initializeBuffer(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
	if (isInitialized())
 8000824:	f7ff ffec 	bl	8000800 <isInitialized>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d134      	bne.n	8000898 <initializeBuffer+0x78>
		return;

	// Konfiguriere den Sende Ringbuffer
	if (txBuffer == 0)
 800082e:	4b1b      	ldr	r3, [pc, #108]	; (800089c <initializeBuffer+0x7c>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d10d      	bne.n	8000852 <initializeBuffer+0x32>
	{
		txBuffer = (CAN_message_t *)malloc(sizeTxBuffer * sizeof(CAN_message_t));
 8000836:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <initializeBuffer+0x80>)
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	461a      	mov	r2, r3
 800083c:	4613      	mov	r3, r2
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	4413      	add	r3, r2
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	4618      	mov	r0, r3
 8000846:	f007 faa1 	bl	8007d8c <malloc>
 800084a:	4603      	mov	r3, r0
 800084c:	461a      	mov	r2, r3
 800084e:	4b13      	ldr	r3, [pc, #76]	; (800089c <initializeBuffer+0x7c>)
 8000850:	601a      	str	r2, [r3, #0]
	}

	initRingBuffer(&txRing, txBuffer, sizeTxBuffer);
 8000852:	4b12      	ldr	r3, [pc, #72]	; (800089c <initializeBuffer+0x7c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a12      	ldr	r2, [pc, #72]	; (80008a0 <initializeBuffer+0x80>)
 8000858:	8812      	ldrh	r2, [r2, #0]
 800085a:	4619      	mov	r1, r3
 800085c:	4811      	ldr	r0, [pc, #68]	; (80008a4 <initializeBuffer+0x84>)
 800085e:	f000 f829 	bl	80008b4 <initRingBuffer>

	// Konfiguriere den Empfang Ringbuffer
	if (rxBuffer == 0)
 8000862:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <initializeBuffer+0x88>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d10d      	bne.n	8000886 <initializeBuffer+0x66>
	{
		rxBuffer = (CAN_message_t *)malloc(sizeRxBuffer * sizeof(CAN_message_t));
 800086a:	4b10      	ldr	r3, [pc, #64]	; (80008ac <initializeBuffer+0x8c>)
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	461a      	mov	r2, r3
 8000870:	4613      	mov	r3, r2
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	4413      	add	r3, r2
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	4618      	mov	r0, r3
 800087a:	f007 fa87 	bl	8007d8c <malloc>
 800087e:	4603      	mov	r3, r0
 8000880:	461a      	mov	r2, r3
 8000882:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <initializeBuffer+0x88>)
 8000884:	601a      	str	r2, [r3, #0]
	}

	initRingBuffer(&rxRing, rxBuffer, sizeRxBuffer);
 8000886:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <initializeBuffer+0x88>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a08      	ldr	r2, [pc, #32]	; (80008ac <initializeBuffer+0x8c>)
 800088c:	8812      	ldrh	r2, [r2, #0]
 800088e:	4619      	mov	r1, r3
 8000890:	4807      	ldr	r0, [pc, #28]	; (80008b0 <initializeBuffer+0x90>)
 8000892:	f000 f80f 	bl	80008b4 <initRingBuffer>
 8000896:	e000      	b.n	800089a <initializeBuffer+0x7a>
		return;
 8000898:	bf00      	nop
}
 800089a:	bd80      	pop	{r7, pc}
 800089c:	2000009c 	.word	0x2000009c
 80008a0:	20000096 	.word	0x20000096
 80008a4:	20000088 	.word	0x20000088
 80008a8:	20000098 	.word	0x20000098
 80008ac:	20000094 	.word	0x20000094
 80008b0:	2000007c 	.word	0x2000007c

080008b4 <initRingBuffer>:
//----------------------------------------------------------------------

// Initialisiere Ringbuffer
//----------------------------------------------------------------------
void initRingBuffer(RingbufferTypeDef *ring, volatile CAN_message_t *buffer, uint32_t size)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	60b9      	str	r1, [r7, #8]
 80008be:	607a      	str	r2, [r7, #4]
	ring->buffer = buffer;
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	68ba      	ldr	r2, [r7, #8]
 80008c4:	609a      	str	r2, [r3, #8]
	ring->size = size;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	b29a      	uxth	r2, r3
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	809a      	strh	r2, [r3, #4]
	ring->head = 0;
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	2200      	movs	r2, #0
 80008d2:	801a      	strh	r2, [r3, #0]
	ring->tail = 0;
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	2200      	movs	r2, #0
 80008d8:	805a      	strh	r2, [r3, #2]
}
 80008da:	bf00      	nop
 80008dc:	3714      	adds	r7, #20
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr

080008e6 <addToRingBuffer>:
//----------------------------------------------------------------------

// Nachricht zum Ring hinzufuegen
//----------------------------------------------------------------------
bool addToRingBuffer(RingbufferTypeDef *ring, CAN_message_t *msg)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b084      	sub	sp, #16
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	6078      	str	r0, [r7, #4]
 80008ee:	6039      	str	r1, [r7, #0]
	uint16_t nextEntry;
	nextEntry = (ring->head + 1) % ring->size;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	3301      	adds	r3, #1
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	8892      	ldrh	r2, [r2, #4]
 80008fc:	fb93 f1f2 	sdiv	r1, r3, r2
 8000900:	fb01 f202 	mul.w	r2, r1, r2
 8000904:	1a9b      	subs	r3, r3, r2
 8000906:	81fb      	strh	r3, [r7, #14]

	// Pruefe, ob Ringbuffer gefuellt ist
	if (nextEntry == ring->tail)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	885b      	ldrh	r3, [r3, #2]
 800090c:	b29b      	uxth	r3, r3
 800090e:	89fa      	ldrh	r2, [r7, #14]
 8000910:	429a      	cmp	r2, r3
 8000912:	d101      	bne.n	8000918 <addToRingBuffer+0x32>
		return false;
 8000914:	2300      	movs	r3, #0
 8000916:	e013      	b.n	8000940 <addToRingBuffer+0x5a>

	// Fuege Element zum Ring hinzu
	memcpy((void *)&ring->buffer[ring->head], (void *)msg, sizeof(CAN_message_t));
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	881b      	ldrh	r3, [r3, #0]
 8000920:	b29b      	uxth	r3, r3
 8000922:	4619      	mov	r1, r3
 8000924:	460b      	mov	r3, r1
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	440b      	add	r3, r1
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	4413      	add	r3, r2
 800092e:	2214      	movs	r2, #20
 8000930:	6839      	ldr	r1, [r7, #0]
 8000932:	4618      	mov	r0, r3
 8000934:	f007 fb66 	bl	8008004 <memcpy>

	// Ringbuffer Kopf hochzaehlen
	ring->head = nextEntry;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	89fa      	ldrh	r2, [r7, #14]
 800093c:	801a      	strh	r2, [r3, #0]

	return true;
 800093e:	2301      	movs	r3, #1
}
 8000940:	4618      	mov	r0, r3
 8000942:	3710      	adds	r7, #16
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}

08000948 <removeFromRingBuffer>:
//----------------------------------------------------------------------

// Nachricht von Ring entfernen
//----------------------------------------------------------------------
bool removeFromRingBuffer(RingbufferTypeDef *ring, CAN_message_t *msg)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
	// Pruefen, ob Nachrichten im Ring sind
	if (isRingBufferEmpty(ring) == true)
 8000952:	6878      	ldr	r0, [r7, #4]
 8000954:	f000 f828 	bl	80009a8 <isRingBufferEmpty>
 8000958:	4603      	mov	r3, r0
 800095a:	2b01      	cmp	r3, #1
 800095c:	d101      	bne.n	8000962 <removeFromRingBuffer+0x1a>
		return false;
 800095e:	2300      	movs	r3, #0
 8000960:	e01e      	b.n	80009a0 <removeFromRingBuffer+0x58>

	// Kopiere Nachricht
	memcpy((void *)msg, (void *)&ring->buffer[ring->tail], sizeof(CAN_message_t));
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	689a      	ldr	r2, [r3, #8]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	885b      	ldrh	r3, [r3, #2]
 800096a:	b29b      	uxth	r3, r3
 800096c:	4619      	mov	r1, r3
 800096e:	460b      	mov	r3, r1
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	440b      	add	r3, r1
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	4413      	add	r3, r2
 8000978:	2214      	movs	r2, #20
 800097a:	4619      	mov	r1, r3
 800097c:	6838      	ldr	r0, [r7, #0]
 800097e:	f007 fb41 	bl	8008004 <memcpy>

	// Ringbuffer Schwanz hochzaehlen
	ring->tail = (ring->tail + 1) % ring->size;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	885b      	ldrh	r3, [r3, #2]
 8000986:	b29b      	uxth	r3, r3
 8000988:	3301      	adds	r3, #1
 800098a:	687a      	ldr	r2, [r7, #4]
 800098c:	8892      	ldrh	r2, [r2, #4]
 800098e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000992:	fb01 f202 	mul.w	r2, r1, r2
 8000996:	1a9b      	subs	r3, r3, r2
 8000998:	b29a      	uxth	r2, r3
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	805a      	strh	r2, [r3, #2]

	return true;
 800099e:	2301      	movs	r3, #1
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <isRingBufferEmpty>:
//----------------------------------------------------------------------

// Abfrage, ob Ringbuffer Nachrichten hat
//----------------------------------------------------------------------
bool isRingBufferEmpty(RingbufferTypeDef *ring)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	if (ring->head == ring->tail)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	885b      	ldrh	r3, [r3, #2]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	429a      	cmp	r2, r3
 80009be:	d101      	bne.n	80009c4 <isRingBufferEmpty+0x1c>
		return true;
 80009c0:	2301      	movs	r3, #1
 80009c2:	e000      	b.n	80009c6 <isRingBufferEmpty+0x1e>

	return false;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <HAL_CAN_TxMailbox0CompleteCallback>:
//----------------------------------------------------------------------

// Sendeinterrupt Mailbox 0
//----------------------------------------------------------------------
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *CanHandler)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b088      	sub	sp, #32
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	CAN_message_t txmsg;

	// Wenn CAN1 Nachricht gesendet hat
	if (CanHandler->Instance == CAN3)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a0a      	ldr	r2, [pc, #40]	; (8000a0c <HAL_CAN_TxMailbox0CompleteCallback+0x38>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d10e      	bne.n	8000a04 <HAL_CAN_TxMailbox0CompleteCallback+0x30>
	{
		if (removeFromRingBuffer(&txRing, &txmsg) == true)
 80009e6:	f107 030c 	add.w	r3, r7, #12
 80009ea:	4619      	mov	r1, r3
 80009ec:	4808      	ldr	r0, [pc, #32]	; (8000a10 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 80009ee:	f7ff ffab 	bl	8000948 <removeFromRingBuffer>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d105      	bne.n	8000a04 <HAL_CAN_TxMailbox0CompleteCallback+0x30>
		{
			CANwrite(&txmsg, true);
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2101      	movs	r1, #1
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff fdf8 	bl	80005f4 <CANwrite>
		}
	}

	// TODO CAN2 und CAN3 hinzufuegen
}
 8000a04:	bf00      	nop
 8000a06:	3720      	adds	r7, #32
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40003400 	.word	0x40003400
 8000a10:	20000088 	.word	0x20000088

08000a14 <HAL_CAN_TxMailbox1CompleteCallback>:
//----------------------------------------------------------------------

// Sendeinterrupt Mailbox 1
//----------------------------------------------------------------------
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *CanHandler)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
	CAN_message_t txmsg;

	// Wenn CAN1 Nachricht gesendet hat
	if (CanHandler->Instance == CAN3)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a0a      	ldr	r2, [pc, #40]	; (8000a4c <HAL_CAN_TxMailbox1CompleteCallback+0x38>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d10e      	bne.n	8000a44 <HAL_CAN_TxMailbox1CompleteCallback+0x30>
	{
		if (removeFromRingBuffer(&txRing, &txmsg) == true)
 8000a26:	f107 030c 	add.w	r3, r7, #12
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4808      	ldr	r0, [pc, #32]	; (8000a50 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 8000a2e:	f7ff ff8b 	bl	8000948 <removeFromRingBuffer>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d105      	bne.n	8000a44 <HAL_CAN_TxMailbox1CompleteCallback+0x30>
		{
			CANwrite(&txmsg, true);
 8000a38:	f107 030c 	add.w	r3, r7, #12
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff fdd8 	bl	80005f4 <CANwrite>
		}
	}

	// TODO CAN2 und CAN3 hinzufuegen
}
 8000a44:	bf00      	nop
 8000a46:	3720      	adds	r7, #32
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	40003400 	.word	0x40003400
 8000a50:	20000088 	.word	0x20000088

08000a54 <HAL_CAN_TxMailbox2CompleteCallback>:
//----------------------------------------------------------------------

// Sendeinterrupt Mailbox 2
//----------------------------------------------------------------------
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *CanHandler)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b088      	sub	sp, #32
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	CAN_message_t txmsg;

	// Wenn CAN1 Nachricht gesendet hat
	if (CanHandler->Instance == CAN3)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a0a      	ldr	r2, [pc, #40]	; (8000a8c <HAL_CAN_TxMailbox2CompleteCallback+0x38>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d10e      	bne.n	8000a84 <HAL_CAN_TxMailbox2CompleteCallback+0x30>
	{
		if (removeFromRingBuffer(&txRing, &txmsg) == true)
 8000a66:	f107 030c 	add.w	r3, r7, #12
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4808      	ldr	r0, [pc, #32]	; (8000a90 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 8000a6e:	f7ff ff6b 	bl	8000948 <removeFromRingBuffer>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d105      	bne.n	8000a84 <HAL_CAN_TxMailbox2CompleteCallback+0x30>
		{
			CANwrite(&txmsg, true);
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fdb8 	bl	80005f4 <CANwrite>
		}
	}

	// TODO CAN2 und CAN3 hinzufuegen
}
 8000a84:	bf00      	nop
 8000a86:	3720      	adds	r7, #32
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40003400 	.word	0x40003400
 8000a90:	20000088 	.word	0x20000088

08000a94 <HAL_CAN_RxFifo0MsgPendingCallback>:
//----------------------------------------------------------------------

// Empfanginterrupt FIFO0
//----------------------------------------------------------------------
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandler)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08e      	sub	sp, #56	; 0x38
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	CAN_message_t rxmsg;
	CAN_RxHeaderTypeDef RxHeader;

	// Schreibe Nachricht von CAN-Bus in Ringbuffer
	if (HAL_CAN_GetRxMessage(CanHandler, CAN_RX_FIFO0, &RxHeader, rxmsg.buf) == HAL_OK)
 8000a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aa0:	3309      	adds	r3, #9
 8000aa2:	f107 0208 	add.w	r2, r7, #8
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f002 ff99 	bl	80039e0 <HAL_CAN_GetRxMessage>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d136      	bne.n	8000b22 <HAL_CAN_RxFifo0MsgPendingCallback+0x8e>
	{
		if (RxHeader.IDE == CAN_ID_STD)
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d108      	bne.n	8000acc <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
		{
			rxmsg.id = RxHeader.StdId;
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	627b      	str	r3, [r7, #36]	; 0x24
			rxmsg.flags.extended = 0;
 8000abe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000ac2:	f36f 0300 	bfc	r3, #0, #1
 8000ac6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8000aca:	e007      	b.n	8000adc <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
		}
		else
		{
			rxmsg.id = RxHeader.ExtId;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	627b      	str	r3, [r7, #36]	; 0x24
			rxmsg.flags.extended = 1;
 8000ad0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		}

		rxmsg.flags.remote = RxHeader.RTR;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000ae8:	f362 0341 	bfi	r3, r2, #1, #1
 8000aec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		rxmsg.mb = RxHeader.FilterMatchIndex;
 8000af0:	6a3b      	ldr	r3, [r7, #32]
 8000af2:	b25b      	sxtb	r3, r3
 8000af4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		rxmsg.timestamp = RxHeader.Timestamp;
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	853b      	strh	r3, [r7, #40]	; 0x28
		rxmsg.len = RxHeader.DLC;
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

		// TODO Ringbuffer fuer einzelne CAN-Busse erstellen
		if (CanHandler->Instance == CAN3)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a08      	ldr	r2, [pc, #32]	; (8000b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d108      	bne.n	8000b22 <HAL_CAN_RxFifo0MsgPendingCallback+0x8e>
		{
			rxmsg.bus = 1;
 8000b10:	2301      	movs	r3, #1
 8000b12:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			addToRingBuffer(&rxRing, &rxmsg);
 8000b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4804      	ldr	r0, [pc, #16]	; (8000b30 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8000b1e:	f7ff fee2 	bl	80008e6 <addToRingBuffer>
		}

		// TODO CAN2 und CAN3 hinzufuegen
	}
}
 8000b22:	bf00      	nop
 8000b24:	3738      	adds	r7, #56	; 0x38
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40003400 	.word	0x40003400
 8000b30:	2000007c 	.word	0x2000007c

08000b34 <CAN3_RX0_IRQHandler>:
//----------------------------------------------------------------------

// RX IRQ Handler
//----------------------------------------------------------------------
void CAN3_RX0_IRQHandler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan3);
 8000b38:	4802      	ldr	r0, [pc, #8]	; (8000b44 <CAN3_RX0_IRQHandler+0x10>)
 8000b3a:	f003 f8b0 	bl	8003c9e <HAL_CAN_IRQHandler>
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	2000021c 	.word	0x2000021c

08000b48 <CAN3_TX_IRQHandler>:
//----------------------------------------------------------------------

// TX IRQ Handler
//----------------------------------------------------------------------
void CAN3_TX_IRQHandler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan3);
 8000b4c:	4802      	ldr	r0, [pc, #8]	; (8000b58 <CAN3_TX_IRQHandler+0x10>)
 8000b4e:	f003 f8a6 	bl	8003c9e <HAL_CAN_IRQHandler>
}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	2000021c 	.word	0x2000021c

08000b5c <CAN_config>:
//----------------------------------------------------------------------

// Konfiguriere CAN Nachrichten
//----------------------------------------------------------------------
void CAN_config(void)
{
 8000b5c:	b5b0      	push	{r4, r5, r7, lr}
 8000b5e:	b08a      	sub	sp, #40	; 0x28
 8000b60:	af02      	add	r7, sp, #8
	CAN_Output_PaketListe[0] = CAN_Nachricht(BMS_CAN_SAFETY, 6, 100, 17);
 8000b62:	4c42      	ldr	r4, [pc, #264]	; (8000c6c <CAN_config+0x110>)
 8000b64:	4638      	mov	r0, r7
 8000b66:	2311      	movs	r3, #17
 8000b68:	9300      	str	r3, [sp, #0]
 8000b6a:	2364      	movs	r3, #100	; 0x64
 8000b6c:	2206      	movs	r2, #6
 8000b6e:	f44f 719c 	mov.w	r1, #312	; 0x138
 8000b72:	f7ff fe1f 	bl	80007b4 <CAN_Nachricht>
 8000b76:	4625      	mov	r5, r4
 8000b78:	463c      	mov	r4, r7
 8000b7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b7e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000b82:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	CAN_Output_PaketListe[1] = CAN_Nachricht(BMS_CAN_DIGITAL_OUT, 5, 200, 13);
 8000b86:	4c39      	ldr	r4, [pc, #228]	; (8000c6c <CAN_config+0x110>)
 8000b88:	4638      	mov	r0, r7
 8000b8a:	230d      	movs	r3, #13
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	23c8      	movs	r3, #200	; 0xc8
 8000b90:	2205      	movs	r2, #5
 8000b92:	f240 2137 	movw	r1, #567	; 0x237
 8000b96:	f7ff fe0d 	bl	80007b4 <CAN_Nachricht>
 8000b9a:	341c      	adds	r4, #28
 8000b9c:	463d      	mov	r5, r7
 8000b9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ba6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	CAN_Output_PaketListe[2] = CAN_Nachricht(BMS_CAN_DIGITAL_IN, 4, 200, 14);
 8000baa:	4c30      	ldr	r4, [pc, #192]	; (8000c6c <CAN_config+0x110>)
 8000bac:	4638      	mov	r0, r7
 8000bae:	230e      	movs	r3, #14
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	23c8      	movs	r3, #200	; 0xc8
 8000bb4:	2204      	movs	r2, #4
 8000bb6:	f44f 710e 	mov.w	r1, #568	; 0x238
 8000bba:	f7ff fdfb 	bl	80007b4 <CAN_Nachricht>
 8000bbe:	3438      	adds	r4, #56	; 0x38
 8000bc0:	463d      	mov	r5, r7
 8000bc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	CAN_Output_PaketListe[3] = CAN_Nachricht(BMS_CAN_ANALOG_IN, 8, 500, 7);
 8000bce:	4c27      	ldr	r4, [pc, #156]	; (8000c6c <CAN_config+0x110>)
 8000bd0:	4638      	mov	r0, r7
 8000bd2:	2307      	movs	r3, #7
 8000bd4:	9300      	str	r3, [sp, #0]
 8000bd6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000bda:	2208      	movs	r2, #8
 8000bdc:	f240 2139 	movw	r1, #569	; 0x239
 8000be0:	f7ff fde8 	bl	80007b4 <CAN_Nachricht>
 8000be4:	3454      	adds	r4, #84	; 0x54
 8000be6:	463d      	mov	r5, r7
 8000be8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bf0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	CAN_Output_PaketListe[4] = CAN_Nachricht(BMS_CAN_TEMPERATUR, 8, 500, 24);
 8000bf4:	4c1d      	ldr	r4, [pc, #116]	; (8000c6c <CAN_config+0x110>)
 8000bf6:	4638      	mov	r0, r7
 8000bf8:	2318      	movs	r3, #24
 8000bfa:	9300      	str	r3, [sp, #0]
 8000bfc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c00:	2208      	movs	r2, #8
 8000c02:	f44f 61a7 	mov.w	r1, #1336	; 0x538
 8000c06:	f7ff fdd5 	bl	80007b4 <CAN_Nachricht>
 8000c0a:	3470      	adds	r4, #112	; 0x70
 8000c0c:	463d      	mov	r5, r7
 8000c0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c12:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c16:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	CAN_Output_PaketListe[5] = CAN_Nachricht(BMS_CAN_STATUS, 1, 200, 5);
 8000c1a:	4c14      	ldr	r4, [pc, #80]	; (8000c6c <CAN_config+0x110>)
 8000c1c:	4638      	mov	r0, r7
 8000c1e:	2305      	movs	r3, #5
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	23c8      	movs	r3, #200	; 0xc8
 8000c24:	2201      	movs	r2, #1
 8000c26:	f44f 61ac 	mov.w	r1, #1376	; 0x560
 8000c2a:	f7ff fdc3 	bl	80007b4 <CAN_Nachricht>
 8000c2e:	348c      	adds	r4, #140	; 0x8c
 8000c30:	463d      	mov	r5, r7
 8000c32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	CAN_Output_PaketListe[6] = CAN_Nachricht(BMS_CAN_IMD, 5, 200, 12);
 8000c3e:	4c0b      	ldr	r4, [pc, #44]	; (8000c6c <CAN_config+0x110>)
 8000c40:	4638      	mov	r0, r7
 8000c42:	230c      	movs	r3, #12
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	23c8      	movs	r3, #200	; 0xc8
 8000c48:	2205      	movs	r2, #5
 8000c4a:	f240 5105 	movw	r1, #1285	; 0x505
 8000c4e:	f7ff fdb1 	bl	80007b4 <CAN_Nachricht>
 8000c52:	34a8      	adds	r4, #168	; 0xa8
 8000c54:	463d      	mov	r5, r7
 8000c56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c5a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000c62:	bf00      	nop
 8000c64:	3720      	adds	r7, #32
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bdb0      	pop	{r4, r5, r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200000a4 	.word	0x200000a4

08000c70 <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 8000c76:	2114      	movs	r1, #20
 8000c78:	483d      	ldr	r0, [pc, #244]	; (8000d70 <collectHardwareInfo+0x100>)
 8000c7a:	f7ff fc63 	bl	8000544 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 8000c7e:	f002 f8ed 	bl	8002e5c <HAL_GetDEVID>
 8000c82:	4603      	mov	r3, r0
 8000c84:	210a      	movs	r1, #10
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fc70 	bl	800056c <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 8000c8c:	2116      	movs	r1, #22
 8000c8e:	4839      	ldr	r0, [pc, #228]	; (8000d74 <collectHardwareInfo+0x104>)
 8000c90:	f7ff fc58 	bl	8000544 <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 8000c94:	f002 f8d6 	bl	8002e44 <HAL_GetREVID>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	f242 0201 	movw	r2, #8193	; 0x2001
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d016      	beq.n	8000cd0 <collectHardwareInfo+0x60>
 8000ca2:	f242 0201 	movw	r2, #8193	; 0x2001
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d817      	bhi.n	8000cda <collectHardwareInfo+0x6a>
 8000caa:	f241 0201 	movw	r2, #4097	; 0x1001
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d004      	beq.n	8000cbc <collectHardwareInfo+0x4c>
 8000cb2:	f241 0203 	movw	r2, #4099	; 0x1003
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d005      	beq.n	8000cc6 <collectHardwareInfo+0x56>
 8000cba:	e00e      	b.n	8000cda <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 8000cbc:	2101      	movs	r1, #1
 8000cbe:	482e      	ldr	r0, [pc, #184]	; (8000d78 <collectHardwareInfo+0x108>)
 8000cc0:	f7ff fc40 	bl	8000544 <uartTransmit>
			break;
 8000cc4:	e011      	b.n	8000cea <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 8000cc6:	2101      	movs	r1, #1
 8000cc8:	482c      	ldr	r0, [pc, #176]	; (8000d7c <collectHardwareInfo+0x10c>)
 8000cca:	f7ff fc3b 	bl	8000544 <uartTransmit>
			break;
 8000cce:	e00c      	b.n	8000cea <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	482b      	ldr	r0, [pc, #172]	; (8000d80 <collectHardwareInfo+0x110>)
 8000cd4:	f7ff fc36 	bl	8000544 <uartTransmit>
			break;
 8000cd8:	e007      	b.n	8000cea <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 8000cda:	f002 f8b3 	bl	8002e44 <HAL_GetREVID>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	210a      	movs	r1, #10
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fc42 	bl	800056c <uartTransmitNumber>
			break;
 8000ce8:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 8000cea:	2114      	movs	r1, #20
 8000cec:	4825      	ldr	r0, [pc, #148]	; (8000d84 <collectHardwareInfo+0x114>)
 8000cee:	f7ff fc29 	bl	8000544 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 8000cf2:	f004 f8cf 	bl	8004e94 <HAL_RCC_GetSysClockFreq>
 8000cf6:	6078      	str	r0, [r7, #4]
		frequency = frequency / 1000000;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a23      	ldr	r2, [pc, #140]	; (8000d88 <collectHardwareInfo+0x118>)
 8000cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8000d00:	0c9b      	lsrs	r3, r3, #18
 8000d02:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 8000d04:	210a      	movs	r1, #10
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f7ff fc30 	bl	800056c <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 8000d0c:	2104      	movs	r1, #4
 8000d0e:	481f      	ldr	r0, [pc, #124]	; (8000d8c <collectHardwareInfo+0x11c>)
 8000d10:	f7ff fc18 	bl	8000544 <uartTransmit>


	uartTransmit("\n", 1);
 8000d14:	2101      	movs	r1, #1
 8000d16:	481e      	ldr	r0, [pc, #120]	; (8000d90 <collectHardwareInfo+0x120>)
 8000d18:	f7ff fc14 	bl	8000544 <uartTransmit>
	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 8000d1c:	2110      	movs	r1, #16
 8000d1e:	481d      	ldr	r0, [pc, #116]	; (8000d94 <collectHardwareInfo+0x124>)
 8000d20:	f7ff fc10 	bl	8000544 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 8000d24:	f002 f8a8 	bl	8002e78 <HAL_GetUIDw0>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2110      	movs	r1, #16
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fc1d 	bl	800056c <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000d32:	2101      	movs	r1, #1
 8000d34:	4818      	ldr	r0, [pc, #96]	; (8000d98 <collectHardwareInfo+0x128>)
 8000d36:	f7ff fc05 	bl	8000544 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 8000d3a:	f002 f8a9 	bl	8002e90 <HAL_GetUIDw1>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2110      	movs	r1, #16
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff fc12 	bl	800056c <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000d48:	2101      	movs	r1, #1
 8000d4a:	4813      	ldr	r0, [pc, #76]	; (8000d98 <collectHardwareInfo+0x128>)
 8000d4c:	f7ff fbfa 	bl	8000544 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 8000d50:	f002 f8aa 	bl	8002ea8 <HAL_GetUIDw2>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2110      	movs	r1, #16
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff fc07 	bl	800056c <uartTransmitNumber>

	uartTransmit("\n", 1);
 8000d5e:	2101      	movs	r1, #1
 8000d60:	480b      	ldr	r0, [pc, #44]	; (8000d90 <collectHardwareInfo+0x120>)
 8000d62:	f7ff fbef 	bl	8000544 <uartTransmit>
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	08008038 	.word	0x08008038
 8000d74:	0800804c 	.word	0x0800804c
 8000d78:	08008064 	.word	0x08008064
 8000d7c:	08008068 	.word	0x08008068
 8000d80:	0800806c 	.word	0x0800806c
 8000d84:	08008070 	.word	0x08008070
 8000d88:	431bde83 	.word	0x431bde83
 8000d8c:	08008084 	.word	0x08008084
 8000d90:	0800808c 	.word	0x0800808c
 8000d94:	08008090 	.word	0x08008090
 8000d98:	080080a0 	.word	0x080080a0

08000d9c <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 8000da0:	2113      	movs	r1, #19
 8000da2:	4824      	ldr	r0, [pc, #144]	; (8000e34 <collectMiddlewareInfo+0x98>)
 8000da4:	f7ff fbce 	bl	8000544 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 8000da8:	210a      	movs	r1, #10
 8000daa:	2005      	movs	r0, #5
 8000dac:	f7ff fbde 	bl	800056c <uartTransmitNumber>
	uartTransmit(".", 1);
 8000db0:	2101      	movs	r1, #1
 8000db2:	4821      	ldr	r0, [pc, #132]	; (8000e38 <collectMiddlewareInfo+0x9c>)
 8000db4:	f7ff fbc6 	bl	8000544 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 8000db8:	210a      	movs	r1, #10
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f7ff fbd6 	bl	800056c <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 8000dc0:	2111      	movs	r1, #17
 8000dc2:	481e      	ldr	r0, [pc, #120]	; (8000e3c <collectMiddlewareInfo+0xa0>)
 8000dc4:	f7ff fbbe 	bl	8000544 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 8000dc8:	f002 f832 	bl	8002e30 <HAL_GetHalVersion>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	0e1b      	lsrs	r3, r3, #24
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	210a      	movs	r1, #10
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fbc9 	bl	800056c <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000dda:	2101      	movs	r1, #1
 8000ddc:	4816      	ldr	r0, [pc, #88]	; (8000e38 <collectMiddlewareInfo+0x9c>)
 8000dde:	f7ff fbb1 	bl	8000544 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 8000de2:	f002 f825 	bl	8002e30 <HAL_GetHalVersion>
 8000de6:	4603      	mov	r3, r0
 8000de8:	0c1b      	lsrs	r3, r3, #16
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	210a      	movs	r1, #10
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fbbc 	bl	800056c <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000df4:	2101      	movs	r1, #1
 8000df6:	4810      	ldr	r0, [pc, #64]	; (8000e38 <collectMiddlewareInfo+0x9c>)
 8000df8:	f7ff fba4 	bl	8000544 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 8000dfc:	f002 f818 	bl	8002e30 <HAL_GetHalVersion>
 8000e00:	4603      	mov	r3, r0
 8000e02:	0a1b      	lsrs	r3, r3, #8
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	210a      	movs	r1, #10
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff fbaf 	bl	800056c <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000e0e:	2101      	movs	r1, #1
 8000e10:	4809      	ldr	r0, [pc, #36]	; (8000e38 <collectMiddlewareInfo+0x9c>)
 8000e12:	f7ff fb97 	bl	8000544 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 8000e16:	f002 f80b 	bl	8002e30 <HAL_GetHalVersion>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	210a      	movs	r1, #10
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff fba3 	bl	800056c <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 8000e26:	2101      	movs	r1, #1
 8000e28:	4805      	ldr	r0, [pc, #20]	; (8000e40 <collectMiddlewareInfo+0xa4>)
 8000e2a:	f7ff fb8b 	bl	8000544 <uartTransmit>
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	080080a4 	.word	0x080080a4
 8000e38:	080080b8 	.word	0x080080b8
 8000e3c:	080080bc 	.word	0x080080bc
 8000e40:	0800808c 	.word	0x0800808c

08000e44 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 8000e48:	2110      	movs	r1, #16
 8000e4a:	4826      	ldr	r0, [pc, #152]	; (8000ee4 <collectSoftwareInfo+0xa0>)
 8000e4c:	f7ff fb7a 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 8000e50:	2108      	movs	r1, #8
 8000e52:	4825      	ldr	r0, [pc, #148]	; (8000ee8 <collectSoftwareInfo+0xa4>)
 8000e54:	f7ff fb76 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 8000e58:	2110      	movs	r1, #16
 8000e5a:	4824      	ldr	r0, [pc, #144]	; (8000eec <collectSoftwareInfo+0xa8>)
 8000e5c:	f7ff fb72 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 8000e60:	210e      	movs	r1, #14
 8000e62:	4823      	ldr	r0, [pc, #140]	; (8000ef0 <collectSoftwareInfo+0xac>)
 8000e64:	f7ff fb6e 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 8000e68:	210e      	movs	r1, #14
 8000e6a:	4822      	ldr	r0, [pc, #136]	; (8000ef4 <collectSoftwareInfo+0xb0>)
 8000e6c:	f7ff fb6a 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 8000e70:	2129      	movs	r1, #41	; 0x29
 8000e72:	4821      	ldr	r0, [pc, #132]	; (8000ef8 <collectSoftwareInfo+0xb4>)
 8000e74:	f7ff fb66 	bl	8000544 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000e78:	2101      	movs	r1, #1
 8000e7a:	4820      	ldr	r0, [pc, #128]	; (8000efc <collectSoftwareInfo+0xb8>)
 8000e7c:	f7ff fb62 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8000e80:	2115      	movs	r1, #21
 8000e82:	481f      	ldr	r0, [pc, #124]	; (8000f00 <collectSoftwareInfo+0xbc>)
 8000e84:	f7ff fb5e 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 8000e88:	2105      	movs	r1, #5
 8000e8a:	481e      	ldr	r0, [pc, #120]	; (8000f04 <collectSoftwareInfo+0xc0>)
 8000e8c:	f7ff fb5a 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8000e90:	2114      	movs	r1, #20
 8000e92:	481d      	ldr	r0, [pc, #116]	; (8000f08 <collectSoftwareInfo+0xc4>)
 8000e94:	f7ff fb56 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 8000e98:	2108      	movs	r1, #8
 8000e9a:	481c      	ldr	r0, [pc, #112]	; (8000f0c <collectSoftwareInfo+0xc8>)
 8000e9c:	f7ff fb52 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 8000ea0:	2115      	movs	r1, #21
 8000ea2:	481b      	ldr	r0, [pc, #108]	; (8000f10 <collectSoftwareInfo+0xcc>)
 8000ea4:	f7ff fb4e 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 8000ea8:	2111      	movs	r1, #17
 8000eaa:	481a      	ldr	r0, [pc, #104]	; (8000f14 <collectSoftwareInfo+0xd0>)
 8000eac:	f7ff fb4a 	bl	8000544 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	4812      	ldr	r0, [pc, #72]	; (8000efc <collectSoftwareInfo+0xb8>)
 8000eb4:	f7ff fb46 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 8000eb8:	2110      	movs	r1, #16
 8000eba:	4817      	ldr	r0, [pc, #92]	; (8000f18 <collectSoftwareInfo+0xd4>)
 8000ebc:	f7ff fb42 	bl	8000544 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 8000ec0:	210b      	movs	r1, #11
 8000ec2:	4816      	ldr	r0, [pc, #88]	; (8000f1c <collectSoftwareInfo+0xd8>)
 8000ec4:	f7ff fb3e 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 8000ec8:	2110      	movs	r1, #16
 8000eca:	4815      	ldr	r0, [pc, #84]	; (8000f20 <collectSoftwareInfo+0xdc>)
 8000ecc:	f7ff fb3a 	bl	8000544 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 8000ed0:	2109      	movs	r1, #9
 8000ed2:	4814      	ldr	r0, [pc, #80]	; (8000f24 <collectSoftwareInfo+0xe0>)
 8000ed4:	f7ff fb36 	bl	8000544 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000ed8:	2101      	movs	r1, #1
 8000eda:	4808      	ldr	r0, [pc, #32]	; (8000efc <collectSoftwareInfo+0xb8>)
 8000edc:	f7ff fb32 	bl	8000544 <uartTransmit>
}
 8000ee0:	bf00      	nop
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	080080d0 	.word	0x080080d0
 8000ee8:	080080e0 	.word	0x080080e0
 8000eec:	080080e8 	.word	0x080080e8
 8000ef0:	080080f8 	.word	0x080080f8
 8000ef4:	08008108 	.word	0x08008108
 8000ef8:	08008118 	.word	0x08008118
 8000efc:	0800808c 	.word	0x0800808c
 8000f00:	08008144 	.word	0x08008144
 8000f04:	0800815c 	.word	0x0800815c
 8000f08:	08008164 	.word	0x08008164
 8000f0c:	08008178 	.word	0x08008178
 8000f10:	08008180 	.word	0x08008180
 8000f14:	08008198 	.word	0x08008198
 8000f18:	080081ac 	.word	0x080081ac
 8000f1c:	080081bc 	.word	0x080081bc
 8000f20:	080081c8 	.word	0x080081c8
 8000f24:	080081d8 	.word	0x080081d8

08000f28 <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 8000f2c:	2114      	movs	r1, #20
 8000f2e:	4814      	ldr	r0, [pc, #80]	; (8000f80 <collectGitcounts+0x58>)
 8000f30:	f7ff fb08 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 8000f34:	2103      	movs	r1, #3
 8000f36:	4813      	ldr	r0, [pc, #76]	; (8000f84 <collectGitcounts+0x5c>)
 8000f38:	f7ff fb04 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 8000f3c:	2116      	movs	r1, #22
 8000f3e:	4812      	ldr	r0, [pc, #72]	; (8000f88 <collectGitcounts+0x60>)
 8000f40:	f7ff fb00 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 8000f44:	2103      	movs	r1, #3
 8000f46:	4811      	ldr	r0, [pc, #68]	; (8000f8c <collectGitcounts+0x64>)
 8000f48:	f7ff fafc 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 8000f4c:	211b      	movs	r1, #27
 8000f4e:	4810      	ldr	r0, [pc, #64]	; (8000f90 <collectGitcounts+0x68>)
 8000f50:	f7ff faf8 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 8000f54:	2103      	movs	r1, #3
 8000f56:	480f      	ldr	r0, [pc, #60]	; (8000f94 <collectGitcounts+0x6c>)
 8000f58:	f7ff faf4 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8000f5c:	2115      	movs	r1, #21
 8000f5e:	480e      	ldr	r0, [pc, #56]	; (8000f98 <collectGitcounts+0x70>)
 8000f60:	f7ff faf0 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 8000f64:	2102      	movs	r1, #2
 8000f66:	480d      	ldr	r0, [pc, #52]	; (8000f9c <collectGitcounts+0x74>)
 8000f68:	f7ff faec 	bl	8000544 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8000f6c:	2114      	movs	r1, #20
 8000f6e:	480c      	ldr	r0, [pc, #48]	; (8000fa0 <collectGitcounts+0x78>)
 8000f70:	f7ff fae8 	bl	8000544 <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 8000f74:	2102      	movs	r1, #2
 8000f76:	480b      	ldr	r0, [pc, #44]	; (8000fa4 <collectGitcounts+0x7c>)
 8000f78:	f7ff fae4 	bl	8000544 <uartTransmit>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	080081e4 	.word	0x080081e4
 8000f84:	080081f8 	.word	0x080081f8
 8000f88:	080081fc 	.word	0x080081fc
 8000f8c:	08008214 	.word	0x08008214
 8000f90:	08008218 	.word	0x08008218
 8000f94:	08008234 	.word	0x08008234
 8000f98:	08008144 	.word	0x08008144
 8000f9c:	08008238 	.word	0x08008238
 8000fa0:	08008164 	.word	0x08008164
 8000fa4:	0800823c 	.word	0x0800823c

08000fa8 <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 8000fac:	2111      	movs	r1, #17
 8000fae:	480e      	ldr	r0, [pc, #56]	; (8000fe8 <collectSystemInfo+0x40>)
 8000fb0:	f7ff fac8 	bl	8000544 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 8000fb4:	f7ff fe5c 	bl	8000c70 <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 8000fb8:	2111      	movs	r1, #17
 8000fba:	480c      	ldr	r0, [pc, #48]	; (8000fec <collectSystemInfo+0x44>)
 8000fbc:	f7ff fac2 	bl	8000544 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 8000fc0:	f7ff ff40 	bl	8000e44 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 8000fc4:	2113      	movs	r1, #19
 8000fc6:	480a      	ldr	r0, [pc, #40]	; (8000ff0 <collectSystemInfo+0x48>)
 8000fc8:	f7ff fabc 	bl	8000544 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 8000fcc:	f7ff fee6 	bl	8000d9c <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 8000fd0:	2113      	movs	r1, #19
 8000fd2:	4808      	ldr	r0, [pc, #32]	; (8000ff4 <collectSystemInfo+0x4c>)
 8000fd4:	f7ff fab6 	bl	8000544 <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 8000fd8:	f7ff ffa6 	bl	8000f28 <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 8000fdc:	2103      	movs	r1, #3
 8000fde:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <collectSystemInfo+0x50>)
 8000fe0:	f7ff fab0 	bl	8000544 <uartTransmit>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	08008240 	.word	0x08008240
 8000fec:	08008254 	.word	0x08008254
 8000ff0:	08008268 	.word	0x08008268
 8000ff4:	0800827c 	.word	0x0800827c
 8000ff8:	08008290 	.word	0x08008290

08000ffc <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 8001002:	2300      	movs	r3, #0
 8001004:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 8001006:	4b25      	ldr	r3, [pc, #148]	; (800109c <readResetSource+0xa0>)
 8001008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800100a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d002      	beq.n	8001018 <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	3301      	adds	r3, #1
 8001016:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 8001018:	4b20      	ldr	r3, [pc, #128]	; (800109c <readResetSource+0xa0>)
 800101a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800101c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	3302      	adds	r3, #2
 8001028:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 800102a:	4b1c      	ldr	r3, [pc, #112]	; (800109c <readResetSource+0xa0>)
 800102c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800102e:	2b00      	cmp	r3, #0
 8001030:	da02      	bge.n	8001038 <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	3304      	adds	r3, #4
 8001036:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 8001038:	4b18      	ldr	r3, [pc, #96]	; (800109c <readResetSource+0xa0>)
 800103a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800103c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d002      	beq.n	800104a <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	3308      	adds	r3, #8
 8001048:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 800104a:	4b14      	ldr	r3, [pc, #80]	; (800109c <readResetSource+0xa0>)
 800104c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800104e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d002      	beq.n	800105c <readResetSource+0x60>
	{
		reset_flags += PORST1;
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	3310      	adds	r3, #16
 800105a:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <readResetSource+0xa0>)
 800105e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d002      	beq.n	800106e <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	3320      	adds	r3, #32
 800106c:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 800106e:	4b0b      	ldr	r3, [pc, #44]	; (800109c <readResetSource+0xa0>)
 8001070:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001072:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d002      	beq.n	8001080 <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	3340      	adds	r3, #64	; 0x40
 800107e:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8001080:	4b06      	ldr	r3, [pc, #24]	; (800109c <readResetSource+0xa0>)
 8001082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001084:	4a05      	ldr	r2, [pc, #20]	; (800109c <readResetSource+0xa0>)
 8001086:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800108a:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 800108c:	79fb      	ldrb	r3, [r7, #7]
}
 800108e:	4618      	mov	r0, r3
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40023800 	.word	0x40023800

080010a0 <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	if (reset_flags == STARTUP)												// Regulaerer Start
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d104      	bne.n	80010ba <printResetSource+0x1a>
	{
		uartTransmit("Regular Start\r\n", 15);
 80010b0:	210f      	movs	r1, #15
 80010b2:	4827      	ldr	r0, [pc, #156]	; (8001150 <printResetSource+0xb0>)
 80010b4:	f7ff fa46 	bl	8000544 <uartTransmit>
		if (reset_flags & RMVF1)											// NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 80010b8:	e046      	b.n	8001148 <printResetSource+0xa8>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d003      	beq.n	80010cc <printResetSource+0x2c>
			uartTransmit("Interner Watchdog Reset\n", 24);
 80010c4:	2118      	movs	r1, #24
 80010c6:	4823      	ldr	r0, [pc, #140]	; (8001154 <printResetSource+0xb4>)
 80010c8:	f7ff fa3c 	bl	8000544 <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <printResetSource+0x3e>
			uartTransmit("Window Watchdog Reset\n", 22);
 80010d6:	2116      	movs	r1, #22
 80010d8:	481f      	ldr	r0, [pc, #124]	; (8001158 <printResetSource+0xb8>)
 80010da:	f7ff fa33 	bl	8000544 <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <printResetSource+0x50>
			uartTransmit("CPU Reset\n", 10);
 80010e8:	210a      	movs	r1, #10
 80010ea:	481c      	ldr	r0, [pc, #112]	; (800115c <printResetSource+0xbc>)
 80010ec:	f7ff fa2a 	bl	8000544 <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <printResetSource+0x62>
			uartTransmit("Brown Out Reset\n", 16);
 80010fa:	2110      	movs	r1, #16
 80010fc:	4818      	ldr	r0, [pc, #96]	; (8001160 <printResetSource+0xc0>)
 80010fe:	f7ff fa21 	bl	8000544 <uartTransmit>
		if (reset_flags & PORST1)											// Power on Reset / Power down Reser
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	f003 0310 	and.w	r3, r3, #16
 8001108:	2b00      	cmp	r3, #0
 800110a:	d003      	beq.n	8001114 <printResetSource+0x74>
			uartTransmit("Power On Reset\n", 15);
 800110c:	210f      	movs	r1, #15
 800110e:	4815      	ldr	r0, [pc, #84]	; (8001164 <printResetSource+0xc4>)
 8001110:	f7ff fa18 	bl	8000544 <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	f003 0320 	and.w	r3, r3, #32
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <printResetSource+0x86>
			uartTransmit("Software Reset\n", 15);
 800111e:	210f      	movs	r1, #15
 8001120:	4811      	ldr	r0, [pc, #68]	; (8001168 <printResetSource+0xc8>)
 8001122:	f7ff fa0f 	bl	8000544 <uartTransmit>
		if (reset_flags & PINRST1)											// NRST pin
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800112c:	2b00      	cmp	r3, #0
 800112e:	d003      	beq.n	8001138 <printResetSource+0x98>
			uartTransmit("PIN Reset\n", 10);
 8001130:	210a      	movs	r1, #10
 8001132:	480e      	ldr	r0, [pc, #56]	; (800116c <printResetSource+0xcc>)
 8001134:	f7ff fa06 	bl	8000544 <uartTransmit>
		if (reset_flags & RMVF1)											// NRST pin
 8001138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113c:	2b00      	cmp	r3, #0
 800113e:	da03      	bge.n	8001148 <printResetSource+0xa8>
			uartTransmit("RMVF\n", 5);
 8001140:	2105      	movs	r1, #5
 8001142:	480b      	ldr	r0, [pc, #44]	; (8001170 <printResetSource+0xd0>)
 8001144:	f7ff f9fe 	bl	8000544 <uartTransmit>
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	08008294 	.word	0x08008294
 8001154:	080082a4 	.word	0x080082a4
 8001158:	080082c0 	.word	0x080082c0
 800115c:	080082d8 	.word	0x080082d8
 8001160:	080082e4 	.word	0x080082e4
 8001164:	080082f8 	.word	0x080082f8
 8001168:	08008308 	.word	0x08008308
 800116c:	08008318 	.word	0x08008318
 8001170:	08008324 	.word	0x08008324

08001174 <app_info>:
#include "app_info.h"
#include "BatteriemanagementSystem.h"
//----------------------------------------------------------------------

void app_info(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  	// Teste serielle Schnittstelle
	#define START_STRING_UART		"!--- Batteriemanagement-System ---!\n"
	uartTransmit(START_STRING_UART, sizeof(START_STRING_UART));
 8001178:	2125      	movs	r1, #37	; 0x25
 800117a:	4810      	ldr	r0, [pc, #64]	; (80011bc <app_info+0x48>)
 800117c:	f7ff f9e2 	bl	8000544 <uartTransmit>
	#define VERSION_STRING_UART		"Application Version: "
	uartTransmit(VERSION_STRING_UART, sizeof(VERSION_STRING_UART));
 8001180:	2116      	movs	r1, #22
 8001182:	480f      	ldr	r0, [pc, #60]	; (80011c0 <app_info+0x4c>)
 8001184:	f7ff f9de 	bl	8000544 <uartTransmit>
	uartTransmitNumber(MAJOR, 10);
 8001188:	210a      	movs	r1, #10
 800118a:	2000      	movs	r0, #0
 800118c:	f7ff f9ee 	bl	800056c <uartTransmitNumber>
	uartTransmit(".", 1);
 8001190:	2101      	movs	r1, #1
 8001192:	480c      	ldr	r0, [pc, #48]	; (80011c4 <app_info+0x50>)
 8001194:	f7ff f9d6 	bl	8000544 <uartTransmit>
	uartTransmitNumber(MINOR, 10);
 8001198:	210a      	movs	r1, #10
 800119a:	2001      	movs	r0, #1
 800119c:	f7ff f9e6 	bl	800056c <uartTransmitNumber>
	uartTransmit("\n", 1);
 80011a0:	2101      	movs	r1, #1
 80011a2:	4809      	ldr	r0, [pc, #36]	; (80011c8 <app_info+0x54>)
 80011a4:	f7ff f9ce 	bl	8000544 <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 80011a8:	f7ff fefe 	bl	8000fa8 <collectSystemInfo>
	printResetSource(readResetSource());
 80011ac:	f7ff ff26 	bl	8000ffc <readResetSource>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ff74 	bl	80010a0 <printResetSource>
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	0800832c 	.word	0x0800832c
 80011c0:	08008354 	.word	0x08008354
 80011c4:	0800836c 	.word	0x0800836c
 80011c8:	08008370 	.word	0x08008370

080011cc <readall_inputs>:
//----------------------------------------------------------------------

// Lese alle Eingaenge
//----------------------------------------------------------------------
void readall_inputs(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	// Systemeingaenge einlesen
	system_in.IMD_PWM = HAL_GPIO_ReadPin(IMD_PWM_GPIO_Port, IMD_PWM_Pin);						// Eingang IMD PWM
 80011d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011d4:	4850      	ldr	r0, [pc, #320]	; (8001318 <readall_inputs+0x14c>)
 80011d6:	f003 fa31 	bl	800463c <HAL_GPIO_ReadPin>
 80011da:	4603      	mov	r3, r0
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	b2d9      	uxtb	r1, r3
 80011e2:	4a4e      	ldr	r2, [pc, #312]	; (800131c <readall_inputs+0x150>)
 80011e4:	7813      	ldrb	r3, [r2, #0]
 80011e6:	f361 1304 	bfi	r3, r1, #4, #1
 80011ea:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 80011ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011f0:	484b      	ldr	r0, [pc, #300]	; (8001320 <readall_inputs+0x154>)
 80011f2:	f003 fa23 	bl	800463c <HAL_GPIO_ReadPin>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	b2d9      	uxtb	r1, r3
 80011fe:	4a47      	ldr	r2, [pc, #284]	; (800131c <readall_inputs+0x150>)
 8001200:	7813      	ldrb	r3, [r2, #0]
 8001202:	f361 1386 	bfi	r3, r1, #6, #1
 8001206:	7013      	strb	r3, [r2, #0]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 8001208:	2101      	movs	r1, #1
 800120a:	4846      	ldr	r0, [pc, #280]	; (8001324 <readall_inputs+0x158>)
 800120c:	f003 fa16 	bl	800463c <HAL_GPIO_ReadPin>
 8001210:	4603      	mov	r3, r0
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	b2d9      	uxtb	r1, r3
 8001218:	4a40      	ldr	r2, [pc, #256]	; (800131c <readall_inputs+0x150>)
 800121a:	7813      	ldrb	r3, [r2, #0]
 800121c:	f361 13c7 	bfi	r3, r1, #7, #1
 8001220:	7013      	strb	r3, [r2, #0]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 8001222:	2104      	movs	r1, #4
 8001224:	483f      	ldr	r0, [pc, #252]	; (8001324 <readall_inputs+0x158>)
 8001226:	f003 fa09 	bl	800463c <HAL_GPIO_ReadPin>
 800122a:	4603      	mov	r3, r0
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	b2d9      	uxtb	r1, r3
 8001232:	4a3a      	ldr	r2, [pc, #232]	; (800131c <readall_inputs+0x150>)
 8001234:	7853      	ldrb	r3, [r2, #1]
 8001236:	f361 0300 	bfi	r3, r1, #0, #1
 800123a:	7053      	strb	r3, [r2, #1]

	// SDC-Eingaenge einlesen
	sdc_in.IMD_OK_IN = HAL_GPIO_ReadPin(IMD_OK_IN_GPIO_Port, IMD_OK_IN_Pin);					// IMD OK, Akku
 800123c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001240:	4835      	ldr	r0, [pc, #212]	; (8001318 <readall_inputs+0x14c>)
 8001242:	f003 f9fb 	bl	800463c <HAL_GPIO_ReadPin>
 8001246:	4603      	mov	r3, r0
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	b2d9      	uxtb	r1, r3
 800124e:	4a36      	ldr	r2, [pc, #216]	; (8001328 <readall_inputs+0x15c>)
 8001250:	7813      	ldrb	r3, [r2, #0]
 8001252:	f361 0300 	bfi	r3, r1, #0, #1
 8001256:	7013      	strb	r3, [r2, #0]
	sdc_in.HVIL = HAL_GPIO_ReadPin(SENSE_SDC_HVIL_GPIO_Port, SENSE_SDC_HVIL_Pin);				// Shutdown-Circuit HVIL, OK
 8001258:	2108      	movs	r1, #8
 800125a:	482f      	ldr	r0, [pc, #188]	; (8001318 <readall_inputs+0x14c>)
 800125c:	f003 f9ee 	bl	800463c <HAL_GPIO_ReadPin>
 8001260:	4603      	mov	r3, r0
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	b2d9      	uxtb	r1, r3
 8001268:	4a2f      	ldr	r2, [pc, #188]	; (8001328 <readall_inputs+0x15c>)
 800126a:	7813      	ldrb	r3, [r2, #0]
 800126c:	f361 0341 	bfi	r3, r1, #1, #1
 8001270:	7013      	strb	r3, [r2, #0]
	sdc_in.MotorSDC = HAL_GPIO_ReadPin(SENSE_SDC_MOTOR_GPIO_Port, SENSE_SDC_MOTOR_Pin);			// Shutdown-Circuit Akku, OK
 8001272:	2120      	movs	r1, #32
 8001274:	4828      	ldr	r0, [pc, #160]	; (8001318 <readall_inputs+0x14c>)
 8001276:	f003 f9e1 	bl	800463c <HAL_GPIO_ReadPin>
 800127a:	4603      	mov	r3, r0
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	b2d9      	uxtb	r1, r3
 8001282:	4a29      	ldr	r2, [pc, #164]	; (8001328 <readall_inputs+0x15c>)
 8001284:	7813      	ldrb	r3, [r2, #0]
 8001286:	f361 0382 	bfi	r3, r1, #2, #1
 800128a:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 800128c:	2110      	movs	r1, #16
 800128e:	4822      	ldr	r0, [pc, #136]	; (8001318 <readall_inputs+0x14c>)
 8001290:	f003 f9d4 	bl	800463c <HAL_GPIO_ReadPin>
 8001294:	4603      	mov	r3, r0
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	b2d9      	uxtb	r1, r3
 800129c:	4a22      	ldr	r2, [pc, #136]	; (8001328 <readall_inputs+0x15c>)
 800129e:	7813      	ldrb	r3, [r2, #0]
 80012a0:	f361 03c3 	bfi	r3, r1, #3, #1
 80012a4:	7013      	strb	r3, [r2, #0]
	sdc_in.PrechargeIn = HAL_GPIO_ReadPin(PRECHARGE_IN_GPIO_Port, PRECHARGE_IN_Pin);			// Eingang Precharge abgeschlossen
 80012a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012aa:	4820      	ldr	r0, [pc, #128]	; (800132c <readall_inputs+0x160>)
 80012ac:	f003 f9c6 	bl	800463c <HAL_GPIO_ReadPin>
 80012b0:	4603      	mov	r3, r0
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	b2d9      	uxtb	r1, r3
 80012b8:	4a1b      	ldr	r2, [pc, #108]	; (8001328 <readall_inputs+0x15c>)
 80012ba:	7813      	ldrb	r3, [r2, #0]
 80012bc:	f361 1304 	bfi	r3, r1, #4, #1
 80012c0:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.OVC = HAL_GPIO_ReadPin(OVC_SENSE_GPIO_Port, OVC_SENSE_Pin);						// Eingang Overcurrent erkannt
 80012c2:	2104      	movs	r1, #4
 80012c4:	4819      	ldr	r0, [pc, #100]	; (800132c <readall_inputs+0x160>)
 80012c6:	f003 f9b9 	bl	800463c <HAL_GPIO_ReadPin>
 80012ca:	4603      	mov	r3, r0
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	b2d9      	uxtb	r1, r3
 80012d2:	4a17      	ldr	r2, [pc, #92]	; (8001330 <readall_inputs+0x164>)
 80012d4:	7813      	ldrb	r3, [r2, #0]
 80012d6:	f361 0300 	bfi	r3, r1, #0, #1
 80012da:	7013      	strb	r3, [r2, #0]
	komfort_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 80012dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012e0:	4810      	ldr	r0, [pc, #64]	; (8001324 <readall_inputs+0x158>)
 80012e2:	f003 f9ab 	bl	800463c <HAL_GPIO_ReadPin>
 80012e6:	4603      	mov	r3, r0
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	b2d9      	uxtb	r1, r3
 80012ee:	4a10      	ldr	r2, [pc, #64]	; (8001330 <readall_inputs+0x164>)
 80012f0:	7813      	ldrb	r3, [r2, #0]
 80012f2:	f361 0341 	bfi	r3, r1, #1, #1
 80012f6:	7013      	strb	r3, [r2, #0]
	komfort_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 80012f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012fc:	4809      	ldr	r0, [pc, #36]	; (8001324 <readall_inputs+0x158>)
 80012fe:	f003 f99d 	bl	800463c <HAL_GPIO_ReadPin>
 8001302:	4603      	mov	r3, r0
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	b2d9      	uxtb	r1, r3
 800130a:	4a09      	ldr	r2, [pc, #36]	; (8001330 <readall_inputs+0x164>)
 800130c:	7813      	ldrb	r3, [r2, #0]
 800130e:	f361 0382 	bfi	r3, r1, #2, #1
 8001312:	7013      	strb	r3, [r2, #0]
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40021000 	.word	0x40021000
 800131c:	20000168 	.word	0x20000168
 8001320:	40020c00 	.word	0x40020c00
 8001324:	40020000 	.word	0x40020000
 8001328:	2000016c 	.word	0x2000016c
 800132c:	40021400 	.word	0x40021400
 8001330:	20000170 	.word	0x20000170

08001334 <millis>:
//----------------------------------------------------------------------

// Funktion millis (ms)
//----------------------------------------------------------------------
uint32_t millis(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8001338:	f001 fd4a 	bl	8002dd0 <HAL_GetTick>
 800133c:	4603      	mov	r3, r0
}
 800133e:	4618      	mov	r0, r3
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <writeall_outputs>:
//----------------------------------------------------------------------

// Schreibe alle Ausgaenge auf default Werte
//----------------------------------------------------------------------
void writeall_outputs(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	// Schreibe System Ausgaenge
	HAL_GPIO_WritePin(AMS_LIMIT_GPIO_Port, AMS_LIMIT_Pin, system_out.AmsLimit);						// Batteriemanagement-System Strom limitiert
 8001348:	4b72      	ldr	r3, [pc, #456]	; (8001514 <writeall_outputs+0x1d0>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001350:	b2db      	uxtb	r3, r3
 8001352:	461a      	mov	r2, r3
 8001354:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001358:	486f      	ldr	r0, [pc, #444]	; (8001518 <writeall_outputs+0x1d4>)
 800135a:	f003 f987 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMD_OK_OUT_GPIO_Port, IMD_OK_OUT_Pin, system_out.ImdOK);						// Isolationswaechter OK
 800135e:	4b6d      	ldr	r3, [pc, #436]	; (8001514 <writeall_outputs+0x1d0>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001366:	b2db      	uxtb	r3, r3
 8001368:	461a      	mov	r2, r3
 800136a:	2102      	movs	r1, #2
 800136c:	486b      	ldr	r0, [pc, #428]	; (800151c <writeall_outputs+0x1d8>)
 800136e:	f003 f97d 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AMS_OK_GPIO_Port, AMS_OK_Pin, system_out.AmsOK);								// Batteriemanagement-System OK
 8001372:	4b68      	ldr	r3, [pc, #416]	; (8001514 <writeall_outputs+0x1d0>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800137a:	b2db      	uxtb	r3, r3
 800137c:	461a      	mov	r2, r3
 800137e:	2180      	movs	r1, #128	; 0x80
 8001380:	4867      	ldr	r0, [pc, #412]	; (8001520 <writeall_outputs+0x1dc>)
 8001382:	f003 f973 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FREIGABE_GPIO_Port, FREIGABE_Pin, system_out.Freigabe);						// Freigabe, Run, Fahren mglich
 8001386:	4b63      	ldr	r3, [pc, #396]	; (8001514 <writeall_outputs+0x1d0>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800138e:	b2db      	uxtb	r3, r3
 8001390:	461a      	mov	r2, r3
 8001392:	2101      	movs	r1, #1
 8001394:	4862      	ldr	r0, [pc, #392]	; (8001520 <writeall_outputs+0x1dc>)
 8001396:	f003 f969 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RECUPERATION_GPIO_Port, RECUPERATION_Pin, system_out.Recuperation);			// Rekuperation aktivieren
 800139a:	4b5e      	ldr	r3, [pc, #376]	; (8001514 <writeall_outputs+0x1d0>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	461a      	mov	r2, r3
 80013a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013aa:	485b      	ldr	r0, [pc, #364]	; (8001518 <writeall_outputs+0x1d4>)
 80013ac:	f003 f95e 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HV_P_GPIO_Port, HV_P_Pin, system_out.HV_P);									// Ausgang HV-Schuetz Plus
 80013b0:	4b58      	ldr	r3, [pc, #352]	; (8001514 <writeall_outputs+0x1d0>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	461a      	mov	r2, r3
 80013bc:	2108      	movs	r1, #8
 80013be:	4856      	ldr	r0, [pc, #344]	; (8001518 <writeall_outputs+0x1d4>)
 80013c0:	f003 f954 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HV_N_GPIO_Port, HV_N_Pin, system_out.HV_N);									// Ausgang HV-Schuetz Minus
 80013c4:	4b53      	ldr	r3, [pc, #332]	; (8001514 <writeall_outputs+0x1d0>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	461a      	mov	r2, r3
 80013d0:	2104      	movs	r1, #4
 80013d2:	4851      	ldr	r0, [pc, #324]	; (8001518 <writeall_outputs+0x1d4>)
 80013d4:	f003 f94a 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, system_out.Power_On);						// Selbsthaltung DCDC-Wandler Motorsteuergeraet
 80013d8:	4b4e      	ldr	r3, [pc, #312]	; (8001514 <writeall_outputs+0x1d0>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	461a      	mov	r2, r3
 80013e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013e8:	484e      	ldr	r0, [pc, #312]	; (8001524 <writeall_outputs+0x1e0>)
 80013ea:	f003 f93f 	bl	800466c <HAL_GPIO_WritePin>

	// Schreibe Hochstromfaehige Ausgaenge
	HAL_GPIO_WritePin(DIGITAL1_GPIO_Port, DIGITAL1_Pin, highcurrent_out.Digital1);					// Digitaler Ausgang 1
 80013ee:	4b4e      	ldr	r3, [pc, #312]	; (8001528 <writeall_outputs+0x1e4>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	461a      	mov	r2, r3
 80013fa:	2108      	movs	r1, #8
 80013fc:	484b      	ldr	r0, [pc, #300]	; (800152c <writeall_outputs+0x1e8>)
 80013fe:	f003 f935 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIGITAL2_GPIO_Port, DIGITAL2_Pin, highcurrent_out.Digital2);					// Digitaler Ausgang 2
 8001402:	4b49      	ldr	r3, [pc, #292]	; (8001528 <writeall_outputs+0x1e4>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	2110      	movs	r1, #16
 8001410:	4846      	ldr	r0, [pc, #280]	; (800152c <writeall_outputs+0x1e8>)
 8001412:	f003 f92b 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PRECHARGE_OUT_GPIO_Port, PRECHARGE_OUT_Pin, highcurrent_out.PrechargeOut);	// Ausgang Precharge starten
 8001416:	4b44      	ldr	r3, [pc, #272]	; (8001528 <writeall_outputs+0x1e4>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800141e:	b2db      	uxtb	r3, r3
 8001420:	461a      	mov	r2, r3
 8001422:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001426:	4842      	ldr	r0, [pc, #264]	; (8001530 <writeall_outputs+0x1ec>)
 8001428:	f003 f920 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HV_M_GPIO_Port, HV_M_Pin, highcurrent_out.HV_M);								// Ausgang HV-Schuetz Mitte
 800142c:	4b3e      	ldr	r3, [pc, #248]	; (8001528 <writeall_outputs+0x1e4>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001434:	b2db      	uxtb	r3, r3
 8001436:	461a      	mov	r2, r3
 8001438:	2110      	movs	r1, #16
 800143a:	4837      	ldr	r0, [pc, #220]	; (8001518 <writeall_outputs+0x1d4>)
 800143c:	f003 f916 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HV_Charger_GPIO_Port, HV_Charger_Pin, highcurrent_out.HV_CHG);				// Ausgang HV-Schuetz Ladegeraet
 8001440:	4b39      	ldr	r3, [pc, #228]	; (8001528 <writeall_outputs+0x1e4>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001448:	b2db      	uxtb	r3, r3
 800144a:	461a      	mov	r2, r3
 800144c:	2120      	movs	r1, #32
 800144e:	4832      	ldr	r0, [pc, #200]	; (8001518 <writeall_outputs+0x1d4>)
 8001450:	f003 f90c 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HEATER1_GPIO_Port, HEATER1_Pin, highcurrent_out.Heater1);						// Ausgang Heizung 1
 8001454:	4b34      	ldr	r3, [pc, #208]	; (8001528 <writeall_outputs+0x1e4>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800145c:	b2db      	uxtb	r3, r3
 800145e:	461a      	mov	r2, r3
 8001460:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001464:	482d      	ldr	r0, [pc, #180]	; (800151c <writeall_outputs+0x1d8>)
 8001466:	f003 f901 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HEATER2_GPIO_Port, HEATER2_Pin, highcurrent_out.Heater2);						// Ausgang Heizung 2
 800146a:	4b2f      	ldr	r3, [pc, #188]	; (8001528 <writeall_outputs+0x1e4>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001472:	b2db      	uxtb	r3, r3
 8001474:	461a      	mov	r2, r3
 8001476:	f44f 7100 	mov.w	r1, #512	; 0x200
 800147a:	4828      	ldr	r0, [pc, #160]	; (800151c <writeall_outputs+0x1d8>)
 800147c:	f003 f8f6 	bl	800466c <HAL_GPIO_WritePin>

	// Schreibe Leuchtdioden Ausgaenge
	HAL_GPIO_WritePin(INLET_RED_GPIO_Port, INLET_RED_Pin, leuchten_out.InletRed);					// Red Inlet LED
 8001480:	4b2c      	ldr	r3, [pc, #176]	; (8001534 <writeall_outputs+0x1f0>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001488:	b2db      	uxtb	r3, r3
 800148a:	461a      	mov	r2, r3
 800148c:	2104      	movs	r1, #4
 800148e:	4824      	ldr	r0, [pc, #144]	; (8001520 <writeall_outputs+0x1dc>)
 8001490:	f003 f8ec 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INLET_GREEN_GPIO_Port, INLET_GREEN_Pin, leuchten_out.InletGreen);				// Green Inlet LED
 8001494:	4b27      	ldr	r3, [pc, #156]	; (8001534 <writeall_outputs+0x1f0>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	2102      	movs	r1, #2
 80014a2:	481f      	ldr	r0, [pc, #124]	; (8001520 <writeall_outputs+0x1dc>)
 80014a4:	f003 f8e2 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AKKU_LED_GPIO_Port, AKKU_LED_Pin, leuchten_out.AkkuErrorLed);					// Akku LED Kombiinstrument
 80014a8:	4b22      	ldr	r3, [pc, #136]	; (8001534 <writeall_outputs+0x1f0>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	461a      	mov	r2, r3
 80014b4:	2180      	movs	r1, #128	; 0x80
 80014b6:	4818      	ldr	r0, [pc, #96]	; (8001518 <writeall_outputs+0x1d4>)
 80014b8:	f003 f8d8 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);							// Rote LED Platine
 80014bc:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <writeall_outputs+0x1f0>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	461a      	mov	r2, r3
 80014c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014cc:	481a      	ldr	r0, [pc, #104]	; (8001538 <writeall_outputs+0x1f4>)
 80014ce:	f003 f8cd 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);					// Gruene LED Platine
 80014d2:	4b18      	ldr	r3, [pc, #96]	; (8001534 <writeall_outputs+0x1f0>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	2104      	movs	r1, #4
 80014e0:	4815      	ldr	r0, [pc, #84]	; (8001538 <writeall_outputs+0x1f4>)
 80014e2:	f003 f8c3 	bl	800466c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, leuchten_out.BlueLed);						// Blaue LED Platine
 80014e6:	4b13      	ldr	r3, [pc, #76]	; (8001534 <writeall_outputs+0x1f0>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	461a      	mov	r2, r3
 80014f2:	2180      	movs	r1, #128	; 0x80
 80014f4:	4810      	ldr	r0, [pc, #64]	; (8001538 <writeall_outputs+0x1f4>)
 80014f6:	f003 f8b9 	bl	800466c <HAL_GPIO_WritePin>

	// Schreibe Komfortausgaenge
	HAL_GPIO_WritePin(TRIGGER_CURRENT_GPIO_Port, TRIGGER_CURRENT_Pin, komfort_out.TriggerOut);		// Stromsensor Triggern, mehr Infos
 80014fa:	4b10      	ldr	r3, [pc, #64]	; (800153c <writeall_outputs+0x1f8>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	461a      	mov	r2, r3
 8001506:	2102      	movs	r1, #2
 8001508:	4809      	ldr	r0, [pc, #36]	; (8001530 <writeall_outputs+0x1ec>)
 800150a:	f003 f8af 	bl	800466c <HAL_GPIO_WritePin>
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000174 	.word	0x20000174
 8001518:	40021800 	.word	0x40021800
 800151c:	40020000 	.word	0x40020000
 8001520:	40021000 	.word	0x40021000
 8001524:	40020800 	.word	0x40020800
 8001528:	20000178 	.word	0x20000178
 800152c:	40020c00 	.word	0x40020c00
 8001530:	40021400 	.word	0x40021400
 8001534:	2000017c 	.word	0x2000017c
 8001538:	40020400 	.word	0x40020400
 800153c:	20000180 	.word	0x20000180

08001540 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001546:	463b      	mov	r3, r7
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001552:	4b44      	ldr	r3, [pc, #272]	; (8001664 <MX_ADC1_Init+0x124>)
 8001554:	4a44      	ldr	r2, [pc, #272]	; (8001668 <MX_ADC1_Init+0x128>)
 8001556:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001558:	4b42      	ldr	r3, [pc, #264]	; (8001664 <MX_ADC1_Init+0x124>)
 800155a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800155e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001560:	4b40      	ldr	r3, [pc, #256]	; (8001664 <MX_ADC1_Init+0x124>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001566:	4b3f      	ldr	r3, [pc, #252]	; (8001664 <MX_ADC1_Init+0x124>)
 8001568:	2201      	movs	r2, #1
 800156a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800156c:	4b3d      	ldr	r3, [pc, #244]	; (8001664 <MX_ADC1_Init+0x124>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001572:	4b3c      	ldr	r3, [pc, #240]	; (8001664 <MX_ADC1_Init+0x124>)
 8001574:	2200      	movs	r2, #0
 8001576:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800157a:	4b3a      	ldr	r3, [pc, #232]	; (8001664 <MX_ADC1_Init+0x124>)
 800157c:	2200      	movs	r2, #0
 800157e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001580:	4b38      	ldr	r3, [pc, #224]	; (8001664 <MX_ADC1_Init+0x124>)
 8001582:	4a3a      	ldr	r2, [pc, #232]	; (800166c <MX_ADC1_Init+0x12c>)
 8001584:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001586:	4b37      	ldr	r3, [pc, #220]	; (8001664 <MX_ADC1_Init+0x124>)
 8001588:	2200      	movs	r2, #0
 800158a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 800158c:	4b35      	ldr	r3, [pc, #212]	; (8001664 <MX_ADC1_Init+0x124>)
 800158e:	2206      	movs	r2, #6
 8001590:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001592:	4b34      	ldr	r3, [pc, #208]	; (8001664 <MX_ADC1_Init+0x124>)
 8001594:	2200      	movs	r2, #0
 8001596:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800159a:	4b32      	ldr	r3, [pc, #200]	; (8001664 <MX_ADC1_Init+0x124>)
 800159c:	2201      	movs	r2, #1
 800159e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015a0:	4830      	ldr	r0, [pc, #192]	; (8001664 <MX_ADC1_Init+0x124>)
 80015a2:	f001 fc8d 	bl	8002ec0 <HAL_ADC_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015ac:	f000 fe78 	bl	80022a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015b0:	2307      	movs	r3, #7
 80015b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015b4:	2301      	movs	r3, #1
 80015b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80015b8:	2301      	movs	r3, #1
 80015ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015bc:	463b      	mov	r3, r7
 80015be:	4619      	mov	r1, r3
 80015c0:	4828      	ldr	r0, [pc, #160]	; (8001664 <MX_ADC1_Init+0x124>)
 80015c2:	f001 fcc1 	bl	8002f48 <HAL_ADC_ConfigChannel>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015cc:	f000 fe68 	bl	80022a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015d0:	2303      	movs	r3, #3
 80015d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80015d4:	2302      	movs	r3, #2
 80015d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015d8:	463b      	mov	r3, r7
 80015da:	4619      	mov	r1, r3
 80015dc:	4821      	ldr	r0, [pc, #132]	; (8001664 <MX_ADC1_Init+0x124>)
 80015de:	f001 fcb3 	bl	8002f48 <HAL_ADC_ConfigChannel>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80015e8:	f000 fe5a 	bl	80022a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015ec:	2304      	movs	r3, #4
 80015ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015f0:	2303      	movs	r3, #3
 80015f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f4:	463b      	mov	r3, r7
 80015f6:	4619      	mov	r1, r3
 80015f8:	481a      	ldr	r0, [pc, #104]	; (8001664 <MX_ADC1_Init+0x124>)
 80015fa:	f001 fca5 	bl	8002f48 <HAL_ADC_ConfigChannel>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001604:	f000 fe4c 	bl	80022a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001608:	2305      	movs	r3, #5
 800160a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800160c:	2304      	movs	r3, #4
 800160e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	4619      	mov	r1, r3
 8001614:	4813      	ldr	r0, [pc, #76]	; (8001664 <MX_ADC1_Init+0x124>)
 8001616:	f001 fc97 	bl	8002f48 <HAL_ADC_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001620:	f000 fe3e 	bl	80022a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001624:	2306      	movs	r3, #6
 8001626:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001628:	2305      	movs	r3, #5
 800162a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800162c:	463b      	mov	r3, r7
 800162e:	4619      	mov	r1, r3
 8001630:	480c      	ldr	r0, [pc, #48]	; (8001664 <MX_ADC1_Init+0x124>)
 8001632:	f001 fc89 	bl	8002f48 <HAL_ADC_ConfigChannel>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800163c:	f000 fe30 	bl	80022a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001640:	4b0b      	ldr	r3, [pc, #44]	; (8001670 <MX_ADC1_Init+0x130>)
 8001642:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001644:	2306      	movs	r3, #6
 8001646:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001648:	463b      	mov	r3, r7
 800164a:	4619      	mov	r1, r3
 800164c:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_ADC1_Init+0x124>)
 800164e:	f001 fc7b 	bl	8002f48 <HAL_ADC_ConfigChannel>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001658:	f000 fe22 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800165c:	bf00      	nop
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000184 	.word	0x20000184
 8001668:	40012000 	.word	0x40012000
 800166c:	0f000001 	.word	0x0f000001
 8001670:	10000012 	.word	0x10000012

08001674 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08a      	sub	sp, #40	; 0x28
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a15      	ldr	r2, [pc, #84]	; (80016e8 <HAL_ADC_MspInit+0x74>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d123      	bne.n	80016de <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001696:	4b15      	ldr	r3, [pc, #84]	; (80016ec <HAL_ADC_MspInit+0x78>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	4a14      	ldr	r2, [pc, #80]	; (80016ec <HAL_ADC_MspInit+0x78>)
 800169c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016a0:	6453      	str	r3, [r2, #68]	; 0x44
 80016a2:	4b12      	ldr	r3, [pc, #72]	; (80016ec <HAL_ADC_MspInit+0x78>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <HAL_ADC_MspInit+0x78>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a0e      	ldr	r2, [pc, #56]	; (80016ec <HAL_ADC_MspInit+0x78>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <HAL_ADC_MspInit+0x78>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = SENSE_TEMP1_Pin|SENSE_TEMP2_Pin|SENSE_TEMP3_Pin|SENSE_TEMP4_Pin
 80016c6:	23f8      	movs	r3, #248	; 0xf8
 80016c8:	617b      	str	r3, [r7, #20]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ca:	2303      	movs	r3, #3
 80016cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	; (80016f0 <HAL_ADC_MspInit+0x7c>)
 80016da:	f002 fe03 	bl	80042e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	; 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40012000 	.word	0x40012000
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40020000 	.word	0x40020000

080016f4 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80016f8:	4b17      	ldr	r3, [pc, #92]	; (8001758 <MX_CAN1_Init+0x64>)
 80016fa:	4a18      	ldr	r2, [pc, #96]	; (800175c <MX_CAN1_Init+0x68>)
 80016fc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80016fe:	4b16      	ldr	r3, [pc, #88]	; (8001758 <MX_CAN1_Init+0x64>)
 8001700:	2210      	movs	r2, #16
 8001702:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001704:	4b14      	ldr	r3, [pc, #80]	; (8001758 <MX_CAN1_Init+0x64>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800170a:	4b13      	ldr	r3, [pc, #76]	; (8001758 <MX_CAN1_Init+0x64>)
 800170c:	2200      	movs	r2, #0
 800170e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001710:	4b11      	ldr	r3, [pc, #68]	; (8001758 <MX_CAN1_Init+0x64>)
 8001712:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001716:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001718:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <MX_CAN1_Init+0x64>)
 800171a:	2200      	movs	r2, #0
 800171c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <MX_CAN1_Init+0x64>)
 8001720:	2200      	movs	r2, #0
 8001722:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <MX_CAN1_Init+0x64>)
 8001726:	2200      	movs	r2, #0
 8001728:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800172a:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <MX_CAN1_Init+0x64>)
 800172c:	2200      	movs	r2, #0
 800172e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001730:	4b09      	ldr	r3, [pc, #36]	; (8001758 <MX_CAN1_Init+0x64>)
 8001732:	2200      	movs	r2, #0
 8001734:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001736:	4b08      	ldr	r3, [pc, #32]	; (8001758 <MX_CAN1_Init+0x64>)
 8001738:	2200      	movs	r2, #0
 800173a:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <MX_CAN1_Init+0x64>)
 800173e:	2200      	movs	r2, #0
 8001740:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001742:	4805      	ldr	r0, [pc, #20]	; (8001758 <MX_CAN1_Init+0x64>)
 8001744:	f001 fe50 	bl	80033e8 <HAL_CAN_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800174e:	f000 fda7 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200001f4 	.word	0x200001f4
 800175c:	40006400 	.word	0x40006400

08001760 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8001764:	4b33      	ldr	r3, [pc, #204]	; (8001834 <MX_CAN3_Init+0xd4>)
 8001766:	4a34      	ldr	r2, [pc, #208]	; (8001838 <MX_CAN3_Init+0xd8>)
 8001768:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 800176a:	4b32      	ldr	r3, [pc, #200]	; (8001834 <MX_CAN3_Init+0xd4>)
 800176c:	2206      	movs	r2, #6
 800176e:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8001770:	4b30      	ldr	r3, [pc, #192]	; (8001834 <MX_CAN3_Init+0xd4>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001776:	4b2f      	ldr	r3, [pc, #188]	; (8001834 <MX_CAN3_Init+0xd4>)
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 800177c:	4b2d      	ldr	r3, [pc, #180]	; (8001834 <MX_CAN3_Init+0xd4>)
 800177e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001782:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001784:	4b2b      	ldr	r3, [pc, #172]	; (8001834 <MX_CAN3_Init+0xd4>)
 8001786:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800178a:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 800178c:	4b29      	ldr	r3, [pc, #164]	; (8001834 <MX_CAN3_Init+0xd4>)
 800178e:	2200      	movs	r2, #0
 8001790:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 8001792:	4b28      	ldr	r3, [pc, #160]	; (8001834 <MX_CAN3_Init+0xd4>)
 8001794:	2200      	movs	r2, #0
 8001796:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8001798:	4b26      	ldr	r3, [pc, #152]	; (8001834 <MX_CAN3_Init+0xd4>)
 800179a:	2200      	movs	r2, #0
 800179c:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 800179e:	4b25      	ldr	r3, [pc, #148]	; (8001834 <MX_CAN3_Init+0xd4>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 80017a4:	4b23      	ldr	r3, [pc, #140]	; (8001834 <MX_CAN3_Init+0xd4>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 80017aa:	4b22      	ldr	r3, [pc, #136]	; (8001834 <MX_CAN3_Init+0xd4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 80017b0:	4820      	ldr	r0, [pc, #128]	; (8001834 <MX_CAN3_Init+0xd4>)
 80017b2:	f001 fe19 	bl	80033e8 <HAL_CAN_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 80017bc:	f000 fd70 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */
	// Starte CAN Bus
	if ((HAL_CAN_Start(&hcan3)) != HAL_OK)
 80017c0:	481c      	ldr	r0, [pc, #112]	; (8001834 <MX_CAN3_Init+0xd4>)
 80017c2:	f001 fff9 	bl	80037b8 <HAL_CAN_Start>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_CAN3_Init+0x70>
	{
		// Fehler beim Starten des CAN-Busses
		Error_Handler();
 80017cc:	f000 fd68 	bl	80022a0 <Error_Handler>
	}

	// Aktiviere Interrupt fuer CAN-Bus
	if ((HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_FULL)) != HAL_OK)
 80017d0:	2104      	movs	r1, #4
 80017d2:	4818      	ldr	r0, [pc, #96]	; (8001834 <MX_CAN3_Init+0xd4>)
 80017d4:	f002 fa16 	bl	8003c04 <HAL_CAN_ActivateNotification>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_CAN3_Init+0x82>
	{
		// Fehler in der Initialisierung des CAN-Interrupts
		Error_Handler();
 80017de:	f000 fd5f 	bl	80022a0 <Error_Handler>
	}

	// Filter Bank initialisieren um Daten zu empfangen
	// Akzeptiere alle CAN-Pakete
	sFilterConfig.FilterBank = 0;
 80017e2:	4b16      	ldr	r3, [pc, #88]	; (800183c <MX_CAN3_Init+0xdc>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <MX_CAN3_Init+0xdc>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80017ee:	4b13      	ldr	r3, [pc, #76]	; (800183c <MX_CAN3_Init+0xdc>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x111 << 5;
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <MX_CAN3_Init+0xdc>)
 80017f6:	f242 2220 	movw	r2, #8736	; 0x2220
 80017fa:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0;
 80017fc:	4b0f      	ldr	r3, [pc, #60]	; (800183c <MX_CAN3_Init+0xdc>)
 80017fe:	2200      	movs	r2, #0
 8001800:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x111 << 5;
 8001802:	4b0e      	ldr	r3, [pc, #56]	; (800183c <MX_CAN3_Init+0xdc>)
 8001804:	f242 2220 	movw	r2, #8736	; 0x2220
 8001808:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0;
 800180a:	4b0c      	ldr	r3, [pc, #48]	; (800183c <MX_CAN3_Init+0xdc>)
 800180c:	2200      	movs	r2, #0
 800180e:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 8001810:	4b0a      	ldr	r3, [pc, #40]	; (800183c <MX_CAN3_Init+0xdc>)
 8001812:	2200      	movs	r2, #0
 8001814:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <MX_CAN3_Init+0xdc>)
 8001818:	2201      	movs	r2, #1
 800181a:	621a      	str	r2, [r3, #32]

	// Filter Bank schreiben
	if ((HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 800181c:	4907      	ldr	r1, [pc, #28]	; (800183c <MX_CAN3_Init+0xdc>)
 800181e:	4805      	ldr	r0, [pc, #20]	; (8001834 <MX_CAN3_Init+0xd4>)
 8001820:	f001 fede 	bl	80035e0 <HAL_CAN_ConfigFilter>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_CAN3_Init+0xce>
	{
		// Fehler beim konfigurieren der Filterbank fue den CAN-Bus
		Error_Handler();
 800182a:	f000 fd39 	bl	80022a0 <Error_Handler>
	}
  /* USER CODE END CAN3_Init 2 */

}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	2000021c 	.word	0x2000021c
 8001838:	40003400 	.word	0x40003400
 800183c:	200001cc 	.word	0x200001cc

08001840 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08c      	sub	sp, #48	; 0x30
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 031c 	add.w	r3, r7, #28
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a36      	ldr	r2, [pc, #216]	; (8001938 <HAL_CAN_MspInit+0xf8>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d128      	bne.n	80018b4 <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001862:	4b36      	ldr	r3, [pc, #216]	; (800193c <HAL_CAN_MspInit+0xfc>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	4a35      	ldr	r2, [pc, #212]	; (800193c <HAL_CAN_MspInit+0xfc>)
 8001868:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800186c:	6413      	str	r3, [r2, #64]	; 0x40
 800186e:	4b33      	ldr	r3, [pc, #204]	; (800193c <HAL_CAN_MspInit+0xfc>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001876:	61bb      	str	r3, [r7, #24]
 8001878:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800187a:	4b30      	ldr	r3, [pc, #192]	; (800193c <HAL_CAN_MspInit+0xfc>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a2f      	ldr	r2, [pc, #188]	; (800193c <HAL_CAN_MspInit+0xfc>)
 8001880:	f043 0308 	orr.w	r3, r3, #8
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b2d      	ldr	r3, [pc, #180]	; (800193c <HAL_CAN_MspInit+0xfc>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001892:	2303      	movs	r3, #3
 8001894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80018a2:	2309      	movs	r3, #9
 80018a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018a6:	f107 031c 	add.w	r3, r7, #28
 80018aa:	4619      	mov	r1, r3
 80018ac:	4824      	ldr	r0, [pc, #144]	; (8001940 <HAL_CAN_MspInit+0x100>)
 80018ae:	f002 fd19 	bl	80042e4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 80018b2:	e03d      	b.n	8001930 <HAL_CAN_MspInit+0xf0>
  else if(canHandle->Instance==CAN3)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a22      	ldr	r2, [pc, #136]	; (8001944 <HAL_CAN_MspInit+0x104>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d138      	bne.n	8001930 <HAL_CAN_MspInit+0xf0>
    __HAL_RCC_CAN3_CLK_ENABLE();
 80018be:	4b1f      	ldr	r3, [pc, #124]	; (800193c <HAL_CAN_MspInit+0xfc>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c2:	4a1e      	ldr	r2, [pc, #120]	; (800193c <HAL_CAN_MspInit+0xfc>)
 80018c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018c8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ca:	4b1c      	ldr	r3, [pc, #112]	; (800193c <HAL_CAN_MspInit+0xfc>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018d2:	613b      	str	r3, [r7, #16]
 80018d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	4b19      	ldr	r3, [pc, #100]	; (800193c <HAL_CAN_MspInit+0xfc>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a18      	ldr	r2, [pc, #96]	; (800193c <HAL_CAN_MspInit+0xfc>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b16      	ldr	r3, [pc, #88]	; (800193c <HAL_CAN_MspInit+0xfc>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 80018ee:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80018f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fc:	2303      	movs	r3, #3
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8001900:	230b      	movs	r3, #11
 8001902:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001904:	f107 031c 	add.w	r3, r7, #28
 8001908:	4619      	mov	r1, r3
 800190a:	480f      	ldr	r0, [pc, #60]	; (8001948 <HAL_CAN_MspInit+0x108>)
 800190c:	f002 fcea 	bl	80042e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN3_TX_IRQn, 0, 0);
 8001910:	2200      	movs	r2, #0
 8001912:	2100      	movs	r1, #0
 8001914:	2068      	movs	r0, #104	; 0x68
 8001916:	f002 fcae 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_TX_IRQn);
 800191a:	2068      	movs	r0, #104	; 0x68
 800191c:	f002 fcc7 	bl	80042ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 0, 0);
 8001920:	2200      	movs	r2, #0
 8001922:	2100      	movs	r1, #0
 8001924:	2069      	movs	r0, #105	; 0x69
 8001926:	f002 fca6 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 800192a:	2069      	movs	r0, #105	; 0x69
 800192c:	f002 fcbf 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 8001930:	bf00      	nop
 8001932:	3730      	adds	r7, #48	; 0x30
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40006400 	.word	0x40006400
 800193c:	40023800 	.word	0x40023800
 8001940:	40020c00 	.word	0x40020c00
 8001944:	40003400 	.word	0x40003400
 8001948:	40020000 	.word	0x40020000

0800194c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08e      	sub	sp, #56	; 0x38
 8001950:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001952:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]
 8001960:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001962:	4bb4      	ldr	r3, [pc, #720]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4ab3      	ldr	r2, [pc, #716]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001968:	f043 0310 	orr.w	r3, r3, #16
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4bb1      	ldr	r3, [pc, #708]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0310 	and.w	r3, r3, #16
 8001976:	623b      	str	r3, [r7, #32]
 8001978:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800197a:	4bae      	ldr	r3, [pc, #696]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	4aad      	ldr	r2, [pc, #692]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001980:	f043 0304 	orr.w	r3, r3, #4
 8001984:	6313      	str	r3, [r2, #48]	; 0x30
 8001986:	4bab      	ldr	r3, [pc, #684]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	61fb      	str	r3, [r7, #28]
 8001990:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001992:	4ba8      	ldr	r3, [pc, #672]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	4aa7      	ldr	r2, [pc, #668]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001998:	f043 0320 	orr.w	r3, r3, #32
 800199c:	6313      	str	r3, [r2, #48]	; 0x30
 800199e:	4ba5      	ldr	r3, [pc, #660]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f003 0320 	and.w	r3, r3, #32
 80019a6:	61bb      	str	r3, [r7, #24]
 80019a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019aa:	4ba2      	ldr	r3, [pc, #648]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4aa1      	ldr	r2, [pc, #644]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b9f      	ldr	r3, [pc, #636]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	4b9c      	ldr	r3, [pc, #624]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a9b      	ldr	r2, [pc, #620]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b99      	ldr	r3, [pc, #612]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019da:	4b96      	ldr	r3, [pc, #600]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a95      	ldr	r2, [pc, #596]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b93      	ldr	r3, [pc, #588]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019f2:	4b90      	ldr	r3, [pc, #576]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	4a8f      	ldr	r2, [pc, #572]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 80019f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019fc:	6313      	str	r3, [r2, #48]	; 0x30
 80019fe:	4b8d      	ldr	r3, [pc, #564]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a0a:	4b8a      	ldr	r3, [pc, #552]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a89      	ldr	r2, [pc, #548]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001a10:	f043 0308 	orr.w	r3, r3, #8
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b87      	ldr	r3, [pc, #540]	; (8001c34 <MX_GPIO_Init+0x2e8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0308 	and.w	r3, r3, #8
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, INLET_RED_Pin|AMS_OK_Pin|ISOSPI_EN_Pin|FREIGABE_Pin
 8001a22:	2200      	movs	r2, #0
 8001a24:	f248 0187 	movw	r1, #32903	; 0x8087
 8001a28:	4883      	ldr	r0, [pc, #524]	; (8001c38 <MX_GPIO_Init+0x2ec>)
 8001a2a:	f002 fe1f 	bl	800466c <HAL_GPIO_WritePin>
                          |INLET_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin, GPIO_PIN_RESET);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f242 0102 	movw	r1, #8194	; 0x2002
 8001a34:	4881      	ldr	r0, [pc, #516]	; (8001c3c <MX_GPIO_Init+0x2f0>)
 8001a36:	f002 fe19 	bl	800466c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin, GPIO_PIN_RESET);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f240 6102 	movw	r1, #1538	; 0x602
 8001a40:	487f      	ldr	r0, [pc, #508]	; (8001c40 <MX_GPIO_Init+0x2f4>)
 8001a42:	f002 fe13 	bl	800466c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	f244 0184 	movw	r1, #16516	; 0x4084
 8001a4c:	487d      	ldr	r0, [pc, #500]	; (8001c44 <MX_GPIO_Init+0x2f8>)
 8001a4e:	f002 fe0d 	bl	800466c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISOSPI_CS_GPIO_Port, ISOSPI_CS_Pin, GPIO_PIN_SET);
 8001a52:	2201      	movs	r2, #1
 8001a54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a58:	4877      	ldr	r0, [pc, #476]	; (8001c38 <MX_GPIO_Init+0x2ec>)
 8001a5a:	f002 fe07 	bl	800466c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f24f 01bc 	movw	r1, #61628	; 0xf0bc
 8001a64:	4878      	ldr	r0, [pc, #480]	; (8001c48 <MX_GPIO_Init+0x2fc>)
 8001a66:	f002 fe01 	bl	800466c <HAL_GPIO_WritePin>
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DIGITAL1_Pin|DIGITAL2_Pin, GPIO_PIN_RESET);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2118      	movs	r1, #24
 8001a6e:	4877      	ldr	r0, [pc, #476]	; (8001c4c <MX_GPIO_Init+0x300>)
 8001a70:	f002 fdfc 	bl	800466c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = INLET_RED_Pin|AMS_OK_Pin|ISOSPI_CS_Pin|ISOSPI_EN_Pin
 8001a74:	f648 0387 	movw	r3, #34951	; 0x8887
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24
                          |FREIGABE_Pin|INLET_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a82:	2300      	movs	r3, #0
 8001a84:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	486a      	ldr	r0, [pc, #424]	; (8001c38 <MX_GPIO_Init+0x2ec>)
 8001a8e:	f002 fc29 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SENSE_SDC_HVIL_Pin|SENSE_SDC_BTB_Pin|SENSE_SDC_MOTOR_Pin|IMD_OK_IN_Pin;
 8001a92:	f44f 739c 	mov.w	r3, #312	; 0x138
 8001a96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4864      	ldr	r0, [pc, #400]	; (8001c38 <MX_GPIO_Init+0x2ec>)
 8001aa8:	f002 fc1c 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8001aac:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abe:	4619      	mov	r1, r3
 8001ac0:	485d      	ldr	r0, [pc, #372]	; (8001c38 <MX_GPIO_Init+0x2ec>)
 8001ac2:	f002 fc0f 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF3 PF4 PF5
                           PFPin PFPin PFPin PFPin
                           PF10 PF11 PF12 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001ac6:	f645 73f9 	movw	r3, #24569	; 0x5ff9
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
                          |SPI_CS_Pin|SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001acc:	2303      	movs	r3, #3
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ad4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4858      	ldr	r0, [pc, #352]	; (8001c3c <MX_GPIO_Init+0x2f0>)
 8001adc:	f002 fc02 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin;
 8001ae0:	f242 0302 	movw	r3, #8194	; 0x2002
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001af2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af6:	4619      	mov	r1, r3
 8001af8:	4850      	ldr	r0, [pc, #320]	; (8001c3c <MX_GPIO_Init+0x2f0>)
 8001afa:	f002 fbf3 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OVC_SENSE_Pin|PRECHARGE_IN_Pin;
 8001afe:	f248 0304 	movw	r3, #32772	; 0x8004
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b10:	4619      	mov	r1, r3
 8001b12:	484a      	ldr	r0, [pc, #296]	; (8001c3c <MX_GPIO_Init+0x2f0>)
 8001b14:	f002 fbe6 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PCPin PC7
                           PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001b18:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|SD_SW_Pin|GPIO_PIN_7
                          |SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin
                          |SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4848      	ldr	r0, [pc, #288]	; (8001c50 <MX_GPIO_Init+0x304>)
 8001b2e:	f002 fbd9 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|HW_WAKE_Pin|BUTTON2_Pin|BUTTON1_Pin;
 8001b32:	f641 0305 	movw	r3, #6149	; 0x1805
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b44:	4619      	mov	r1, r3
 8001b46:	483e      	ldr	r0, [pc, #248]	; (8001c40 <MX_GPIO_Init+0x2f4>)
 8001b48:	f002 fbcc 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin;
 8001b4c:	f240 6302 	movw	r3, #1538	; 0x602
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b52:	2301      	movs	r3, #1
 8001b54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b62:	4619      	mov	r1, r3
 8001b64:	4836      	ldr	r0, [pc, #216]	; (8001c40 <MX_GPIO_Init+0x2f4>)
 8001b66:	f002 fbbd 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB15 PB4
                           PB5 PB6 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001b6a:	f64b 7373 	movw	r3, #49011	; 0xbf73
 8001b6e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|I2C_SCL_Pin|I2C_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b70:	2303      	movs	r3, #3
 8001b72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4831      	ldr	r0, [pc, #196]	; (8001c44 <MX_GPIO_Init+0x2f8>)
 8001b80:	f002 fbb0 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin;
 8001b84:	f244 0384 	movw	r3, #16516	; 0x4084
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b92:	2300      	movs	r3, #0
 8001b94:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4829      	ldr	r0, [pc, #164]	; (8001c44 <MX_GPIO_Init+0x2f8>)
 8001b9e:	f002 fba1 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG6 PG8
                           PGPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_8
 8001ba2:	f240 3343 	movw	r3, #835	; 0x343
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
                          |POTI_MISO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4824      	ldr	r0, [pc, #144]	; (8001c48 <MX_GPIO_Init+0x2fc>)
 8001bb8:	f002 fb94 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|SD_CMD_Pin;
 8001bbc:	f240 7304 	movw	r3, #1796	; 0x704
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bce:	4619      	mov	r1, r3
 8001bd0:	481e      	ldr	r0, [pc, #120]	; (8001c4c <MX_GPIO_Init+0x300>)
 8001bd2:	f002 fb87 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KL15_Pin;
 8001bd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(KL15_GPIO_Port, &GPIO_InitStruct);
 8001be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be8:	4619      	mov	r1, r3
 8001bea:	4818      	ldr	r0, [pc, #96]	; (8001c4c <MX_GPIO_Init+0x300>)
 8001bec:	f002 fb7a 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 8001bf0:	f24f 03bc 	movw	r3, #61628	; 0xf0bc
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c06:	4619      	mov	r1, r3
 8001c08:	480f      	ldr	r0, [pc, #60]	; (8001c48 <MX_GPIO_Init+0x2fc>)
 8001c0a:	f002 fb6b 	bl	80042e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|DIGITAL2_Pin;
 8001c0e:	2318      	movs	r3, #24
 8001c10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c22:	4619      	mov	r1, r3
 8001c24:	4809      	ldr	r0, [pc, #36]	; (8001c4c <MX_GPIO_Init+0x300>)
 8001c26:	f002 fb5d 	bl	80042e4 <HAL_GPIO_Init>

}
 8001c2a:	bf00      	nop
 8001c2c:	3738      	adds	r7, #56	; 0x38
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	40021400 	.word	0x40021400
 8001c40:	40020000 	.word	0x40020000
 8001c44:	40020400 	.word	0x40020400
 8001c48:	40021800 	.word	0x40021800
 8001c4c:	40020c00 	.word	0x40020c00
 8001c50:	40020800 	.word	0x40020800

08001c54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08c      	sub	sp, #48	; 0x30
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	// BMS Statemaschine Zeitvariablen
	uint32_t timeStandby = 0, timeError = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c5e:	2300      	movs	r3, #0
 8001c60:	62bb      	str	r3, [r7, #40]	; 0x28

	// BMS CAN-Bus Zeitvariable, Errorvariable
	uint8_t can_online = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t timeBAMO = 0, timeMOTOR = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	623b      	str	r3, [r7, #32]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c70:	f001 f85d 	bl	8002d2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c74:	f000 fa9a 	bl	80021ac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_USART2_UART_Init();
 8001c78:	f000 ffa2 	bl	8002bc0 <MX_USART2_UART_Init>

#ifdef DEBUG
	app_info();
 8001c7c:	f7ff fa7a 	bl	8001174 <app_info>
	HAL_Delay(3000);
 8001c80:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001c84:	f001 f8b0 	bl	8002de8 <HAL_Delay>
#endif

	uartTransmit("Start\n", 6);
 8001c88:	2106      	movs	r1, #6
 8001c8a:	48af      	ldr	r0, [pc, #700]	; (8001f48 <main+0x2f4>)
 8001c8c:	f7fe fc5a 	bl	8000544 <uartTransmit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c90:	f7ff fe5c 	bl	800194c <MX_GPIO_Init>
  MX_CAN1_Init();
 8001c94:	f7ff fd2e 	bl	80016f4 <MX_CAN1_Init>
  MX_SPI4_Init();
 8001c98:	f000 fbf6 	bl	8002488 <MX_SPI4_Init>
  MX_ADC1_Init();
 8001c9c:	f7ff fc50 	bl	8001540 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001ca0:	f000 fd78 	bl	8002794 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001ca4:	f000 fe1a 	bl	80028dc <MX_TIM4_Init>
  MX_SPI1_Init();
 8001ca8:	f000 fbb0 	bl	800240c <MX_SPI1_Init>
  MX_CAN3_Init();
 8001cac:	f7ff fd58 	bl	8001760 <MX_CAN3_Init>
  MX_TIM6_Init();
 8001cb0:	f000 fe90 	bl	80029d4 <MX_TIM6_Init>
  MX_RTC_Init();
 8001cb4:	f000 fb22 	bl	80022fc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

#ifdef DEBUG
	#define MAINWHILE			"\nStarte While Schleife\n"
	uartTransmit(MAINWHILE, sizeof(MAINWHILE));
 8001cb8:	2118      	movs	r1, #24
 8001cba:	48a4      	ldr	r0, [pc, #656]	; (8001f4c <main+0x2f8>)
 8001cbc:	f7fe fc42 	bl	8000544 <uartTransmit>

	uartTransmit("Ready\n", 6);
 8001cc0:	2106      	movs	r1, #6
 8001cc2:	48a3      	ldr	r0, [pc, #652]	; (8001f50 <main+0x2fc>)
 8001cc4:	f7fe fc3e 	bl	8000544 <uartTransmit>

//	HAL_PWR_EnableBkUpAccess();
//	Backup = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
//	HAL_PWR_DisableBkUpAccess();

	CANinit(RX_SIZE_16, TX_SIZE_16);
 8001cc8:	2110      	movs	r1, #16
 8001cca:	2010      	movs	r0, #16
 8001ccc:	f7fe fc6e 	bl	80005ac <CANinit>
	CAN_config();
 8001cd0:	f7fe ff44 	bl	8000b5c <CAN_config>
	// system_out.Power_On = true;
	BMS_state.State = Ready;
 8001cd4:	4a9f      	ldr	r2, [pc, #636]	; (8001f54 <main+0x300>)
 8001cd6:	7813      	ldrb	r3, [r2, #0]
 8001cd8:	2101      	movs	r1, #1
 8001cda:	f361 0303 	bfi	r3, r1, #0, #4
 8001cde:	7013      	strb	r3, [r2, #0]

	for (uint8_t j = 0; j < ANZAHL_OUTPUT_PAKETE; j++)
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	76fb      	strb	r3, [r7, #27]
 8001ce4:	e02b      	b.n	8001d3e <main+0xea>
	{
		CAN_Output_PaketListe[0].msg.buf[j] = 0;
 8001ce6:	7efb      	ldrb	r3, [r7, #27]
 8001ce8:	4a9b      	ldr	r2, [pc, #620]	; (8001f58 <main+0x304>)
 8001cea:	4413      	add	r3, r2
 8001cec:	2200      	movs	r2, #0
 8001cee:	725a      	strb	r2, [r3, #9]
		CAN_Output_PaketListe[1].msg.buf[j] = 0;
 8001cf0:	7efb      	ldrb	r3, [r7, #27]
 8001cf2:	4a99      	ldr	r2, [pc, #612]	; (8001f58 <main+0x304>)
 8001cf4:	4413      	add	r3, r2
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		CAN_Output_PaketListe[2].msg.buf[j] = 0;
 8001cfc:	7efb      	ldrb	r3, [r7, #27]
 8001cfe:	4a96      	ldr	r2, [pc, #600]	; (8001f58 <main+0x304>)
 8001d00:	4413      	add	r3, r2
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		CAN_Output_PaketListe[3].msg.buf[j] = 0;
 8001d08:	7efb      	ldrb	r3, [r7, #27]
 8001d0a:	4a93      	ldr	r2, [pc, #588]	; (8001f58 <main+0x304>)
 8001d0c:	4413      	add	r3, r2
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
		CAN_Output_PaketListe[4].msg.buf[j] = 0;
 8001d14:	7efb      	ldrb	r3, [r7, #27]
 8001d16:	4a90      	ldr	r2, [pc, #576]	; (8001f58 <main+0x304>)
 8001d18:	4413      	add	r3, r2
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
		CAN_Output_PaketListe[5].msg.buf[j] = 0;
 8001d20:	7efb      	ldrb	r3, [r7, #27]
 8001d22:	4a8d      	ldr	r2, [pc, #564]	; (8001f58 <main+0x304>)
 8001d24:	4413      	add	r3, r2
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
		CAN_Output_PaketListe[6].msg.buf[j] = 0;
 8001d2c:	7efb      	ldrb	r3, [r7, #27]
 8001d2e:	4a8a      	ldr	r2, [pc, #552]	; (8001f58 <main+0x304>)
 8001d30:	4413      	add	r3, r2
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
	for (uint8_t j = 0; j < ANZAHL_OUTPUT_PAKETE; j++)
 8001d38:	7efb      	ldrb	r3, [r7, #27]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	76fb      	strb	r3, [r7, #27]
 8001d3e:	7efb      	ldrb	r3, [r7, #27]
 8001d40:	2b06      	cmp	r3, #6
 8001d42:	d9d0      	bls.n	8001ce6 <main+0x92>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Alle Eingaenge einlesen
	  readall_inputs();
 8001d44:	f7ff fa42 	bl	80011cc <readall_inputs>
	  // TODO: ADCs

	  // Shutdown-Circuit checken
	  // checkSDC();

	  if (CAN_available() >= 1)
 8001d48:	f7fe fca6 	bl	8000698 <CAN_available>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d02e      	beq.n	8001db0 <main+0x15c>
	  {
		  CANread(&RxMessage);
 8001d52:	1d3b      	adds	r3, r7, #4
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe fccb 	bl	80006f0 <CANread>

		  switch (RxMessage.id)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f240 2241 	movw	r2, #577	; 0x241
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d01e      	beq.n	8001da2 <main+0x14e>
 8001d64:	f240 2241 	movw	r2, #577	; 0x241
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d820      	bhi.n	8001dae <main+0x15a>
 8001d6c:	f240 1239 	movw	r2, #313	; 0x139
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d00c      	beq.n	8001d8e <main+0x13a>
 8001d74:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8001d78:	d119      	bne.n	8001dae <main+0x15a>
		  {
			  // Bamocar ID
			  case 0x210:
			  {
				  can_online |= (1 << 0);
 8001d7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001d7e:	f043 0301 	orr.w	r3, r3, #1
 8001d82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				  timeBAMO = millis();
 8001d86:	f7ff fad5 	bl	8001334 <millis>
 8001d8a:	6238      	str	r0, [r7, #32]
				  break;
 8001d8c:	e010      	b.n	8001db0 <main+0x15c>
			  }

			  // Motorsteuergeraet Safety ID
			  case MOTOR_CAN_SAFETY:
			  {
				  can_online |= (1 << 1);
 8001d8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001d92:	f043 0302 	orr.w	r3, r3, #2
 8001d96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				  timeMOTOR = millis();
 8001d9a:	f7ff facb 	bl	8001334 <millis>
 8001d9e:	61f8      	str	r0, [r7, #28]
				  break;
 8001da0:	e006      	b.n	8001db0 <main+0x15c>
			  case MOTOR_CAN_DIGITAL_IN:
			  {
				  // TODO: Zuordnung Signal Bit
				  if (1)//motor_anlasser == 1)
				  {
					  sdc_in.Anlassen = true;
 8001da2:	4a6e      	ldr	r2, [pc, #440]	; (8001f5c <main+0x308>)
 8001da4:	7813      	ldrb	r3, [r2, #0]
 8001da6:	f043 0320 	orr.w	r3, r3, #32
 8001daa:	7013      	strb	r3, [r2, #0]
				  }
				  break;
 8001dac:	e000      	b.n	8001db0 <main+0x15c>
			  }

			  //
			  default:
			  {
				  break;
 8001dae:	bf00      	nop
			  }
		  }
	  }

	  if (millis() > (timeBAMO + CAN_TIMEOUT))
 8001db0:	f7ff fac0 	bl	8001334 <millis>
 8001db4:	4602      	mov	r2, r0
 8001db6:	6a3b      	ldr	r3, [r7, #32]
 8001db8:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d905      	bls.n	8001dcc <main+0x178>
	  {
		  can_online &= ~(1 << 0);
 8001dc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001dc4:	f023 0301 	bic.w	r3, r3, #1
 8001dc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  }
	  if (millis() > (timeMOTOR + CAN_TIMEOUT))
 8001dcc:	f7ff fab2 	bl	8001334 <millis>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d905      	bls.n	8001de8 <main+0x194>
	  {
		  can_online &= ~(1 << 1);
 8001ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001de0:	f023 0302 	bic.w	r3, r3, #2
 8001de4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  }

	  // Crash Ausgeloest
	  if (system_in.Crash != 1)
 8001de8:	4b5d      	ldr	r3, [pc, #372]	; (8001f60 <main+0x30c>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d109      	bne.n	8001e0a <main+0x1b6>
	  {
		  BMS_state.CriticalError = true;
 8001df6:	4a57      	ldr	r2, [pc, #348]	; (8001f54 <main+0x300>)
 8001df8:	7813      	ldrb	r3, [r2, #0]
 8001dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dfe:	7013      	strb	r3, [r2, #0]
		  BMS_state.Normal = false;
 8001e00:	4a54      	ldr	r2, [pc, #336]	; (8001f54 <main+0x300>)
 8001e02:	7813      	ldrb	r3, [r2, #0]
 8001e04:	f36f 1304 	bfc	r3, #4, #1
 8001e08:	7013      	strb	r3, [r2, #0]
	  }

	  // Wenn Statemaschine nicht im Standby ist
	  if (BMS_state.State != Standby)
 8001e0a:	4b52      	ldr	r3, [pc, #328]	; (8001f54 <main+0x300>)
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	f003 030f 	and.w	r3, r3, #15
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b07      	cmp	r3, #7
 8001e16:	d001      	beq.n	8001e1c <main+0x1c8>
	  {
		  // Schreibe alle CAN-Nachrichten auf BUS, wenn nicht im Standby
		  CANwork();
 8001e18:	f7fe fc86 	bl	8000728 <CANwork>
	  }

	  // Statemaschine keine Fehler
	  if (BMS_state.Normal)
 8001e1c:	4b4d      	ldr	r3, [pc, #308]	; (8001f54 <main+0x300>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	f003 0310 	and.w	r3, r3, #16
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d009      	beq.n	8001e3e <main+0x1ea>
	  {
		  leuchten_out.RedLed = false;
 8001e2a:	4a4e      	ldr	r2, [pc, #312]	; (8001f64 <main+0x310>)
 8001e2c:	7813      	ldrb	r3, [r2, #0]
 8001e2e:	f36f 1345 	bfc	r3, #5, #1
 8001e32:	7013      	strb	r3, [r2, #0]
		  leuchten_out.GreenLed = true;
 8001e34:	4a4b      	ldr	r2, [pc, #300]	; (8001f64 <main+0x310>)
 8001e36:	7813      	ldrb	r3, [r2, #0]
 8001e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e3c:	7013      	strb	r3, [r2, #0]
	  }

	  // Statemaschine hat Warnungen
	  if (BMS_state.Warning)
 8001e3e:	4b45      	ldr	r3, [pc, #276]	; (8001f54 <main+0x300>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	f003 0320 	and.w	r3, r3, #32
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d01e      	beq.n	8001e8a <main+0x236>
	  {
		  if (millis() - timeError > 1000)
 8001e4c:	f7ff fa72 	bl	8001334 <millis>
 8001e50:	4602      	mov	r2, r0
 8001e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e5a:	d911      	bls.n	8001e80 <main+0x22c>
		  {
			  leuchten_out.RedLed = !leuchten_out.RedLed;
 8001e5c:	4b41      	ldr	r3, [pc, #260]	; (8001f64 <main+0x310>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	f003 0320 	and.w	r3, r3, #32
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	bf0c      	ite	eq
 8001e6a:	2301      	moveq	r3, #1
 8001e6c:	2300      	movne	r3, #0
 8001e6e:	b2d9      	uxtb	r1, r3
 8001e70:	4a3c      	ldr	r2, [pc, #240]	; (8001f64 <main+0x310>)
 8001e72:	7813      	ldrb	r3, [r2, #0]
 8001e74:	f361 1345 	bfi	r3, r1, #5, #1
 8001e78:	7013      	strb	r3, [r2, #0]
			  timeError = millis();
 8001e7a:	f7ff fa5b 	bl	8001334 <millis>
 8001e7e:	62b8      	str	r0, [r7, #40]	; 0x28
		  }

		  leuchten_out.GreenLed = true;
 8001e80:	4a38      	ldr	r2, [pc, #224]	; (8001f64 <main+0x310>)
 8001e82:	7813      	ldrb	r3, [r2, #0]
 8001e84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e88:	7013      	strb	r3, [r2, #0]
	  }

	  // Statemaschine hat Error
	  if (BMS_state.Error)
 8001e8a:	4b32      	ldr	r3, [pc, #200]	; (8001f54 <main+0x300>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d01e      	beq.n	8001ed6 <main+0x282>
	  {
		  if (millis() - timeError > 1000)
 8001e98:	f7ff fa4c 	bl	8001334 <millis>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ea6:	d911      	bls.n	8001ecc <main+0x278>
		  {
			  leuchten_out.RedLed = !leuchten_out.RedLed;
 8001ea8:	4b2e      	ldr	r3, [pc, #184]	; (8001f64 <main+0x310>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	f003 0320 	and.w	r3, r3, #32
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	bf0c      	ite	eq
 8001eb6:	2301      	moveq	r3, #1
 8001eb8:	2300      	movne	r3, #0
 8001eba:	b2d9      	uxtb	r1, r3
 8001ebc:	4a29      	ldr	r2, [pc, #164]	; (8001f64 <main+0x310>)
 8001ebe:	7813      	ldrb	r3, [r2, #0]
 8001ec0:	f361 1345 	bfi	r3, r1, #5, #1
 8001ec4:	7013      	strb	r3, [r2, #0]
			  timeError = millis();
 8001ec6:	f7ff fa35 	bl	8001334 <millis>
 8001eca:	62b8      	str	r0, [r7, #40]	; 0x28
		  }

		  leuchten_out.GreenLed = false;
 8001ecc:	4a25      	ldr	r2, [pc, #148]	; (8001f64 <main+0x310>)
 8001ece:	7813      	ldrb	r3, [r2, #0]
 8001ed0:	f36f 1386 	bfc	r3, #6, #1
 8001ed4:	7013      	strb	r3, [r2, #0]
	  }

	  // Statemaschine hat Kritische Fehler
	  if (BMS_state.CriticalError)
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	; (8001f54 <main+0x300>)
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d009      	beq.n	8001ef8 <main+0x2a4>
	  {
		  leuchten_out.RedLed = true;
 8001ee4:	4a1f      	ldr	r2, [pc, #124]	; (8001f64 <main+0x310>)
 8001ee6:	7813      	ldrb	r3, [r2, #0]
 8001ee8:	f043 0320 	orr.w	r3, r3, #32
 8001eec:	7013      	strb	r3, [r2, #0]
		  leuchten_out.GreenLed = false;
 8001eee:	4a1d      	ldr	r2, [pc, #116]	; (8001f64 <main+0x310>)
 8001ef0:	7813      	ldrb	r3, [r2, #0]
 8001ef2:	f36f 1386 	bfc	r3, #6, #1
 8001ef6:	7013      	strb	r3, [r2, #0]
	  }

	  // Statemaschine vom Batteriemanagement-System
	  switch(BMS_state.State)
 8001ef8:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <main+0x300>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	3b01      	subs	r3, #1
 8001f04:	2b07      	cmp	r3, #7
 8001f06:	f200 8116 	bhi.w	8002136 <main+0x4e2>
 8001f0a:	a201      	add	r2, pc, #4	; (adr r2, 8001f10 <main+0x2bc>)
 8001f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f10:	08001f31 	.word	0x08001f31
 8001f14:	08001f6d 	.word	0x08001f6d
 8001f18:	08001fcf 	.word	0x08001fcf
 8001f1c:	0800201d 	.word	0x0800201d
 8001f20:	0800206b 	.word	0x0800206b
 8001f24:	080020a9 	.word	0x080020a9
 8001f28:	080020d3 	.word	0x080020d3
 8001f2c:	0800211d 	.word	0x0800211d
	  {
		  // State Ready, Vorbereiten des Batteriemanagement
		  case Ready:
		  {
			  uartTransmit("KL15\n", 5);
 8001f30:	2105      	movs	r1, #5
 8001f32:	480d      	ldr	r0, [pc, #52]	; (8001f68 <main+0x314>)
 8001f34:	f7fe fb06 	bl	8000544 <uartTransmit>
			  BMS_state.State = KL15;
 8001f38:	4a06      	ldr	r2, [pc, #24]	; (8001f54 <main+0x300>)
 8001f3a:	7813      	ldrb	r3, [r2, #0]
 8001f3c:	2102      	movs	r1, #2
 8001f3e:	f361 0303 	bfi	r3, r1, #0, #4
 8001f42:	7013      	strb	r3, [r2, #0]

			  break;
 8001f44:	e111      	b.n	800216a <main+0x516>
 8001f46:	bf00      	nop
 8001f48:	08008374 	.word	0x08008374
 8001f4c:	0800837c 	.word	0x0800837c
 8001f50:	08008394 	.word	0x08008394
 8001f54:	20000000 	.word	0x20000000
 8001f58:	200000a4 	.word	0x200000a4
 8001f5c:	2000016c 	.word	0x2000016c
 8001f60:	20000168 	.word	0x20000168
 8001f64:	2000017c 	.word	0x2000017c
 8001f68:	0800839c 	.word	0x0800839c
		  }

		  // State KL15, wenn Schluessel auf Position 2, KL15 eingeschaltet
		  case KL15:
		  {
			  if (!(BMS_state.CriticalError))
 8001f6c:	4b80      	ldr	r3, [pc, #512]	; (8002170 <main+0x51c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d113      	bne.n	8001fa2 <main+0x34e>
			  {
				  uartTransmit("Anlassen\n", 9);
 8001f7a:	2109      	movs	r1, #9
 8001f7c:	487d      	ldr	r0, [pc, #500]	; (8002174 <main+0x520>)
 8001f7e:	f7fe fae1 	bl	8000544 <uartTransmit>
				  BMS_state.State = Anlassen;
 8001f82:	4a7b      	ldr	r2, [pc, #492]	; (8002170 <main+0x51c>)
 8001f84:	7813      	ldrb	r3, [r2, #0]
 8001f86:	2103      	movs	r1, #3
 8001f88:	f361 0303 	bfi	r3, r1, #0, #4
 8001f8c:	7013      	strb	r3, [r2, #0]

				  sdc_in.Anlassen = true;
 8001f8e:	4a7a      	ldr	r2, [pc, #488]	; (8002178 <main+0x524>)
 8001f90:	7813      	ldrb	r3, [r2, #0]
 8001f92:	f043 0320 	orr.w	r3, r3, #32
 8001f96:	7013      	strb	r3, [r2, #0]

				  system_out.AmsOK = true;
 8001f98:	4a78      	ldr	r2, [pc, #480]	; (800217c <main+0x528>)
 8001f9a:	7813      	ldrb	r3, [r2, #0]
 8001f9c:	f043 0304 	orr.w	r3, r3, #4
 8001fa0:	7013      	strb	r3, [r2, #0]
			  }

			  if (system_in.KL15 == 1)
 8001fa2:	4b77      	ldr	r3, [pc, #476]	; (8002180 <main+0x52c>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f000 80d1 	beq.w	8002154 <main+0x500>
			  {
				  uartTransmit("Standby\n", 8);
 8001fb2:	2108      	movs	r1, #8
 8001fb4:	4873      	ldr	r0, [pc, #460]	; (8002184 <main+0x530>)
 8001fb6:	f7fe fac5 	bl	8000544 <uartTransmit>
				  BMS_state.State = Standby;
 8001fba:	4a6d      	ldr	r2, [pc, #436]	; (8002170 <main+0x51c>)
 8001fbc:	7813      	ldrb	r3, [r2, #0]
 8001fbe:	2107      	movs	r1, #7
 8001fc0:	f361 0303 	bfi	r3, r1, #0, #4
 8001fc4:	7013      	strb	r3, [r2, #0]
				  timeStandby = millis();
 8001fc6:	f7ff f9b5 	bl	8001334 <millis>
 8001fca:	62f8      	str	r0, [r7, #44]	; 0x2c
			  }

			  break;
 8001fcc:	e0c2      	b.n	8002154 <main+0x500>
		  }

		  // State Anlassen, wenn Schluessel auf Position 3 und keine kritischen Fehler, Anlasser einschalten
		  case Anlassen:
		  {
			  if (sdc_in.Anlassen == true)
 8001fce:	4b6a      	ldr	r3, [pc, #424]	; (8002178 <main+0x524>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	f003 0320 	and.w	r3, r3, #32
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d009      	beq.n	8001ff0 <main+0x39c>
			  {
				  uartTransmit("Precharge\n", 10);
 8001fdc:	210a      	movs	r1, #10
 8001fde:	486a      	ldr	r0, [pc, #424]	; (8002188 <main+0x534>)
 8001fe0:	f7fe fab0 	bl	8000544 <uartTransmit>
				  BMS_state.State = Precharge;
 8001fe4:	4a62      	ldr	r2, [pc, #392]	; (8002170 <main+0x51c>)
 8001fe6:	7813      	ldrb	r3, [r2, #0]
 8001fe8:	2104      	movs	r1, #4
 8001fea:	f361 0303 	bfi	r3, r1, #0, #4
 8001fee:	7013      	strb	r3, [r2, #0]
			  }

			  if (system_in.KL15 == 1)
 8001ff0:	4b63      	ldr	r3, [pc, #396]	; (8002180 <main+0x52c>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f000 80ac 	beq.w	8002158 <main+0x504>
			  {
				  uartTransmit("Standby\n", 8);
 8002000:	2108      	movs	r1, #8
 8002002:	4860      	ldr	r0, [pc, #384]	; (8002184 <main+0x530>)
 8002004:	f7fe fa9e 	bl	8000544 <uartTransmit>
				  BMS_state.State = Standby;
 8002008:	4a59      	ldr	r2, [pc, #356]	; (8002170 <main+0x51c>)
 800200a:	7813      	ldrb	r3, [r2, #0]
 800200c:	2107      	movs	r1, #7
 800200e:	f361 0303 	bfi	r3, r1, #0, #4
 8002012:	7013      	strb	r3, [r2, #0]
				  timeStandby = millis();
 8002014:	f7ff f98e 	bl	8001334 <millis>
 8002018:	62f8      	str	r0, [r7, #44]	; 0x2c
			  }

			  break;
 800201a:	e09d      	b.n	8002158 <main+0x504>
		  }

		  // State Precharge,
		  case Precharge:
		  {
			  if (sdc_in.PrechargeIn == 1)
 800201c:	4b56      	ldr	r3, [pc, #344]	; (8002178 <main+0x524>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	f003 0310 	and.w	r3, r3, #16
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d009      	beq.n	800203e <main+0x3ea>
			  {
				  uartTransmit("ReadyToDrive\n", 13);
 800202a:	210d      	movs	r1, #13
 800202c:	4857      	ldr	r0, [pc, #348]	; (800218c <main+0x538>)
 800202e:	f7fe fa89 	bl	8000544 <uartTransmit>
				  BMS_state.State = ReadyToDrive;
 8002032:	4a4f      	ldr	r2, [pc, #316]	; (8002170 <main+0x51c>)
 8002034:	7813      	ldrb	r3, [r2, #0]
 8002036:	2105      	movs	r1, #5
 8002038:	f361 0303 	bfi	r3, r1, #0, #4
 800203c:	7013      	strb	r3, [r2, #0]
			  }

			  if (system_in.KL15 == 1)
 800203e:	4b50      	ldr	r3, [pc, #320]	; (8002180 <main+0x52c>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 8087 	beq.w	800215c <main+0x508>
			  {
				  uartTransmit("Standby\n", 8);
 800204e:	2108      	movs	r1, #8
 8002050:	484c      	ldr	r0, [pc, #304]	; (8002184 <main+0x530>)
 8002052:	f7fe fa77 	bl	8000544 <uartTransmit>
				  BMS_state.State = Standby;
 8002056:	4a46      	ldr	r2, [pc, #280]	; (8002170 <main+0x51c>)
 8002058:	7813      	ldrb	r3, [r2, #0]
 800205a:	2107      	movs	r1, #7
 800205c:	f361 0303 	bfi	r3, r1, #0, #4
 8002060:	7013      	strb	r3, [r2, #0]
				  timeStandby = millis();
 8002062:	f7ff f967 	bl	8001334 <millis>
 8002066:	62f8      	str	r0, [r7, #44]	; 0x2c
			  }

			  break;
 8002068:	e078      	b.n	800215c <main+0x508>
		  // State ReadyToDrive, wenn SDC OK ist
		  case ReadyToDrive:
		  {
			  if (1)
			  {
				  uartTransmit("Drive\n", 6);
 800206a:	2106      	movs	r1, #6
 800206c:	4848      	ldr	r0, [pc, #288]	; (8002190 <main+0x53c>)
 800206e:	f7fe fa69 	bl	8000544 <uartTransmit>
				  BMS_state.State = Drive;
 8002072:	4a3f      	ldr	r2, [pc, #252]	; (8002170 <main+0x51c>)
 8002074:	7813      	ldrb	r3, [r2, #0]
 8002076:	2106      	movs	r1, #6
 8002078:	f361 0303 	bfi	r3, r1, #0, #4
 800207c:	7013      	strb	r3, [r2, #0]
			  }

			  if (system_in.KL15 == 1)
 800207e:	4b40      	ldr	r3, [pc, #256]	; (8002180 <main+0x52c>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002086:	b2db      	uxtb	r3, r3
 8002088:	2b00      	cmp	r3, #0
 800208a:	d069      	beq.n	8002160 <main+0x50c>
			  {
				  uartTransmit("Standby\n", 8);
 800208c:	2108      	movs	r1, #8
 800208e:	483d      	ldr	r0, [pc, #244]	; (8002184 <main+0x530>)
 8002090:	f7fe fa58 	bl	8000544 <uartTransmit>
				  BMS_state.State = Standby;
 8002094:	4a36      	ldr	r2, [pc, #216]	; (8002170 <main+0x51c>)
 8002096:	7813      	ldrb	r3, [r2, #0]
 8002098:	2107      	movs	r1, #7
 800209a:	f361 0303 	bfi	r3, r1, #0, #4
 800209e:	7013      	strb	r3, [r2, #0]
				  timeStandby = millis();
 80020a0:	f7ff f948 	bl	8001334 <millis>
 80020a4:	62f8      	str	r0, [r7, #44]	; 0x2c
			  }

			  break;
 80020a6:	e05b      	b.n	8002160 <main+0x50c>
		  }

		  // State Drive, wenn Fahrmodus manuell aktiviert wird
		  case Drive:
		  {
			  if (system_in.KL15 == 1)
 80020a8:	4b35      	ldr	r3, [pc, #212]	; (8002180 <main+0x52c>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d056      	beq.n	8002164 <main+0x510>
			  {
				  uartTransmit("Standby\n", 8);
 80020b6:	2108      	movs	r1, #8
 80020b8:	4832      	ldr	r0, [pc, #200]	; (8002184 <main+0x530>)
 80020ba:	f7fe fa43 	bl	8000544 <uartTransmit>
				  BMS_state.State = Standby;
 80020be:	4a2c      	ldr	r2, [pc, #176]	; (8002170 <main+0x51c>)
 80020c0:	7813      	ldrb	r3, [r2, #0]
 80020c2:	2107      	movs	r1, #7
 80020c4:	f361 0303 	bfi	r3, r1, #0, #4
 80020c8:	7013      	strb	r3, [r2, #0]
				  timeStandby = millis();
 80020ca:	f7ff f933 	bl	8001334 <millis>
 80020ce:	62f8      	str	r0, [r7, #44]	; 0x2c
			  }

			  break;
 80020d0:	e048      	b.n	8002164 <main+0x510>
		  }

		  // State Standby, wenn Schluessel gezogen wird, KL15 ausgeschaltet
		  case Standby:
		  {
			  if (millis() - timeStandby > BMSTIME)
 80020d2:	f7ff f92f 	bl	8001334 <millis>
 80020d6:	4602      	mov	r2, r0
 80020d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	4a2d      	ldr	r2, [pc, #180]	; (8002194 <main+0x540>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d90a      	bls.n	80020f8 <main+0x4a4>
			  {
				  uartTransmit("Ausschalten\n", 12);
 80020e2:	210c      	movs	r1, #12
 80020e4:	482c      	ldr	r0, [pc, #176]	; (8002198 <main+0x544>)
 80020e6:	f7fe fa2d 	bl	8000544 <uartTransmit>
				  BMS_state.State = Ausschalten;
 80020ea:	4a21      	ldr	r2, [pc, #132]	; (8002170 <main+0x51c>)
 80020ec:	7813      	ldrb	r3, [r2, #0]
 80020ee:	2108      	movs	r1, #8
 80020f0:	f361 0303 	bfi	r3, r1, #0, #4
 80020f4:	7013      	strb	r3, [r2, #0]
			  {
				  uartTransmit("Ready\n", 6);
				  BMS_state.State = Ready;
			  }

			  break;
 80020f6:	e037      	b.n	8002168 <main+0x514>
			  else if (system_in.KL15 != 1)
 80020f8:	4b21      	ldr	r3, [pc, #132]	; (8002180 <main+0x52c>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d130      	bne.n	8002168 <main+0x514>
				  uartTransmit("Ready\n", 6);
 8002106:	2106      	movs	r1, #6
 8002108:	4824      	ldr	r0, [pc, #144]	; (800219c <main+0x548>)
 800210a:	f7fe fa1b 	bl	8000544 <uartTransmit>
				  BMS_state.State = Ready;
 800210e:	4a18      	ldr	r2, [pc, #96]	; (8002170 <main+0x51c>)
 8002110:	7813      	ldrb	r3, [r2, #0]
 8002112:	2101      	movs	r1, #1
 8002114:	f361 0303 	bfi	r3, r1, #0, #4
 8002118:	7013      	strb	r3, [r2, #0]
			  break;
 800211a:	e025      	b.n	8002168 <main+0x514>
		  }

		  // State Ausschalten, wenn Standby State laenger als 5min dauert
		  case Ausschalten:
		  {
			  system_out.systemoutput = 0;
 800211c:	4b17      	ldr	r3, [pc, #92]	; (800217c <main+0x528>)
 800211e:	2200      	movs	r2, #0
 8002120:	701a      	strb	r2, [r3, #0]
			  highcurrent_out.high_out = 0;
 8002122:	4b1f      	ldr	r3, [pc, #124]	; (80021a0 <main+0x54c>)
 8002124:	2200      	movs	r2, #0
 8002126:	701a      	strb	r2, [r3, #0]
			  leuchten_out.ledoutput = 0;
 8002128:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <main+0x550>)
 800212a:	2200      	movs	r2, #0
 800212c:	701a      	strb	r2, [r3, #0]
			  sdc_in.sdcinput = 0;
 800212e:	4b12      	ldr	r3, [pc, #72]	; (8002178 <main+0x524>)
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]

			  break;
 8002134:	e019      	b.n	800216a <main+0x516>
		  }

		  // Falls kein State zutrifft, dann kritischer Fehler
		  default:
		  {
			  uartTransmit("BMS Kritischer Fehler\n!", 24);
 8002136:	2118      	movs	r1, #24
 8002138:	481b      	ldr	r0, [pc, #108]	; (80021a8 <main+0x554>)
 800213a:	f7fe fa03 	bl	8000544 <uartTransmit>
			  BMS_state.CriticalError = true;
 800213e:	4a0c      	ldr	r2, [pc, #48]	; (8002170 <main+0x51c>)
 8002140:	7813      	ldrb	r3, [r2, #0]
 8002142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002146:	7013      	strb	r3, [r2, #0]
			  BMS_state.Normal = false;
 8002148:	4a09      	ldr	r2, [pc, #36]	; (8002170 <main+0x51c>)
 800214a:	7813      	ldrb	r3, [r2, #0]
 800214c:	f36f 1304 	bfc	r3, #4, #1
 8002150:	7013      	strb	r3, [r2, #0]

			  break;
 8002152:	e00a      	b.n	800216a <main+0x516>
			  break;
 8002154:	bf00      	nop
 8002156:	e008      	b.n	800216a <main+0x516>
			  break;
 8002158:	bf00      	nop
 800215a:	e006      	b.n	800216a <main+0x516>
			  break;
 800215c:	bf00      	nop
 800215e:	e004      	b.n	800216a <main+0x516>
			  break;
 8002160:	bf00      	nop
 8002162:	e002      	b.n	800216a <main+0x516>
			  break;
 8002164:	bf00      	nop
 8002166:	e000      	b.n	800216a <main+0x516>
			  break;
 8002168:	bf00      	nop
		  }
	  }

	  // Alle Ausgaenge schreiben
	  writeall_outputs();
 800216a:	f7ff f8eb 	bl	8001344 <writeall_outputs>
	  readall_inputs();
 800216e:	e5e9      	b.n	8001d44 <main+0xf0>
 8002170:	20000000 	.word	0x20000000
 8002174:	080083a4 	.word	0x080083a4
 8002178:	2000016c 	.word	0x2000016c
 800217c:	20000174 	.word	0x20000174
 8002180:	20000168 	.word	0x20000168
 8002184:	080083b0 	.word	0x080083b0
 8002188:	080083bc 	.word	0x080083bc
 800218c:	080083c8 	.word	0x080083c8
 8002190:	080083d8 	.word	0x080083d8
 8002194:	000493e0 	.word	0x000493e0
 8002198:	080083e0 	.word	0x080083e0
 800219c:	08008394 	.word	0x08008394
 80021a0:	20000178 	.word	0x20000178
 80021a4:	2000017c 	.word	0x2000017c
 80021a8:	080083f0 	.word	0x080083f0

080021ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b094      	sub	sp, #80	; 0x50
 80021b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	2234      	movs	r2, #52	; 0x34
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f005 fede 	bl	8007f7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021c0:	f107 0308 	add.w	r3, r7, #8
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80021d0:	f002 fa66 	bl	80046a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80021d4:	4b30      	ldr	r3, [pc, #192]	; (8002298 <SystemClock_Config+0xec>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d8:	4a2f      	ldr	r2, [pc, #188]	; (8002298 <SystemClock_Config+0xec>)
 80021da:	f023 0318 	bic.w	r3, r3, #24
 80021de:	6713      	str	r3, [r2, #112]	; 0x70

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e0:	4b2d      	ldr	r3, [pc, #180]	; (8002298 <SystemClock_Config+0xec>)
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	4a2c      	ldr	r2, [pc, #176]	; (8002298 <SystemClock_Config+0xec>)
 80021e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ea:	6413      	str	r3, [r2, #64]	; 0x40
 80021ec:	4b2a      	ldr	r3, [pc, #168]	; (8002298 <SystemClock_Config+0xec>)
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f4:	607b      	str	r3, [r7, #4]
 80021f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021f8:	4b28      	ldr	r3, [pc, #160]	; (800229c <SystemClock_Config+0xf0>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a27      	ldr	r2, [pc, #156]	; (800229c <SystemClock_Config+0xf0>)
 80021fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	4b25      	ldr	r3, [pc, #148]	; (800229c <SystemClock_Config+0xf0>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800220c:	603b      	str	r3, [r7, #0]
 800220e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002210:	2305      	movs	r3, #5
 8002212:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002214:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002218:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800221a:	2301      	movs	r3, #1
 800221c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800221e:	2302      	movs	r3, #2
 8002220:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002222:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002226:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002228:	2319      	movs	r3, #25
 800222a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 800222c:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8002230:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002232:	2302      	movs	r3, #2
 8002234:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002236:	2308      	movs	r3, #8
 8002238:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800223a:	2302      	movs	r3, #2
 800223c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800223e:	f107 031c 	add.w	r3, r7, #28
 8002242:	4618      	mov	r0, r3
 8002244:	f002 fa8c 	bl	8004760 <HAL_RCC_OscConfig>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800224e:	f000 f827 	bl	80022a0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002252:	f002 fa35 	bl	80046c0 <HAL_PWREx_EnableOverDrive>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800225c:	f000 f820 	bl	80022a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002260:	230f      	movs	r3, #15
 8002262:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002264:	2302      	movs	r3, #2
 8002266:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002268:	2300      	movs	r3, #0
 800226a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800226c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002270:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002272:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002276:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002278:	f107 0308 	add.w	r3, r7, #8
 800227c:	2107      	movs	r1, #7
 800227e:	4618      	mov	r0, r3
 8002280:	f002 fd1c 	bl	8004cbc <HAL_RCC_ClockConfig>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800228a:	f000 f809 	bl	80022a0 <Error_Handler>
  }
}
 800228e:	bf00      	nop
 8002290:	3750      	adds	r7, #80	; 0x50
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40023800 	.word	0x40023800
 800229c:	40007000 	.word	0x40007000

080022a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022a4:	b672      	cpsid	i
}
 80022a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 80022a8:	4a11      	ldr	r2, [pc, #68]	; (80022f0 <Error_Handler+0x50>)
 80022aa:	7813      	ldrb	r3, [r2, #0]
 80022ac:	f043 0320 	orr.w	r3, r3, #32
 80022b0:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 80022b2:	4b0f      	ldr	r3, [pc, #60]	; (80022f0 <Error_Handler+0x50>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	461a      	mov	r2, r3
 80022be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022c2:	480c      	ldr	r0, [pc, #48]	; (80022f4 <Error_Handler+0x54>)
 80022c4:	f002 f9d2 	bl	800466c <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 80022c8:	4a09      	ldr	r2, [pc, #36]	; (80022f0 <Error_Handler+0x50>)
 80022ca:	7813      	ldrb	r3, [r2, #0]
 80022cc:	f36f 1386 	bfc	r3, #6, #1
 80022d0:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// Fehler LED ausschalten
 80022d2:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <Error_Handler+0x50>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	461a      	mov	r2, r3
 80022de:	2104      	movs	r1, #4
 80022e0:	4804      	ldr	r0, [pc, #16]	; (80022f4 <Error_Handler+0x54>)
 80022e2:	f002 f9c3 	bl	800466c <HAL_GPIO_WritePin>

	// Sende Nachricht auf Uart-Interface
#ifdef DEBUG
#define STRING_ERROR_HANDLER			"Error Handler wird ausgefuehrt!!!"
	uartTransmit(STRING_ERROR_HANDLER, sizeof(STRING_ERROR_HANDLER));
 80022e6:	2122      	movs	r1, #34	; 0x22
 80022e8:	4803      	ldr	r0, [pc, #12]	; (80022f8 <Error_Handler+0x58>)
 80022ea:	f7fe f92b 	bl	8000544 <uartTransmit>
#endif
	// Beginne Endlosschleife nachdem Fehler aufgetreten ist
	while (1)
 80022ee:	e7fe      	b.n	80022ee <Error_Handler+0x4e>
 80022f0:	2000017c 	.word	0x2000017c
 80022f4:	40020400 	.word	0x40020400
 80022f8:	08008408 	.word	0x08008408

080022fc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002300:	4b15      	ldr	r3, [pc, #84]	; (8002358 <MX_RTC_Init+0x5c>)
 8002302:	4a16      	ldr	r2, [pc, #88]	; (800235c <MX_RTC_Init+0x60>)
 8002304:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002306:	4b14      	ldr	r3, [pc, #80]	; (8002358 <MX_RTC_Init+0x5c>)
 8002308:	2200      	movs	r2, #0
 800230a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800230c:	4b12      	ldr	r3, [pc, #72]	; (8002358 <MX_RTC_Init+0x5c>)
 800230e:	227f      	movs	r2, #127	; 0x7f
 8002310:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002312:	4b11      	ldr	r3, [pc, #68]	; (8002358 <MX_RTC_Init+0x5c>)
 8002314:	22ff      	movs	r2, #255	; 0xff
 8002316:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_WAKEUP;
 8002318:	4b0f      	ldr	r3, [pc, #60]	; (8002358 <MX_RTC_Init+0x5c>)
 800231a:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 800231e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_LOW;
 8002320:	4b0d      	ldr	r3, [pc, #52]	; (8002358 <MX_RTC_Init+0x5c>)
 8002322:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002326:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <MX_RTC_Init+0x5c>)
 800232a:	2200      	movs	r2, #0
 800232c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800232e:	480a      	ldr	r0, [pc, #40]	; (8002358 <MX_RTC_Init+0x5c>)
 8002330:	f003 fad2 	bl	80058d8 <HAL_RTC_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_RTC_Init+0x42>
  {
    Error_Handler();
 800233a:	f7ff ffb1 	bl	80022a0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800233e:	2200      	movs	r2, #0
 8002340:	2100      	movs	r1, #0
 8002342:	4805      	ldr	r0, [pc, #20]	; (8002358 <MX_RTC_Init+0x5c>)
 8002344:	f003 fbd0 	bl	8005ae8 <HAL_RTCEx_SetWakeUpTimer>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 800234e:	f7ff ffa7 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000244 	.word	0x20000244
 800235c:	40002800 	.word	0x40002800

08002360 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b0ac      	sub	sp, #176	; 0xb0
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002368:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002378:	f107 030c 	add.w	r3, r7, #12
 800237c:	2290      	movs	r2, #144	; 0x90
 800237e:	2100      	movs	r1, #0
 8002380:	4618      	mov	r0, r3
 8002382:	f005 fdfb 	bl	8007f7c <memset>
  if(rtcHandle->Instance==RTC)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a1d      	ldr	r2, [pc, #116]	; (8002400 <HAL_RTC_MspInit+0xa0>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d133      	bne.n	80023f8 <HAL_RTC_MspInit+0x98>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002390:	2320      	movs	r3, #32
 8002392:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002398:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800239a:	f107 030c 	add.w	r3, r7, #12
 800239e:	4618      	mov	r0, r3
 80023a0:	f002 fe72 	bl	8005088 <HAL_RCCEx_PeriphCLKConfig>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_RTC_MspInit+0x4e>
    {
      Error_Handler();
 80023aa:	f7ff ff79 	bl	80022a0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80023ae:	4b15      	ldr	r3, [pc, #84]	; (8002404 <HAL_RTC_MspInit+0xa4>)
 80023b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b2:	4a14      	ldr	r2, [pc, #80]	; (8002404 <HAL_RTC_MspInit+0xa4>)
 80023b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023b8:	6713      	str	r3, [r2, #112]	; 0x70

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ba:	4b12      	ldr	r3, [pc, #72]	; (8002404 <HAL_RTC_MspInit+0xa4>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a11      	ldr	r2, [pc, #68]	; (8002404 <HAL_RTC_MspInit+0xa4>)
 80023c0:	f043 0304 	orr.w	r3, r3, #4
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <HAL_RTC_MspInit+0xa4>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]
    /**RTC GPIO Configuration
    PC13     ------> RTC_OUT
    */
    GPIO_InitStruct.Pin = POWER_ON_Pin;
 80023d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023da:	2302      	movs	r3, #2
 80023dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 80023ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023f0:	4619      	mov	r1, r3
 80023f2:	4805      	ldr	r0, [pc, #20]	; (8002408 <HAL_RTC_MspInit+0xa8>)
 80023f4:	f001 ff76 	bl	80042e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80023f8:	bf00      	nop
 80023fa:	37b0      	adds	r7, #176	; 0xb0
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	40002800 	.word	0x40002800
 8002404:	40023800 	.word	0x40023800
 8002408:	40020800 	.word	0x40020800

0800240c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002410:	4b1b      	ldr	r3, [pc, #108]	; (8002480 <MX_SPI1_Init+0x74>)
 8002412:	4a1c      	ldr	r2, [pc, #112]	; (8002484 <MX_SPI1_Init+0x78>)
 8002414:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002416:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <MX_SPI1_Init+0x74>)
 8002418:	f44f 7282 	mov.w	r2, #260	; 0x104
 800241c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800241e:	4b18      	ldr	r3, [pc, #96]	; (8002480 <MX_SPI1_Init+0x74>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002424:	4b16      	ldr	r3, [pc, #88]	; (8002480 <MX_SPI1_Init+0x74>)
 8002426:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800242a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800242c:	4b14      	ldr	r3, [pc, #80]	; (8002480 <MX_SPI1_Init+0x74>)
 800242e:	2200      	movs	r2, #0
 8002430:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002432:	4b13      	ldr	r3, [pc, #76]	; (8002480 <MX_SPI1_Init+0x74>)
 8002434:	2200      	movs	r2, #0
 8002436:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002438:	4b11      	ldr	r3, [pc, #68]	; (8002480 <MX_SPI1_Init+0x74>)
 800243a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800243e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002440:	4b0f      	ldr	r3, [pc, #60]	; (8002480 <MX_SPI1_Init+0x74>)
 8002442:	2230      	movs	r2, #48	; 0x30
 8002444:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002446:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <MX_SPI1_Init+0x74>)
 8002448:	2200      	movs	r2, #0
 800244a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800244c:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <MX_SPI1_Init+0x74>)
 800244e:	2200      	movs	r2, #0
 8002450:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002452:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <MX_SPI1_Init+0x74>)
 8002454:	2200      	movs	r2, #0
 8002456:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002458:	4b09      	ldr	r3, [pc, #36]	; (8002480 <MX_SPI1_Init+0x74>)
 800245a:	2207      	movs	r2, #7
 800245c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800245e:	4b08      	ldr	r3, [pc, #32]	; (8002480 <MX_SPI1_Init+0x74>)
 8002460:	2200      	movs	r2, #0
 8002462:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002464:	4b06      	ldr	r3, [pc, #24]	; (8002480 <MX_SPI1_Init+0x74>)
 8002466:	2208      	movs	r2, #8
 8002468:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800246a:	4805      	ldr	r0, [pc, #20]	; (8002480 <MX_SPI1_Init+0x74>)
 800246c:	f003 fbd9 	bl	8005c22 <HAL_SPI_Init>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002476:	f7ff ff13 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20000264 	.word	0x20000264
 8002484:	40013000 	.word	0x40013000

08002488 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800248c:	4b1b      	ldr	r3, [pc, #108]	; (80024fc <MX_SPI4_Init+0x74>)
 800248e:	4a1c      	ldr	r2, [pc, #112]	; (8002500 <MX_SPI4_Init+0x78>)
 8002490:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002492:	4b1a      	ldr	r3, [pc, #104]	; (80024fc <MX_SPI4_Init+0x74>)
 8002494:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002498:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800249a:	4b18      	ldr	r3, [pc, #96]	; (80024fc <MX_SPI4_Init+0x74>)
 800249c:	2200      	movs	r2, #0
 800249e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80024a0:	4b16      	ldr	r3, [pc, #88]	; (80024fc <MX_SPI4_Init+0x74>)
 80024a2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80024a6:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80024a8:	4b14      	ldr	r3, [pc, #80]	; (80024fc <MX_SPI4_Init+0x74>)
 80024aa:	2202      	movs	r2, #2
 80024ac:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 80024ae:	4b13      	ldr	r3, [pc, #76]	; (80024fc <MX_SPI4_Init+0x74>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80024b4:	4b11      	ldr	r3, [pc, #68]	; (80024fc <MX_SPI4_Init+0x74>)
 80024b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024ba:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80024bc:	4b0f      	ldr	r3, [pc, #60]	; (80024fc <MX_SPI4_Init+0x74>)
 80024be:	2230      	movs	r2, #48	; 0x30
 80024c0:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <MX_SPI4_Init+0x74>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <MX_SPI4_Init+0x74>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <MX_SPI4_Init+0x74>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 80024d4:	4b09      	ldr	r3, [pc, #36]	; (80024fc <MX_SPI4_Init+0x74>)
 80024d6:	2207      	movs	r2, #7
 80024d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024da:	4b08      	ldr	r3, [pc, #32]	; (80024fc <MX_SPI4_Init+0x74>)
 80024dc:	2200      	movs	r2, #0
 80024de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80024e0:	4b06      	ldr	r3, [pc, #24]	; (80024fc <MX_SPI4_Init+0x74>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80024e6:	4805      	ldr	r0, [pc, #20]	; (80024fc <MX_SPI4_Init+0x74>)
 80024e8:	f003 fb9b 	bl	8005c22 <HAL_SPI_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80024f2:	f7ff fed5 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200002c8 	.word	0x200002c8
 8002500:	40013400 	.word	0x40013400

08002504 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08c      	sub	sp, #48	; 0x30
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800250c:	f107 031c 	add.w	r3, r7, #28
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]
 8002514:	605a      	str	r2, [r3, #4]
 8002516:	609a      	str	r2, [r3, #8]
 8002518:	60da      	str	r2, [r3, #12]
 800251a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a3d      	ldr	r2, [pc, #244]	; (8002618 <HAL_SPI_MspInit+0x114>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d145      	bne.n	80025b2 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002526:	4b3d      	ldr	r3, [pc, #244]	; (800261c <HAL_SPI_MspInit+0x118>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252a:	4a3c      	ldr	r2, [pc, #240]	; (800261c <HAL_SPI_MspInit+0x118>)
 800252c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002530:	6453      	str	r3, [r2, #68]	; 0x44
 8002532:	4b3a      	ldr	r3, [pc, #232]	; (800261c <HAL_SPI_MspInit+0x118>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002536:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800253a:	61bb      	str	r3, [r7, #24]
 800253c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800253e:	4b37      	ldr	r3, [pc, #220]	; (800261c <HAL_SPI_MspInit+0x118>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	4a36      	ldr	r2, [pc, #216]	; (800261c <HAL_SPI_MspInit+0x118>)
 8002544:	f043 0308 	orr.w	r3, r3, #8
 8002548:	6313      	str	r3, [r2, #48]	; 0x30
 800254a:	4b34      	ldr	r3, [pc, #208]	; (800261c <HAL_SPI_MspInit+0x118>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f003 0308 	and.w	r3, r3, #8
 8002552:	617b      	str	r3, [r7, #20]
 8002554:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002556:	4b31      	ldr	r3, [pc, #196]	; (800261c <HAL_SPI_MspInit+0x118>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a30      	ldr	r2, [pc, #192]	; (800261c <HAL_SPI_MspInit+0x118>)
 800255c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b2e      	ldr	r3, [pc, #184]	; (800261c <HAL_SPI_MspInit+0x118>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PG10     ------> SPI1_NSS
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = POTI_MOSI_Pin;
 800256e:	2380      	movs	r3, #128	; 0x80
 8002570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002572:	2302      	movs	r3, #2
 8002574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257a:	2303      	movs	r3, #3
 800257c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800257e:	2305      	movs	r3, #5
 8002580:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(POTI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8002582:	f107 031c 	add.w	r3, r7, #28
 8002586:	4619      	mov	r1, r3
 8002588:	4825      	ldr	r0, [pc, #148]	; (8002620 <HAL_SPI_MspInit+0x11c>)
 800258a:	f001 feab 	bl	80042e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTI_CS_Pin|POTI_SCK_Pin;
 800258e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002594:	2302      	movs	r3, #2
 8002596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259c:	2303      	movs	r3, #3
 800259e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025a0:	2305      	movs	r3, #5
 80025a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80025a4:	f107 031c 	add.w	r3, r7, #28
 80025a8:	4619      	mov	r1, r3
 80025aa:	481e      	ldr	r0, [pc, #120]	; (8002624 <HAL_SPI_MspInit+0x120>)
 80025ac:	f001 fe9a 	bl	80042e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80025b0:	e02d      	b.n	800260e <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI4)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a1c      	ldr	r2, [pc, #112]	; (8002628 <HAL_SPI_MspInit+0x124>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d128      	bne.n	800260e <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80025bc:	4b17      	ldr	r3, [pc, #92]	; (800261c <HAL_SPI_MspInit+0x118>)
 80025be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c0:	4a16      	ldr	r2, [pc, #88]	; (800261c <HAL_SPI_MspInit+0x118>)
 80025c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80025c6:	6453      	str	r3, [r2, #68]	; 0x44
 80025c8:	4b14      	ldr	r3, [pc, #80]	; (800261c <HAL_SPI_MspInit+0x118>)
 80025ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025d4:	4b11      	ldr	r3, [pc, #68]	; (800261c <HAL_SPI_MspInit+0x118>)
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	4a10      	ldr	r2, [pc, #64]	; (800261c <HAL_SPI_MspInit+0x118>)
 80025da:	f043 0310 	orr.w	r3, r3, #16
 80025de:	6313      	str	r3, [r2, #48]	; 0x30
 80025e0:	4b0e      	ldr	r3, [pc, #56]	; (800261c <HAL_SPI_MspInit+0x118>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	f003 0310 	and.w	r3, r3, #16
 80025e8:	60bb      	str	r3, [r7, #8]
 80025ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ISOSPI_SCK_Pin|ISOSPI_MISO_Pin|ISOSPI_MOSI_Pin;
 80025ec:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80025f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f2:	2302      	movs	r3, #2
 80025f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80025fe:	2305      	movs	r3, #5
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002602:	f107 031c 	add.w	r3, r7, #28
 8002606:	4619      	mov	r1, r3
 8002608:	4808      	ldr	r0, [pc, #32]	; (800262c <HAL_SPI_MspInit+0x128>)
 800260a:	f001 fe6b 	bl	80042e4 <HAL_GPIO_Init>
}
 800260e:	bf00      	nop
 8002610:	3730      	adds	r7, #48	; 0x30
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40013000 	.word	0x40013000
 800261c:	40023800 	.word	0x40023800
 8002620:	40020c00 	.word	0x40020c00
 8002624:	40021800 	.word	0x40021800
 8002628:	40013400 	.word	0x40013400
 800262c:	40021000 	.word	0x40021000

08002630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002636:	4b0f      	ldr	r3, [pc, #60]	; (8002674 <HAL_MspInit+0x44>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	4a0e      	ldr	r2, [pc, #56]	; (8002674 <HAL_MspInit+0x44>)
 800263c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002640:	6413      	str	r3, [r2, #64]	; 0x40
 8002642:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <HAL_MspInit+0x44>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264e:	4b09      	ldr	r3, [pc, #36]	; (8002674 <HAL_MspInit+0x44>)
 8002650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002652:	4a08      	ldr	r2, [pc, #32]	; (8002674 <HAL_MspInit+0x44>)
 8002654:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002658:	6453      	str	r3, [r2, #68]	; 0x44
 800265a:	4b06      	ldr	r3, [pc, #24]	; (8002674 <HAL_MspInit+0x44>)
 800265c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	40023800 	.word	0x40023800

08002678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002686:	b480      	push	{r7}
 8002688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800268a:	e7fe      	b.n	800268a <HardFault_Handler+0x4>

0800268c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002690:	e7fe      	b.n	8002690 <MemManage_Handler+0x4>

08002692 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002692:	b480      	push	{r7}
 8002694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002696:	e7fe      	b.n	8002696 <BusFault_Handler+0x4>

08002698 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800269c:	e7fe      	b.n	800269c <UsageFault_Handler+0x4>

0800269e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800269e:	b480      	push	{r7}
 80026a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026ba:	b480      	push	{r7}
 80026bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026cc:	f000 fb6c 	bl	8002da8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026d0:	bf00      	nop
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026d8:	4802      	ldr	r0, [pc, #8]	; (80026e4 <TIM1_CC_IRQHandler+0x10>)
 80026da:	f003 fc5c 	bl	8005f96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20000330 	.word	0x20000330

080026e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80026ec:	4802      	ldr	r0, [pc, #8]	; (80026f8 <TIM6_DAC_IRQHandler+0x10>)
 80026ee:	f003 fc52 	bl	8005f96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	200003c8 	.word	0x200003c8

080026fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002704:	4a14      	ldr	r2, [pc, #80]	; (8002758 <_sbrk+0x5c>)
 8002706:	4b15      	ldr	r3, [pc, #84]	; (800275c <_sbrk+0x60>)
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002710:	4b13      	ldr	r3, [pc, #76]	; (8002760 <_sbrk+0x64>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d102      	bne.n	800271e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002718:	4b11      	ldr	r3, [pc, #68]	; (8002760 <_sbrk+0x64>)
 800271a:	4a12      	ldr	r2, [pc, #72]	; (8002764 <_sbrk+0x68>)
 800271c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800271e:	4b10      	ldr	r3, [pc, #64]	; (8002760 <_sbrk+0x64>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4413      	add	r3, r2
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	429a      	cmp	r2, r3
 800272a:	d207      	bcs.n	800273c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800272c:	f005 fc3e 	bl	8007fac <__errno>
 8002730:	4603      	mov	r3, r0
 8002732:	220c      	movs	r2, #12
 8002734:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002736:	f04f 33ff 	mov.w	r3, #4294967295
 800273a:	e009      	b.n	8002750 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800273c:	4b08      	ldr	r3, [pc, #32]	; (8002760 <_sbrk+0x64>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002742:	4b07      	ldr	r3, [pc, #28]	; (8002760 <_sbrk+0x64>)
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4413      	add	r3, r2
 800274a:	4a05      	ldr	r2, [pc, #20]	; (8002760 <_sbrk+0x64>)
 800274c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800274e:	68fb      	ldr	r3, [r7, #12]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20080000 	.word	0x20080000
 800275c:	00000400 	.word	0x00000400
 8002760:	2000032c 	.word	0x2000032c
 8002764:	200005e8 	.word	0x200005e8

08002768 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800276c:	4b08      	ldr	r3, [pc, #32]	; (8002790 <SystemInit+0x28>)
 800276e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002772:	4a07      	ldr	r2, [pc, #28]	; (8002790 <SystemInit+0x28>)
 8002774:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002778:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800277c:	4b04      	ldr	r3, [pc, #16]	; (8002790 <SystemInit+0x28>)
 800277e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002782:	609a      	str	r2, [r3, #8]
#endif
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	e000ed00 	.word	0xe000ed00

08002794 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b090      	sub	sp, #64	; 0x40
 8002798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800279a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800279e:	2200      	movs	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	605a      	str	r2, [r3, #4]
 80027a4:	609a      	str	r2, [r3, #8]
 80027a6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80027a8:	f107 031c 	add.w	r3, r7, #28
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	605a      	str	r2, [r3, #4]
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	60da      	str	r2, [r3, #12]
 80027b6:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80027b8:	f107 030c 	add.w	r3, r7, #12
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]
 80027c2:	609a      	str	r2, [r3, #8]
 80027c4:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c6:	463b      	mov	r3, r7
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	605a      	str	r2, [r3, #4]
 80027ce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027d0:	4b40      	ldr	r3, [pc, #256]	; (80028d4 <MX_TIM1_Init+0x140>)
 80027d2:	4a41      	ldr	r2, [pc, #260]	; (80028d8 <MX_TIM1_Init+0x144>)
 80027d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 675 - 1;
 80027d6:	4b3f      	ldr	r3, [pc, #252]	; (80028d4 <MX_TIM1_Init+0x140>)
 80027d8:	f240 22a2 	movw	r2, #674	; 0x2a2
 80027dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027de:	4b3d      	ldr	r3, [pc, #244]	; (80028d4 <MX_TIM1_Init+0x140>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80027e4:	4b3b      	ldr	r3, [pc, #236]	; (80028d4 <MX_TIM1_Init+0x140>)
 80027e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027ea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ec:	4b39      	ldr	r3, [pc, #228]	; (80028d4 <MX_TIM1_Init+0x140>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027f2:	4b38      	ldr	r3, [pc, #224]	; (80028d4 <MX_TIM1_Init+0x140>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f8:	4b36      	ldr	r3, [pc, #216]	; (80028d4 <MX_TIM1_Init+0x140>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027fe:	4835      	ldr	r0, [pc, #212]	; (80028d4 <MX_TIM1_Init+0x140>)
 8002800:	f003 faba 	bl	8005d78 <HAL_TIM_Base_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800280a:	f7ff fd49 	bl	80022a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800280e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002812:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002814:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002818:	4619      	mov	r1, r3
 800281a:	482e      	ldr	r0, [pc, #184]	; (80028d4 <MX_TIM1_Init+0x140>)
 800281c:	f003 fe8a 	bl	8006534 <HAL_TIM_ConfigClockSource>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002826:	f7ff fd3b 	bl	80022a0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800282a:	482a      	ldr	r0, [pc, #168]	; (80028d4 <MX_TIM1_Init+0x140>)
 800282c:	f003 fb52 	bl	8005ed4 <HAL_TIM_IC_Init>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002836:	f7ff fd33 	bl	80022a0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800283a:	2304      	movs	r3, #4
 800283c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800283e:	2350      	movs	r3, #80	; 0x50
 8002840:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002842:	2300      	movs	r3, #0
 8002844:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002846:	2300      	movs	r3, #0
 8002848:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 800284a:	2300      	movs	r3, #0
 800284c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800284e:	f107 031c 	add.w	r3, r7, #28
 8002852:	4619      	mov	r1, r3
 8002854:	481f      	ldr	r0, [pc, #124]	; (80028d4 <MX_TIM1_Init+0x140>)
 8002856:	f003 ff37 	bl	80066c8 <HAL_TIM_SlaveConfigSynchro>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8002860:	f7ff fd1e 	bl	80022a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002864:	2300      	movs	r3, #0
 8002866:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002868:	2301      	movs	r3, #1
 800286a:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002870:	2300      	movs	r3, #0
 8002872:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002874:	f107 030c 	add.w	r3, r7, #12
 8002878:	2200      	movs	r2, #0
 800287a:	4619      	mov	r1, r3
 800287c:	4815      	ldr	r0, [pc, #84]	; (80028d4 <MX_TIM1_Init+0x140>)
 800287e:	f003 fca9 	bl	80061d4 <HAL_TIM_IC_ConfigChannel>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002888:	f7ff fd0a 	bl	80022a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800288c:	2302      	movs	r3, #2
 800288e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002890:	2302      	movs	r3, #2
 8002892:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002894:	f107 030c 	add.w	r3, r7, #12
 8002898:	2204      	movs	r2, #4
 800289a:	4619      	mov	r1, r3
 800289c:	480d      	ldr	r0, [pc, #52]	; (80028d4 <MX_TIM1_Init+0x140>)
 800289e:	f003 fc99 	bl	80061d4 <HAL_TIM_IC_ConfigChannel>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80028a8:	f7ff fcfa 	bl	80022a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ac:	2300      	movs	r3, #0
 80028ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80028b0:	2300      	movs	r3, #0
 80028b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80028b8:	463b      	mov	r3, r7
 80028ba:	4619      	mov	r1, r3
 80028bc:	4805      	ldr	r0, [pc, #20]	; (80028d4 <MX_TIM1_Init+0x140>)
 80028be:	f004 fccd 	bl	800725c <HAL_TIMEx_MasterConfigSynchronization>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80028c8:	f7ff fcea 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80028cc:	bf00      	nop
 80028ce:	3740      	adds	r7, #64	; 0x40
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000330 	.word	0x20000330
 80028d8:	40010000 	.word	0x40010000

080028dc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b08a      	sub	sp, #40	; 0x28
 80028e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e2:	f107 031c 	add.w	r3, r7, #28
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	605a      	str	r2, [r3, #4]
 80028ec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028ee:	463b      	mov	r3, r7
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	611a      	str	r2, [r3, #16]
 80028fc:	615a      	str	r2, [r3, #20]
 80028fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002900:	4b32      	ldr	r3, [pc, #200]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002902:	4a33      	ldr	r2, [pc, #204]	; (80029d0 <MX_TIM4_Init+0xf4>)
 8002904:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002906:	4b31      	ldr	r3, [pc, #196]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002908:	2200      	movs	r2, #0
 800290a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800290c:	4b2f      	ldr	r3, [pc, #188]	; (80029cc <MX_TIM4_Init+0xf0>)
 800290e:	2200      	movs	r2, #0
 8002910:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002912:	4b2e      	ldr	r3, [pc, #184]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002914:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002918:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800291a:	4b2c      	ldr	r3, [pc, #176]	; (80029cc <MX_TIM4_Init+0xf0>)
 800291c:	2200      	movs	r2, #0
 800291e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002920:	4b2a      	ldr	r3, [pc, #168]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002922:	2200      	movs	r2, #0
 8002924:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002926:	4829      	ldr	r0, [pc, #164]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002928:	f003 fa7d 	bl	8005e26 <HAL_TIM_PWM_Init>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002932:	f7ff fcb5 	bl	80022a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002936:	2300      	movs	r3, #0
 8002938:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800293a:	2300      	movs	r3, #0
 800293c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800293e:	f107 031c 	add.w	r3, r7, #28
 8002942:	4619      	mov	r1, r3
 8002944:	4821      	ldr	r0, [pc, #132]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002946:	f004 fc89 	bl	800725c <HAL_TIMEx_MasterConfigSynchronization>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002950:	f7ff fca6 	bl	80022a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002954:	2360      	movs	r3, #96	; 0x60
 8002956:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002958:	2300      	movs	r3, #0
 800295a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800295c:	2300      	movs	r3, #0
 800295e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002960:	2300      	movs	r3, #0
 8002962:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002964:	463b      	mov	r3, r7
 8002966:	2200      	movs	r2, #0
 8002968:	4619      	mov	r1, r3
 800296a:	4818      	ldr	r0, [pc, #96]	; (80029cc <MX_TIM4_Init+0xf0>)
 800296c:	f003 fcce 	bl	800630c <HAL_TIM_PWM_ConfigChannel>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8002976:	f7ff fc93 	bl	80022a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800297a:	463b      	mov	r3, r7
 800297c:	2204      	movs	r2, #4
 800297e:	4619      	mov	r1, r3
 8002980:	4812      	ldr	r0, [pc, #72]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002982:	f003 fcc3 	bl	800630c <HAL_TIM_PWM_ConfigChannel>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 800298c:	f7ff fc88 	bl	80022a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002990:	463b      	mov	r3, r7
 8002992:	2208      	movs	r2, #8
 8002994:	4619      	mov	r1, r3
 8002996:	480d      	ldr	r0, [pc, #52]	; (80029cc <MX_TIM4_Init+0xf0>)
 8002998:	f003 fcb8 	bl	800630c <HAL_TIM_PWM_ConfigChannel>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 80029a2:	f7ff fc7d 	bl	80022a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80029a6:	463b      	mov	r3, r7
 80029a8:	220c      	movs	r2, #12
 80029aa:	4619      	mov	r1, r3
 80029ac:	4807      	ldr	r0, [pc, #28]	; (80029cc <MX_TIM4_Init+0xf0>)
 80029ae:	f003 fcad 	bl	800630c <HAL_TIM_PWM_ConfigChannel>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 80029b8:	f7ff fc72 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80029bc:	4803      	ldr	r0, [pc, #12]	; (80029cc <MX_TIM4_Init+0xf0>)
 80029be:	f000 f8c7 	bl	8002b50 <HAL_TIM_MspPostInit>

}
 80029c2:	bf00      	nop
 80029c4:	3728      	adds	r7, #40	; 0x28
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	2000037c 	.word	0x2000037c
 80029d0:	40000800 	.word	0x40000800

080029d4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029da:	1d3b      	adds	r3, r7, #4
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80029e4:	4b14      	ldr	r3, [pc, #80]	; (8002a38 <MX_TIM6_Init+0x64>)
 80029e6:	4a15      	ldr	r2, [pc, #84]	; (8002a3c <MX_TIM6_Init+0x68>)
 80029e8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27;
 80029ea:	4b13      	ldr	r3, [pc, #76]	; (8002a38 <MX_TIM6_Init+0x64>)
 80029ec:	221b      	movs	r2, #27
 80029ee:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f0:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <MX_TIM6_Init+0x64>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000;
 80029f6:	4b10      	ldr	r3, [pc, #64]	; (8002a38 <MX_TIM6_Init+0x64>)
 80029f8:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80029fc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029fe:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <MX_TIM6_Init+0x64>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002a04:	480c      	ldr	r0, [pc, #48]	; (8002a38 <MX_TIM6_Init+0x64>)
 8002a06:	f003 f9b7 	bl	8005d78 <HAL_TIM_Base_Init>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002a10:	f7ff fc46 	bl	80022a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a14:	2300      	movs	r3, #0
 8002a16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002a1c:	1d3b      	adds	r3, r7, #4
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4805      	ldr	r0, [pc, #20]	; (8002a38 <MX_TIM6_Init+0x64>)
 8002a22:	f004 fc1b 	bl	800725c <HAL_TIMEx_MasterConfigSynchronization>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002a2c:	f7ff fc38 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002a30:	bf00      	nop
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	200003c8 	.word	0x200003c8
 8002a3c:	40001000 	.word	0x40001000

08002a40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a48:	f107 0314 	add.w	r3, r7, #20
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	605a      	str	r2, [r3, #4]
 8002a52:	609a      	str	r2, [r3, #8]
 8002a54:	60da      	str	r2, [r3, #12]
 8002a56:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a28      	ldr	r2, [pc, #160]	; (8002b00 <HAL_TIM_Base_MspInit+0xc0>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d131      	bne.n	8002ac6 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a62:	4b28      	ldr	r3, [pc, #160]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	4a27      	ldr	r2, [pc, #156]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a6e:	4b25      	ldr	r3, [pc, #148]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a7a:	4b22      	ldr	r3, [pc, #136]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7e:	4a21      	ldr	r2, [pc, #132]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002a80:	f043 0310 	orr.w	r3, r3, #16
 8002a84:	6313      	str	r3, [r2, #48]	; 0x30
 8002a86:	4b1f      	ldr	r3, [pc, #124]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8a:	f003 0310 	and.w	r3, r3, #16
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = IMD_PWM_Pin;
 8002a92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IMD_PWM_GPIO_Port, &GPIO_InitStruct);
 8002aa8:	f107 0314 	add.w	r3, r7, #20
 8002aac:	4619      	mov	r1, r3
 8002aae:	4816      	ldr	r0, [pc, #88]	; (8002b08 <HAL_TIM_Base_MspInit+0xc8>)
 8002ab0:	f001 fc18 	bl	80042e4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	201b      	movs	r0, #27
 8002aba:	f001 fbdc 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002abe:	201b      	movs	r0, #27
 8002ac0:	f001 fbf5 	bl	80042ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002ac4:	e018      	b.n	8002af8 <HAL_TIM_Base_MspInit+0xb8>
  else if(tim_baseHandle->Instance==TIM6)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a10      	ldr	r2, [pc, #64]	; (8002b0c <HAL_TIM_Base_MspInit+0xcc>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d113      	bne.n	8002af8 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ad0:	4b0c      	ldr	r3, [pc, #48]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	4a0b      	ldr	r2, [pc, #44]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002ad6:	f043 0310 	orr.w	r3, r3, #16
 8002ada:	6413      	str	r3, [r2, #64]	; 0x40
 8002adc:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <HAL_TIM_Base_MspInit+0xc4>)
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	f003 0310 	and.w	r3, r3, #16
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ae8:	2200      	movs	r2, #0
 8002aea:	2100      	movs	r1, #0
 8002aec:	2036      	movs	r0, #54	; 0x36
 8002aee:	f001 fbc2 	bl	8004276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002af2:	2036      	movs	r0, #54	; 0x36
 8002af4:	f001 fbdb 	bl	80042ae <HAL_NVIC_EnableIRQ>
}
 8002af8:	bf00      	nop
 8002afa:	3728      	adds	r7, #40	; 0x28
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40010000 	.word	0x40010000
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40001000 	.word	0x40001000

08002b10 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0a      	ldr	r2, [pc, #40]	; (8002b48 <HAL_TIM_PWM_MspInit+0x38>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d10b      	bne.n	8002b3a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b22:	4b0a      	ldr	r3, [pc, #40]	; (8002b4c <HAL_TIM_PWM_MspInit+0x3c>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	4a09      	ldr	r2, [pc, #36]	; (8002b4c <HAL_TIM_PWM_MspInit+0x3c>)
 8002b28:	f043 0304 	orr.w	r3, r3, #4
 8002b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b2e:	4b07      	ldr	r3, [pc, #28]	; (8002b4c <HAL_TIM_PWM_MspInit+0x3c>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f003 0304 	and.w	r3, r3, #4
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b3a:	bf00      	nop
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40000800 	.word	0x40000800
 8002b4c:	40023800 	.word	0x40023800

08002b50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b58:	f107 030c 	add.w	r3, r7, #12
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
 8002b60:	605a      	str	r2, [r3, #4]
 8002b62:	609a      	str	r2, [r3, #8]
 8002b64:	60da      	str	r2, [r3, #12]
 8002b66:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a11      	ldr	r2, [pc, #68]	; (8002bb4 <HAL_TIM_MspPostInit+0x64>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d11c      	bne.n	8002bac <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b72:	4b11      	ldr	r3, [pc, #68]	; (8002bb8 <HAL_TIM_MspPostInit+0x68>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	4a10      	ldr	r2, [pc, #64]	; (8002bb8 <HAL_TIM_MspPostInit+0x68>)
 8002b78:	f043 0308 	orr.w	r3, r3, #8
 8002b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7e:	4b0e      	ldr	r3, [pc, #56]	; (8002bb8 <HAL_TIM_MspPostInit+0x68>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	60bb      	str	r3, [r7, #8]
 8002b88:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWM_HV_N_Pin|PWM_HV_P_Pin|PWM_HV_M_Pin|PWM_HV_Charger_Pin;
 8002b8a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002b8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ba0:	f107 030c 	add.w	r3, r7, #12
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4805      	ldr	r0, [pc, #20]	; (8002bbc <HAL_TIM_MspPostInit+0x6c>)
 8002ba8:	f001 fb9c 	bl	80042e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002bac:	bf00      	nop
 8002bae:	3720      	adds	r7, #32
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40000800 	.word	0x40000800
 8002bb8:	40023800 	.word	0x40023800
 8002bbc:	40020c00 	.word	0x40020c00

08002bc0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002bc4:	4b14      	ldr	r3, [pc, #80]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bc6:	4a15      	ldr	r2, [pc, #84]	; (8002c1c <MX_USART2_UART_Init+0x5c>)
 8002bc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002bca:	4b13      	ldr	r3, [pc, #76]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bcc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002bd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002bd2:	4b11      	ldr	r3, [pc, #68]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002bd8:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bde:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002be4:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002be6:	220c      	movs	r2, #12
 8002be8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bea:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bf0:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bf6:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bfc:	4b06      	ldr	r3, [pc, #24]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c02:	4805      	ldr	r0, [pc, #20]	; (8002c18 <MX_USART2_UART_Init+0x58>)
 8002c04:	f004 fbd6 	bl	80073b4 <HAL_UART_Init>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002c0e:	f7ff fb47 	bl	80022a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000414 	.word	0x20000414
 8002c1c:	40004400 	.word	0x40004400

08002c20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b0ae      	sub	sp, #184	; 0xb8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c28:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	601a      	str	r2, [r3, #0]
 8002c30:	605a      	str	r2, [r3, #4]
 8002c32:	609a      	str	r2, [r3, #8]
 8002c34:	60da      	str	r2, [r3, #12]
 8002c36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c38:	f107 0314 	add.w	r3, r7, #20
 8002c3c:	2290      	movs	r2, #144	; 0x90
 8002c3e:	2100      	movs	r1, #0
 8002c40:	4618      	mov	r0, r3
 8002c42:	f005 f99b 	bl	8007f7c <memset>
  if(uartHandle->Instance==USART2)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a21      	ldr	r2, [pc, #132]	; (8002cd0 <HAL_UART_MspInit+0xb0>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d13a      	bne.n	8002cc6 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c50:	2380      	movs	r3, #128	; 0x80
 8002c52:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c54:	2300      	movs	r3, #0
 8002c56:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c58:	f107 0314 	add.w	r3, r7, #20
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f002 fa13 	bl	8005088 <HAL_RCCEx_PeriphCLKConfig>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c68:	f7ff fb1a 	bl	80022a0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c6c:	4b19      	ldr	r3, [pc, #100]	; (8002cd4 <HAL_UART_MspInit+0xb4>)
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	4a18      	ldr	r2, [pc, #96]	; (8002cd4 <HAL_UART_MspInit+0xb4>)
 8002c72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c76:	6413      	str	r3, [r2, #64]	; 0x40
 8002c78:	4b16      	ldr	r3, [pc, #88]	; (8002cd4 <HAL_UART_MspInit+0xb4>)
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c80:	613b      	str	r3, [r7, #16]
 8002c82:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c84:	4b13      	ldr	r3, [pc, #76]	; (8002cd4 <HAL_UART_MspInit+0xb4>)
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	4a12      	ldr	r2, [pc, #72]	; (8002cd4 <HAL_UART_MspInit+0xb4>)
 8002c8a:	f043 0308 	orr.w	r3, r3, #8
 8002c8e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c90:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <HAL_UART_MspInit+0xb4>)
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002c9c:	2360      	movs	r3, #96	; 0x60
 8002c9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cb4:	2307      	movs	r3, #7
 8002cb6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cba:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4805      	ldr	r0, [pc, #20]	; (8002cd8 <HAL_UART_MspInit+0xb8>)
 8002cc2:	f001 fb0f 	bl	80042e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	37b8      	adds	r7, #184	; 0xb8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40004400 	.word	0x40004400
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40020c00 	.word	0x40020c00

08002cdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002cdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ce0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ce2:	e003      	b.n	8002cec <LoopCopyDataInit>

08002ce4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ce6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ce8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002cea:	3104      	adds	r1, #4

08002cec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002cec:	480b      	ldr	r0, [pc, #44]	; (8002d1c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002cee:	4b0c      	ldr	r3, [pc, #48]	; (8002d20 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002cf0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002cf2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002cf4:	d3f6      	bcc.n	8002ce4 <CopyDataInit>
  ldr  r2, =_sbss
 8002cf6:	4a0b      	ldr	r2, [pc, #44]	; (8002d24 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002cf8:	e002      	b.n	8002d00 <LoopFillZerobss>

08002cfa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002cfa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002cfc:	f842 3b04 	str.w	r3, [r2], #4

08002d00 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002d00:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002d02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002d04:	d3f9      	bcc.n	8002cfa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d06:	f7ff fd2f 	bl	8002768 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d0a:	f005 f955 	bl	8007fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d0e:	f7fe ffa1 	bl	8001c54 <main>
  bx  lr    
 8002d12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d14:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002d18:	0800847c 	.word	0x0800847c
  ldr  r0, =_sdata
 8002d1c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002d20:	20000060 	.word	0x20000060
  ldr  r2, =_sbss
 8002d24:	20000060 	.word	0x20000060
  ldr  r3, = _ebss
 8002d28:	200005e8 	.word	0x200005e8

08002d2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d2c:	e7fe      	b.n	8002d2c <ADC_IRQHandler>

08002d2e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d32:	2003      	movs	r0, #3
 8002d34:	f001 fa94 	bl	8004260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d38:	2000      	movs	r0, #0
 8002d3a:	f000 f805 	bl	8002d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d3e:	f7ff fc77 	bl	8002630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d50:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <HAL_InitTick+0x54>)
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	4b12      	ldr	r3, [pc, #72]	; (8002da0 <HAL_InitTick+0x58>)
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	4619      	mov	r1, r3
 8002d5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d66:	4618      	mov	r0, r3
 8002d68:	f001 faaf 	bl	80042ca <HAL_SYSTICK_Config>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e00e      	b.n	8002d94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b0f      	cmp	r3, #15
 8002d7a:	d80a      	bhi.n	8002d92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	f04f 30ff 	mov.w	r0, #4294967295
 8002d84:	f001 fa77 	bl	8004276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d88:	4a06      	ldr	r2, [pc, #24]	; (8002da4 <HAL_InitTick+0x5c>)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	e000      	b.n	8002d94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20000004 	.word	0x20000004
 8002da0:	2000000c 	.word	0x2000000c
 8002da4:	20000008 	.word	0x20000008

08002da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dac:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <HAL_IncTick+0x20>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b06      	ldr	r3, [pc, #24]	; (8002dcc <HAL_IncTick+0x24>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4413      	add	r3, r2
 8002db8:	4a04      	ldr	r2, [pc, #16]	; (8002dcc <HAL_IncTick+0x24>)
 8002dba:	6013      	str	r3, [r2, #0]
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	2000000c 	.word	0x2000000c
 8002dcc:	2000049c 	.word	0x2000049c

08002dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8002dd4:	4b03      	ldr	r3, [pc, #12]	; (8002de4 <HAL_GetTick+0x14>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	2000049c 	.word	0x2000049c

08002de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002df0:	f7ff ffee 	bl	8002dd0 <HAL_GetTick>
 8002df4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e00:	d005      	beq.n	8002e0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e02:	4b0a      	ldr	r3, [pc, #40]	; (8002e2c <HAL_Delay+0x44>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	461a      	mov	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e0e:	bf00      	nop
 8002e10:	f7ff ffde 	bl	8002dd0 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d8f7      	bhi.n	8002e10 <HAL_Delay+0x28>
  {
  }
}
 8002e20:	bf00      	nop
 8002e22:	bf00      	nop
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	2000000c 	.word	0x2000000c

08002e30 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 8002e34:	4b02      	ldr	r3, [pc, #8]	; (8002e40 <HAL_GetHalVersion+0x10>)
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	01030000 	.word	0x01030000

08002e44 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002e48:	4b03      	ldr	r3, [pc, #12]	; (8002e58 <HAL_GetREVID+0x14>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	0c1b      	lsrs	r3, r3, #16
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	e0042000 	.word	0xe0042000

08002e5c <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002e60:	4b04      	ldr	r3, [pc, #16]	; (8002e74 <HAL_GetDEVID+0x18>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	e0042000 	.word	0xe0042000

08002e78 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8002e7c:	4b03      	ldr	r3, [pc, #12]	; (8002e8c <HAL_GetUIDw0+0x14>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	1ff0f420 	.word	0x1ff0f420

08002e90 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002e94:	4b03      	ldr	r3, [pc, #12]	; (8002ea4 <HAL_GetUIDw1+0x14>)
 8002e96:	681b      	ldr	r3, [r3, #0]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	1ff0f424 	.word	0x1ff0f424

08002ea8 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002eac:	4b03      	ldr	r3, [pc, #12]	; (8002ebc <HAL_GetUIDw2+0x14>)
 8002eae:	681b      	ldr	r3, [r3, #0]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	1ff0f428 	.word	0x1ff0f428

08002ec0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e031      	b.n	8002f3a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d109      	bne.n	8002ef2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7fe fbc8 	bl	8001674 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d116      	bne.n	8002f2c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f02:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <HAL_ADC_Init+0x84>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	f043 0202 	orr.w	r2, r3, #2
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f970 	bl	80031f4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	641a      	str	r2, [r3, #64]	; 0x40
 8002f2a:	e001      	b.n	8002f30 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	ffffeefd 	.word	0xffffeefd

08002f48 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d101      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x1c>
 8002f60:	2302      	movs	r3, #2
 8002f62:	e136      	b.n	80031d2 <HAL_ADC_ConfigChannel+0x28a>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2b09      	cmp	r3, #9
 8002f72:	d93a      	bls.n	8002fea <HAL_ADC_ConfigChannel+0xa2>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f7c:	d035      	beq.n	8002fea <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68d9      	ldr	r1, [r3, #12]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	4413      	add	r3, r2
 8002f92:	3b1e      	subs	r3, #30
 8002f94:	2207      	movs	r2, #7
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43da      	mvns	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	400a      	ands	r2, r1
 8002fa2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a8d      	ldr	r2, [pc, #564]	; (80031e0 <HAL_ADC_ConfigChannel+0x298>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d10a      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68d9      	ldr	r1, [r3, #12]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	061a      	lsls	r2, r3, #24
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fc2:	e035      	b.n	8003030 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68d9      	ldr	r1, [r3, #12]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	4403      	add	r3, r0
 8002fdc:	3b1e      	subs	r3, #30
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fe8:	e022      	b.n	8003030 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6919      	ldr	r1, [r3, #16]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4413      	add	r3, r2
 8002ffe:	2207      	movs	r2, #7
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43da      	mvns	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	400a      	ands	r2, r1
 800300c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6919      	ldr	r1, [r3, #16]
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	b29b      	uxth	r3, r3
 800301e:	4618      	mov	r0, r3
 8003020:	4603      	mov	r3, r0
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4403      	add	r3, r0
 8003026:	409a      	lsls	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	2b06      	cmp	r3, #6
 8003036:	d824      	bhi.n	8003082 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	3b05      	subs	r3, #5
 800304a:	221f      	movs	r2, #31
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43da      	mvns	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	400a      	ands	r2, r1
 8003058:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	b29b      	uxth	r3, r3
 8003066:	4618      	mov	r0, r3
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	3b05      	subs	r3, #5
 8003074:	fa00 f203 	lsl.w	r2, r0, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	635a      	str	r2, [r3, #52]	; 0x34
 8003080:	e04c      	b.n	800311c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b0c      	cmp	r3, #12
 8003088:	d824      	bhi.n	80030d4 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	4413      	add	r3, r2
 800309a:	3b23      	subs	r3, #35	; 0x23
 800309c:	221f      	movs	r2, #31
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43da      	mvns	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	400a      	ands	r2, r1
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	4618      	mov	r0, r3
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	3b23      	subs	r3, #35	; 0x23
 80030c6:	fa00 f203 	lsl.w	r2, r0, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	430a      	orrs	r2, r1
 80030d0:	631a      	str	r2, [r3, #48]	; 0x30
 80030d2:	e023      	b.n	800311c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	3b41      	subs	r3, #65	; 0x41
 80030e6:	221f      	movs	r2, #31
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	43da      	mvns	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	400a      	ands	r2, r1
 80030f4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	b29b      	uxth	r3, r3
 8003102:	4618      	mov	r0, r3
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	3b41      	subs	r3, #65	; 0x41
 8003110:	fa00 f203 	lsl.w	r2, r0, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a30      	ldr	r2, [pc, #192]	; (80031e4 <HAL_ADC_ConfigChannel+0x29c>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d10a      	bne.n	800313c <HAL_ADC_ConfigChannel+0x1f4>
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800312e:	d105      	bne.n	800313c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003130:	4b2d      	ldr	r3, [pc, #180]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	4a2c      	ldr	r2, [pc, #176]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003136:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800313a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a28      	ldr	r2, [pc, #160]	; (80031e4 <HAL_ADC_ConfigChannel+0x29c>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d10f      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x21e>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2b12      	cmp	r3, #18
 800314c:	d10b      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800314e:	4b26      	ldr	r3, [pc, #152]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	4a25      	ldr	r2, [pc, #148]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003154:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003158:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800315a:	4b23      	ldr	r3, [pc, #140]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	4a22      	ldr	r2, [pc, #136]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003160:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003164:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a1e      	ldr	r2, [pc, #120]	; (80031e4 <HAL_ADC_ConfigChannel+0x29c>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d12b      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x280>
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a1a      	ldr	r2, [pc, #104]	; (80031e0 <HAL_ADC_ConfigChannel+0x298>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d003      	beq.n	8003182 <HAL_ADC_ConfigChannel+0x23a>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b11      	cmp	r3, #17
 8003180:	d122      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003182:	4b19      	ldr	r3, [pc, #100]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	4a18      	ldr	r2, [pc, #96]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003188:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800318c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800318e:	4b16      	ldr	r3, [pc, #88]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	4a15      	ldr	r2, [pc, #84]	; (80031e8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003194:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003198:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a10      	ldr	r2, [pc, #64]	; (80031e0 <HAL_ADC_ConfigChannel+0x298>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d111      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80031a4:	4b11      	ldr	r3, [pc, #68]	; (80031ec <HAL_ADC_ConfigChannel+0x2a4>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a11      	ldr	r2, [pc, #68]	; (80031f0 <HAL_ADC_ConfigChannel+0x2a8>)
 80031aa:	fba2 2303 	umull	r2, r3, r2, r3
 80031ae:	0c9a      	lsrs	r2, r3, #18
 80031b0:	4613      	mov	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	4413      	add	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80031ba:	e002      	b.n	80031c2 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	3b01      	subs	r3, #1
 80031c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1f9      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	10000012 	.word	0x10000012
 80031e4:	40012000 	.word	0x40012000
 80031e8:	40012300 	.word	0x40012300
 80031ec:	20000004 	.word	0x20000004
 80031f0:	431bde83 	.word	0x431bde83

080031f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80031fc:	4b78      	ldr	r3, [pc, #480]	; (80033e0 <ADC_Init+0x1ec>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	4a77      	ldr	r2, [pc, #476]	; (80033e0 <ADC_Init+0x1ec>)
 8003202:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003206:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003208:	4b75      	ldr	r3, [pc, #468]	; (80033e0 <ADC_Init+0x1ec>)
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	4973      	ldr	r1, [pc, #460]	; (80033e0 <ADC_Init+0x1ec>)
 8003212:	4313      	orrs	r3, r2
 8003214:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003224:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	6859      	ldr	r1, [r3, #4]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	021a      	lsls	r2, r3, #8
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003248:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6859      	ldr	r1, [r3, #4]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800326a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6899      	ldr	r1, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003282:	4a58      	ldr	r2, [pc, #352]	; (80033e4 <ADC_Init+0x1f0>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d022      	beq.n	80032ce <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689a      	ldr	r2, [r3, #8]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003296:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6899      	ldr	r1, [r3, #8]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	430a      	orrs	r2, r1
 80032a8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6899      	ldr	r1, [r3, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	430a      	orrs	r2, r1
 80032ca:	609a      	str	r2, [r3, #8]
 80032cc:	e00f      	b.n	80032ee <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689a      	ldr	r2, [r3, #8]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032ec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689a      	ldr	r2, [r3, #8]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f022 0202 	bic.w	r2, r2, #2
 80032fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6899      	ldr	r1, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	005a      	lsls	r2, r3, #1
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	430a      	orrs	r2, r1
 8003310:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d01b      	beq.n	8003354 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800332a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800333a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	6859      	ldr	r1, [r3, #4]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	3b01      	subs	r3, #1
 8003348:	035a      	lsls	r2, r3, #13
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	e007      	b.n	8003364 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003362:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003372:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	3b01      	subs	r3, #1
 8003380:	051a      	lsls	r2, r3, #20
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003398:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6899      	ldr	r1, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80033a6:	025a      	lsls	r2, r3, #9
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689a      	ldr	r2, [r3, #8]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6899      	ldr	r1, [r3, #8]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	029a      	lsls	r2, r3, #10
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	609a      	str	r2, [r3, #8]
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr
 80033e0:	40012300 	.word	0x40012300
 80033e4:	0f000001 	.word	0x0f000001

080033e8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e0ed      	b.n	80035d6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d102      	bne.n	800340c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7fe fa1a 	bl	8001840 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0201 	orr.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800341c:	f7ff fcd8 	bl	8002dd0 <HAL_GetTick>
 8003420:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003422:	e012      	b.n	800344a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003424:	f7ff fcd4 	bl	8002dd0 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b0a      	cmp	r3, #10
 8003430:	d90b      	bls.n	800344a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003436:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2205      	movs	r2, #5
 8003442:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e0c5      	b.n	80035d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0e5      	beq.n	8003424 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0202 	bic.w	r2, r2, #2
 8003466:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003468:	f7ff fcb2 	bl	8002dd0 <HAL_GetTick>
 800346c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800346e:	e012      	b.n	8003496 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003470:	f7ff fcae 	bl	8002dd0 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b0a      	cmp	r3, #10
 800347c:	d90b      	bls.n	8003496 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2205      	movs	r2, #5
 800348e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e09f      	b.n	80035d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1e5      	bne.n	8003470 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	7e1b      	ldrb	r3, [r3, #24]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d108      	bne.n	80034be <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	e007      	b.n	80034ce <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	7e5b      	ldrb	r3, [r3, #25]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d108      	bne.n	80034e8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	e007      	b.n	80034f8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	7e9b      	ldrb	r3, [r3, #26]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d108      	bne.n	8003512 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0220 	orr.w	r2, r2, #32
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	e007      	b.n	8003522 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 0220 	bic.w	r2, r2, #32
 8003520:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	7edb      	ldrb	r3, [r3, #27]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d108      	bne.n	800353c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0210 	bic.w	r2, r2, #16
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	e007      	b.n	800354c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0210 	orr.w	r2, r2, #16
 800354a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	7f1b      	ldrb	r3, [r3, #28]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d108      	bne.n	8003566 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0208 	orr.w	r2, r2, #8
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	e007      	b.n	8003576 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0208 	bic.w	r2, r2, #8
 8003574:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	7f5b      	ldrb	r3, [r3, #29]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d108      	bne.n	8003590 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f042 0204 	orr.w	r2, r2, #4
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	e007      	b.n	80035a0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 0204 	bic.w	r2, r2, #4
 800359e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	431a      	orrs	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	ea42 0103 	orr.w	r1, r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	1e5a      	subs	r2, r3, #1
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b087      	sub	sp, #28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035f6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80035f8:	7cfb      	ldrb	r3, [r7, #19]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d003      	beq.n	8003606 <HAL_CAN_ConfigFilter+0x26>
 80035fe:	7cfb      	ldrb	r3, [r7, #19]
 8003600:	2b02      	cmp	r3, #2
 8003602:	f040 80c7 	bne.w	8003794 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a69      	ldr	r2, [pc, #420]	; (80037b0 <HAL_CAN_ConfigFilter+0x1d0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d001      	beq.n	8003614 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8003610:	4b68      	ldr	r3, [pc, #416]	; (80037b4 <HAL_CAN_ConfigFilter+0x1d4>)
 8003612:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800361a:	f043 0201 	orr.w	r2, r3, #1
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	4a63      	ldr	r2, [pc, #396]	; (80037b4 <HAL_CAN_ConfigFilter+0x1d4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d111      	bne.n	8003650 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003632:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	021b      	lsls	r3, r3, #8
 8003648:	431a      	orrs	r2, r3
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	695b      	ldr	r3, [r3, #20]
 8003654:	f003 031f 	and.w	r3, r3, #31
 8003658:	2201      	movs	r2, #1
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	43db      	mvns	r3, r3
 800366a:	401a      	ands	r2, r3
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d123      	bne.n	80036c2 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	43db      	mvns	r3, r3
 8003684:	401a      	ands	r2, r3
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800369c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	3248      	adds	r2, #72	; 0x48
 80036a2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036b6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036b8:	6979      	ldr	r1, [r7, #20]
 80036ba:	3348      	adds	r3, #72	; 0x48
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	440b      	add	r3, r1
 80036c0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d122      	bne.n	8003710 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	431a      	orrs	r2, r3
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036ea:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	3248      	adds	r2, #72	; 0x48
 80036f0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003704:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003706:	6979      	ldr	r1, [r7, #20]
 8003708:	3348      	adds	r3, #72	; 0x48
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	440b      	add	r3, r1
 800370e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d109      	bne.n	800372c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	43db      	mvns	r3, r3
 8003722:	401a      	ands	r2, r3
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800372a:	e007      	b.n	800373c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	431a      	orrs	r2, r3
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d109      	bne.n	8003758 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	43db      	mvns	r3, r3
 800374e:	401a      	ands	r2, r3
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003756:	e007      	b.n	8003768 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	431a      	orrs	r2, r3
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d107      	bne.n	8003780 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	431a      	orrs	r2, r3
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003786:	f023 0201 	bic.w	r2, r3, #1
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	e006      	b.n	80037a2 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
  }
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	371c      	adds	r7, #28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	40003400 	.word	0x40003400
 80037b4:	40006400 	.word	0x40006400

080037b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d12e      	bne.n	800382a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0201 	bic.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037e4:	f7ff faf4 	bl	8002dd0 <HAL_GetTick>
 80037e8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037ea:	e012      	b.n	8003812 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80037ec:	f7ff faf0 	bl	8002dd0 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b0a      	cmp	r3, #10
 80037f8:	d90b      	bls.n	8003812 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2205      	movs	r2, #5
 800380a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e012      	b.n	8003838 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1e5      	bne.n	80037ec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003826:	2300      	movs	r3, #0
 8003828:	e006      	b.n	8003838 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
  }
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003840:	b480      	push	{r7}
 8003842:	b089      	sub	sp, #36	; 0x24
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003854:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800385e:	7ffb      	ldrb	r3, [r7, #31]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d003      	beq.n	800386c <HAL_CAN_AddTxMessage+0x2c>
 8003864:	7ffb      	ldrb	r3, [r7, #31]
 8003866:	2b02      	cmp	r3, #2
 8003868:	f040 80ad 	bne.w	80039c6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10a      	bne.n	800388c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800387c:	2b00      	cmp	r3, #0
 800387e:	d105      	bne.n	800388c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003886:	2b00      	cmp	r3, #0
 8003888:	f000 8095 	beq.w	80039b6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	0e1b      	lsrs	r3, r3, #24
 8003890:	f003 0303 	and.w	r3, r3, #3
 8003894:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003896:	2201      	movs	r2, #1
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	409a      	lsls	r2, r3
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10d      	bne.n	80038c4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80038b2:	68f9      	ldr	r1, [r7, #12]
 80038b4:	6809      	ldr	r1, [r1, #0]
 80038b6:	431a      	orrs	r2, r3
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	3318      	adds	r3, #24
 80038bc:	011b      	lsls	r3, r3, #4
 80038be:	440b      	add	r3, r1
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	e00f      	b.n	80038e4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038ce:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038d4:	68f9      	ldr	r1, [r7, #12]
 80038d6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80038d8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	3318      	adds	r3, #24
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	440b      	add	r3, r1
 80038e2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6819      	ldr	r1, [r3, #0]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	691a      	ldr	r2, [r3, #16]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	3318      	adds	r3, #24
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	440b      	add	r3, r1
 80038f4:	3304      	adds	r3, #4
 80038f6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	7d1b      	ldrb	r3, [r3, #20]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d111      	bne.n	8003924 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	3318      	adds	r3, #24
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	4413      	add	r3, r2
 800390c:	3304      	adds	r3, #4
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	6811      	ldr	r1, [r2, #0]
 8003914:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	3318      	adds	r3, #24
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	440b      	add	r3, r1
 8003920:	3304      	adds	r3, #4
 8003922:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3307      	adds	r3, #7
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	061a      	lsls	r2, r3, #24
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3306      	adds	r3, #6
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	041b      	lsls	r3, r3, #16
 8003934:	431a      	orrs	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	3305      	adds	r3, #5
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	021b      	lsls	r3, r3, #8
 800393e:	4313      	orrs	r3, r2
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	3204      	adds	r2, #4
 8003944:	7812      	ldrb	r2, [r2, #0]
 8003946:	4610      	mov	r0, r2
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	6811      	ldr	r1, [r2, #0]
 800394c:	ea43 0200 	orr.w	r2, r3, r0
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	440b      	add	r3, r1
 8003956:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800395a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3303      	adds	r3, #3
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	061a      	lsls	r2, r3, #24
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3302      	adds	r3, #2
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	041b      	lsls	r3, r3, #16
 800396c:	431a      	orrs	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3301      	adds	r3, #1
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	021b      	lsls	r3, r3, #8
 8003976:	4313      	orrs	r3, r2
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	7812      	ldrb	r2, [r2, #0]
 800397c:	4610      	mov	r0, r2
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	6811      	ldr	r1, [r2, #0]
 8003982:	ea43 0200 	orr.w	r2, r3, r0
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	440b      	add	r3, r1
 800398c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003990:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	3318      	adds	r3, #24
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	4413      	add	r3, r2
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	6811      	ldr	r1, [r2, #0]
 80039a4:	f043 0201 	orr.w	r2, r3, #1
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	3318      	adds	r3, #24
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	440b      	add	r3, r1
 80039b0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	e00e      	b.n	80039d4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ba:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e006      	b.n	80039d4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
  }
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3724      	adds	r7, #36	; 0x24
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
 80039ec:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039f4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80039f6:	7dfb      	ldrb	r3, [r7, #23]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d003      	beq.n	8003a04 <HAL_CAN_GetRxMessage+0x24>
 80039fc:	7dfb      	ldrb	r3, [r7, #23]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	f040 80f3 	bne.w	8003bea <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10e      	bne.n	8003a28 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d116      	bne.n	8003a46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e0e7      	b.n	8003bf8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d107      	bne.n	8003a46 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e0d8      	b.n	8003bf8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	331b      	adds	r3, #27
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	4413      	add	r3, r2
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0204 	and.w	r2, r3, #4
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10c      	bne.n	8003a7e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	331b      	adds	r3, #27
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	4413      	add	r3, r2
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	0d5b      	lsrs	r3, r3, #21
 8003a74:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	e00b      	b.n	8003a96 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	331b      	adds	r3, #27
 8003a86:	011b      	lsls	r3, r3, #4
 8003a88:	4413      	add	r3, r2
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	08db      	lsrs	r3, r3, #3
 8003a8e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	331b      	adds	r3, #27
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	4413      	add	r3, r2
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0202 	and.w	r2, r3, #2
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	331b      	adds	r3, #27
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	4413      	add	r3, r2
 8003ab8:	3304      	adds	r3, #4
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 020f 	and.w	r2, r3, #15
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	331b      	adds	r3, #27
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	4413      	add	r3, r2
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	0a1b      	lsrs	r3, r3, #8
 8003ad6:	b2da      	uxtb	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	331b      	adds	r3, #27
 8003ae4:	011b      	lsls	r3, r3, #4
 8003ae6:	4413      	add	r3, r2
 8003ae8:	3304      	adds	r3, #4
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	0c1b      	lsrs	r3, r3, #16
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	011b      	lsls	r3, r3, #4
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	b2da      	uxtb	r2, r3
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	4413      	add	r3, r2
 8003b14:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	0a1a      	lsrs	r2, r3, #8
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	0c1a      	lsrs	r2, r3, #16
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	3302      	adds	r3, #2
 8003b3a:	b2d2      	uxtb	r2, r2
 8003b3c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	4413      	add	r3, r2
 8003b48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	0e1a      	lsrs	r2, r3, #24
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	3303      	adds	r3, #3
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	4413      	add	r3, r2
 8003b62:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	3304      	adds	r3, #4
 8003b6c:	b2d2      	uxtb	r2, r2
 8003b6e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	4413      	add	r3, r2
 8003b7a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	0a1a      	lsrs	r2, r3, #8
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	3305      	adds	r3, #5
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	011b      	lsls	r3, r3, #4
 8003b92:	4413      	add	r3, r2
 8003b94:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	0c1a      	lsrs	r2, r3, #16
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	3306      	adds	r3, #6
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	4413      	add	r3, r2
 8003bae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	0e1a      	lsrs	r2, r3, #24
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	3307      	adds	r3, #7
 8003bba:	b2d2      	uxtb	r2, r2
 8003bbc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d108      	bne.n	8003bd6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0220 	orr.w	r2, r2, #32
 8003bd2:	60da      	str	r2, [r3, #12]
 8003bd4:	e007      	b.n	8003be6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	691a      	ldr	r2, [r3, #16]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f042 0220 	orr.w	r2, r2, #32
 8003be4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003be6:	2300      	movs	r3, #0
 8003be8:	e006      	b.n	8003bf8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
  }
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	371c      	adds	r7, #28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c14:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c16:	7bfb      	ldrb	r3, [r7, #15]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d002      	beq.n	8003c22 <HAL_CAN_ActivateNotification+0x1e>
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d109      	bne.n	8003c36 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6959      	ldr	r1, [r3, #20]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003c32:	2300      	movs	r3, #0
 8003c34:	e006      	b.n	8003c44 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
  }
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c60:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c62:	7bfb      	ldrb	r3, [r7, #15]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d002      	beq.n	8003c6e <HAL_CAN_DeactivateNotification+0x1e>
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d10a      	bne.n	8003c84 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	6959      	ldr	r1, [r3, #20]
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	43da      	mvns	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	400a      	ands	r2, r1
 8003c7e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003c80:	2300      	movs	r3, #0
 8003c82:	e006      	b.n	8003c92 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c88:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
  }
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr

08003c9e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b08a      	sub	sp, #40	; 0x28
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	691b      	ldr	r3, [r3, #16]
 8003cd0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d07c      	beq.n	8003dde <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d023      	beq.n	8003d36 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d003      	beq.n	8003d08 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7fc fe67 	bl	80009d4 <HAL_CAN_TxMailbox0CompleteCallback>
 8003d06:	e016      	b.n	8003d36 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	f003 0304 	and.w	r3, r3, #4
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d004      	beq.n	8003d1c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d18:	627b      	str	r3, [r7, #36]	; 0x24
 8003d1a:	e00c      	b.n	8003d36 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d004      	beq.n	8003d30 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d2e:	e002      	b.n	8003d36 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 f96b 	bl	800400c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d024      	beq.n	8003d8a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d48:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7fc fe5d 	bl	8000a14 <HAL_CAN_TxMailbox1CompleteCallback>
 8003d5a:	e016      	b.n	8003d8a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d004      	beq.n	8003d70 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d6e:	e00c      	b.n	8003d8a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d004      	beq.n	8003d84 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d80:	627b      	str	r3, [r7, #36]	; 0x24
 8003d82:	e002      	b.n	8003d8a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f94b 	bl	8004020 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d024      	beq.n	8003dde <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003d9c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f7fc fe53 	bl	8000a54 <HAL_CAN_TxMailbox2CompleteCallback>
 8003dae:	e016      	b.n	8003dde <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d004      	beq.n	8003dc4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc2:	e00c      	b.n	8003dde <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d004      	beq.n	8003dd8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd6:	e002      	b.n	8003dde <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f000 f92b 	bl	8004034 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003dde:	6a3b      	ldr	r3, [r7, #32]
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00c      	beq.n	8003e02 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f003 0310 	and.w	r3, r3, #16
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003df8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2210      	movs	r2, #16
 8003e00:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	f003 0304 	and.w	r3, r3, #4
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00b      	beq.n	8003e24 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	f003 0308 	and.w	r3, r3, #8
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d006      	beq.n	8003e24 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2208      	movs	r2, #8
 8003e1c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f912 	bl	8004048 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003e24:	6a3b      	ldr	r3, [r7, #32]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d009      	beq.n	8003e42 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f7fc fe29 	bl	8000a94 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003e42:	6a3b      	ldr	r3, [r7, #32]
 8003e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00c      	beq.n	8003e66 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d007      	beq.n	8003e66 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2210      	movs	r2, #16
 8003e64:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003e66:	6a3b      	ldr	r3, [r7, #32]
 8003e68:	f003 0320 	and.w	r3, r3, #32
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00b      	beq.n	8003e88 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f003 0308 	and.w	r3, r3, #8
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d006      	beq.n	8003e88 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2208      	movs	r2, #8
 8003e80:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f8f4 	bl	8004070 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	f003 0310 	and.w	r3, r3, #16
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d002      	beq.n	8003ea6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 f8db 	bl	800405c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00b      	beq.n	8003ec8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f003 0310 	and.w	r3, r3, #16
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d006      	beq.n	8003ec8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2210      	movs	r2, #16
 8003ec0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 f8de 	bl	8004084 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00b      	beq.n	8003eea <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	f003 0308 	and.w	r3, r3, #8
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d006      	beq.n	8003eea <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2208      	movs	r2, #8
 8003ee2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 f8d7 	bl	8004098 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d07b      	beq.n	8003fec <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d072      	beq.n	8003fe4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f14:	f043 0301 	orr.w	r3, r3, #1
 8003f18:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003f1a:	6a3b      	ldr	r3, [r7, #32]
 8003f1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d008      	beq.n	8003f36 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f30:	f043 0302 	orr.w	r3, r3, #2
 8003f34:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003f36:	6a3b      	ldr	r3, [r7, #32]
 8003f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d008      	beq.n	8003f52 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4c:	f043 0304 	orr.w	r3, r3, #4
 8003f50:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003f52:	6a3b      	ldr	r3, [r7, #32]
 8003f54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d043      	beq.n	8003fe4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d03e      	beq.n	8003fe4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003f6c:	2b60      	cmp	r3, #96	; 0x60
 8003f6e:	d02b      	beq.n	8003fc8 <HAL_CAN_IRQHandler+0x32a>
 8003f70:	2b60      	cmp	r3, #96	; 0x60
 8003f72:	d82e      	bhi.n	8003fd2 <HAL_CAN_IRQHandler+0x334>
 8003f74:	2b50      	cmp	r3, #80	; 0x50
 8003f76:	d022      	beq.n	8003fbe <HAL_CAN_IRQHandler+0x320>
 8003f78:	2b50      	cmp	r3, #80	; 0x50
 8003f7a:	d82a      	bhi.n	8003fd2 <HAL_CAN_IRQHandler+0x334>
 8003f7c:	2b40      	cmp	r3, #64	; 0x40
 8003f7e:	d019      	beq.n	8003fb4 <HAL_CAN_IRQHandler+0x316>
 8003f80:	2b40      	cmp	r3, #64	; 0x40
 8003f82:	d826      	bhi.n	8003fd2 <HAL_CAN_IRQHandler+0x334>
 8003f84:	2b30      	cmp	r3, #48	; 0x30
 8003f86:	d010      	beq.n	8003faa <HAL_CAN_IRQHandler+0x30c>
 8003f88:	2b30      	cmp	r3, #48	; 0x30
 8003f8a:	d822      	bhi.n	8003fd2 <HAL_CAN_IRQHandler+0x334>
 8003f8c:	2b10      	cmp	r3, #16
 8003f8e:	d002      	beq.n	8003f96 <HAL_CAN_IRQHandler+0x2f8>
 8003f90:	2b20      	cmp	r3, #32
 8003f92:	d005      	beq.n	8003fa0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003f94:	e01d      	b.n	8003fd2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	f043 0308 	orr.w	r3, r3, #8
 8003f9c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003f9e:	e019      	b.n	8003fd4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa2:	f043 0310 	orr.w	r3, r3, #16
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003fa8:	e014      	b.n	8003fd4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fac:	f043 0320 	orr.w	r3, r3, #32
 8003fb0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003fb2:	e00f      	b.n	8003fd4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003fbc:	e00a      	b.n	8003fd4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fc4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003fc6:	e005      	b.n	8003fd4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003fd0:	e000      	b.n	8003fd4 <HAL_CAN_IRQHandler+0x336>
            break;
 8003fd2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699a      	ldr	r2, [r3, #24]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003fe2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2204      	movs	r2, #4
 8003fea:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d008      	beq.n	8004004 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f854 	bl	80040ac <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004004:	bf00      	nop
 8004006:	3728      	adds	r7, #40	; 0x28
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040d0:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <__NVIC_SetPriorityGrouping+0x40>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040dc:	4013      	ands	r3, r2
 80040de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80040e8:	4b06      	ldr	r3, [pc, #24]	; (8004104 <__NVIC_SetPriorityGrouping+0x44>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ee:	4a04      	ldr	r2, [pc, #16]	; (8004100 <__NVIC_SetPriorityGrouping+0x40>)
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	60d3      	str	r3, [r2, #12]
}
 80040f4:	bf00      	nop
 80040f6:	3714      	adds	r7, #20
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	e000ed00 	.word	0xe000ed00
 8004104:	05fa0000 	.word	0x05fa0000

08004108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800410c:	4b04      	ldr	r3, [pc, #16]	; (8004120 <__NVIC_GetPriorityGrouping+0x18>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	0a1b      	lsrs	r3, r3, #8
 8004112:	f003 0307 	and.w	r3, r3, #7
}
 8004116:	4618      	mov	r0, r3
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800412e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004132:	2b00      	cmp	r3, #0
 8004134:	db0b      	blt.n	800414e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	f003 021f 	and.w	r2, r3, #31
 800413c:	4907      	ldr	r1, [pc, #28]	; (800415c <__NVIC_EnableIRQ+0x38>)
 800413e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	2001      	movs	r0, #1
 8004146:	fa00 f202 	lsl.w	r2, r0, r2
 800414a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	e000e100 	.word	0xe000e100

08004160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	6039      	str	r1, [r7, #0]
 800416a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800416c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004170:	2b00      	cmp	r3, #0
 8004172:	db0a      	blt.n	800418a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	b2da      	uxtb	r2, r3
 8004178:	490c      	ldr	r1, [pc, #48]	; (80041ac <__NVIC_SetPriority+0x4c>)
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	0112      	lsls	r2, r2, #4
 8004180:	b2d2      	uxtb	r2, r2
 8004182:	440b      	add	r3, r1
 8004184:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004188:	e00a      	b.n	80041a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	b2da      	uxtb	r2, r3
 800418e:	4908      	ldr	r1, [pc, #32]	; (80041b0 <__NVIC_SetPriority+0x50>)
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	3b04      	subs	r3, #4
 8004198:	0112      	lsls	r2, r2, #4
 800419a:	b2d2      	uxtb	r2, r2
 800419c:	440b      	add	r3, r1
 800419e:	761a      	strb	r2, [r3, #24]
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	e000e100 	.word	0xe000e100
 80041b0:	e000ed00 	.word	0xe000ed00

080041b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b089      	sub	sp, #36	; 0x24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f003 0307 	and.w	r3, r3, #7
 80041c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	f1c3 0307 	rsb	r3, r3, #7
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	bf28      	it	cs
 80041d2:	2304      	movcs	r3, #4
 80041d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	3304      	adds	r3, #4
 80041da:	2b06      	cmp	r3, #6
 80041dc:	d902      	bls.n	80041e4 <NVIC_EncodePriority+0x30>
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	3b03      	subs	r3, #3
 80041e2:	e000      	b.n	80041e6 <NVIC_EncodePriority+0x32>
 80041e4:	2300      	movs	r3, #0
 80041e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e8:	f04f 32ff 	mov.w	r2, #4294967295
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	43da      	mvns	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	401a      	ands	r2, r3
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	fa01 f303 	lsl.w	r3, r1, r3
 8004206:	43d9      	mvns	r1, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800420c:	4313      	orrs	r3, r2
         );
}
 800420e:	4618      	mov	r0, r3
 8004210:	3724      	adds	r7, #36	; 0x24
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
	...

0800421c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3b01      	subs	r3, #1
 8004228:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800422c:	d301      	bcc.n	8004232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800422e:	2301      	movs	r3, #1
 8004230:	e00f      	b.n	8004252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004232:	4a0a      	ldr	r2, [pc, #40]	; (800425c <SysTick_Config+0x40>)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3b01      	subs	r3, #1
 8004238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800423a:	210f      	movs	r1, #15
 800423c:	f04f 30ff 	mov.w	r0, #4294967295
 8004240:	f7ff ff8e 	bl	8004160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004244:	4b05      	ldr	r3, [pc, #20]	; (800425c <SysTick_Config+0x40>)
 8004246:	2200      	movs	r2, #0
 8004248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800424a:	4b04      	ldr	r3, [pc, #16]	; (800425c <SysTick_Config+0x40>)
 800424c:	2207      	movs	r2, #7
 800424e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	e000e010 	.word	0xe000e010

08004260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f7ff ff29 	bl	80040c0 <__NVIC_SetPriorityGrouping>
}
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004276:	b580      	push	{r7, lr}
 8004278:	b086      	sub	sp, #24
 800427a:	af00      	add	r7, sp, #0
 800427c:	4603      	mov	r3, r0
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
 8004282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004284:	2300      	movs	r3, #0
 8004286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004288:	f7ff ff3e 	bl	8004108 <__NVIC_GetPriorityGrouping>
 800428c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	68b9      	ldr	r1, [r7, #8]
 8004292:	6978      	ldr	r0, [r7, #20]
 8004294:	f7ff ff8e 	bl	80041b4 <NVIC_EncodePriority>
 8004298:	4602      	mov	r2, r0
 800429a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff ff5d 	bl	8004160 <__NVIC_SetPriority>
}
 80042a6:	bf00      	nop
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b082      	sub	sp, #8
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	4603      	mov	r3, r0
 80042b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff ff31 	bl	8004124 <__NVIC_EnableIRQ>
}
 80042c2:	bf00      	nop
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7ff ffa2 	bl	800421c <SysTick_Config>
 80042d8:	4603      	mov	r3, r0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3708      	adds	r7, #8
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
	...

080042e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b089      	sub	sp, #36	; 0x24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80042f6:	2300      	movs	r3, #0
 80042f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80042fe:	2300      	movs	r3, #0
 8004300:	61fb      	str	r3, [r7, #28]
 8004302:	e175      	b.n	80045f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004304:	2201      	movs	r2, #1
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	4013      	ands	r3, r2
 8004316:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	429a      	cmp	r2, r3
 800431e:	f040 8164 	bne.w	80045ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	2b01      	cmp	r3, #1
 800432c:	d005      	beq.n	800433a <HAL_GPIO_Init+0x56>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d130      	bne.n	800439c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	2203      	movs	r2, #3
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	43db      	mvns	r3, r3
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	4013      	ands	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	68da      	ldr	r2, [r3, #12]
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	4313      	orrs	r3, r2
 8004362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004370:	2201      	movs	r2, #1
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	091b      	lsrs	r3, r3, #4
 8004386:	f003 0201 	and.w	r2, r3, #1
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	4313      	orrs	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f003 0303 	and.w	r3, r3, #3
 80043a4:	2b03      	cmp	r3, #3
 80043a6:	d017      	beq.n	80043d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	2203      	movs	r2, #3
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	43db      	mvns	r3, r3
 80043ba:	69ba      	ldr	r2, [r7, #24]
 80043bc:	4013      	ands	r3, r2
 80043be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	689a      	ldr	r2, [r3, #8]
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	005b      	lsls	r3, r3, #1
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d123      	bne.n	800442c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	08da      	lsrs	r2, r3, #3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	3208      	adds	r2, #8
 80043ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	220f      	movs	r2, #15
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	43db      	mvns	r3, r3
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	4013      	ands	r3, r2
 8004406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	f003 0307 	and.w	r3, r3, #7
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4313      	orrs	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	08da      	lsrs	r2, r3, #3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	3208      	adds	r2, #8
 8004426:	69b9      	ldr	r1, [r7, #24]
 8004428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	2203      	movs	r2, #3
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	43db      	mvns	r3, r3
 800443e:	69ba      	ldr	r2, [r7, #24]
 8004440:	4013      	ands	r3, r2
 8004442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f003 0203 	and.w	r2, r3, #3
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	005b      	lsls	r3, r3, #1
 8004450:	fa02 f303 	lsl.w	r3, r2, r3
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	4313      	orrs	r3, r2
 8004458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 80be 	beq.w	80045ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800446e:	4b66      	ldr	r3, [pc, #408]	; (8004608 <HAL_GPIO_Init+0x324>)
 8004470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004472:	4a65      	ldr	r2, [pc, #404]	; (8004608 <HAL_GPIO_Init+0x324>)
 8004474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004478:	6453      	str	r3, [r2, #68]	; 0x44
 800447a:	4b63      	ldr	r3, [pc, #396]	; (8004608 <HAL_GPIO_Init+0x324>)
 800447c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004486:	4a61      	ldr	r2, [pc, #388]	; (800460c <HAL_GPIO_Init+0x328>)
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	089b      	lsrs	r3, r3, #2
 800448c:	3302      	adds	r3, #2
 800448e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004492:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	f003 0303 	and.w	r3, r3, #3
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	220f      	movs	r2, #15
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	43db      	mvns	r3, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4013      	ands	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a58      	ldr	r2, [pc, #352]	; (8004610 <HAL_GPIO_Init+0x32c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d037      	beq.n	8004522 <HAL_GPIO_Init+0x23e>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a57      	ldr	r2, [pc, #348]	; (8004614 <HAL_GPIO_Init+0x330>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d031      	beq.n	800451e <HAL_GPIO_Init+0x23a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a56      	ldr	r2, [pc, #344]	; (8004618 <HAL_GPIO_Init+0x334>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d02b      	beq.n	800451a <HAL_GPIO_Init+0x236>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a55      	ldr	r2, [pc, #340]	; (800461c <HAL_GPIO_Init+0x338>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d025      	beq.n	8004516 <HAL_GPIO_Init+0x232>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a54      	ldr	r2, [pc, #336]	; (8004620 <HAL_GPIO_Init+0x33c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d01f      	beq.n	8004512 <HAL_GPIO_Init+0x22e>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a53      	ldr	r2, [pc, #332]	; (8004624 <HAL_GPIO_Init+0x340>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d019      	beq.n	800450e <HAL_GPIO_Init+0x22a>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a52      	ldr	r2, [pc, #328]	; (8004628 <HAL_GPIO_Init+0x344>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d013      	beq.n	800450a <HAL_GPIO_Init+0x226>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a51      	ldr	r2, [pc, #324]	; (800462c <HAL_GPIO_Init+0x348>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00d      	beq.n	8004506 <HAL_GPIO_Init+0x222>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a50      	ldr	r2, [pc, #320]	; (8004630 <HAL_GPIO_Init+0x34c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d007      	beq.n	8004502 <HAL_GPIO_Init+0x21e>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a4f      	ldr	r2, [pc, #316]	; (8004634 <HAL_GPIO_Init+0x350>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d101      	bne.n	80044fe <HAL_GPIO_Init+0x21a>
 80044fa:	2309      	movs	r3, #9
 80044fc:	e012      	b.n	8004524 <HAL_GPIO_Init+0x240>
 80044fe:	230a      	movs	r3, #10
 8004500:	e010      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004502:	2308      	movs	r3, #8
 8004504:	e00e      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004506:	2307      	movs	r3, #7
 8004508:	e00c      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800450a:	2306      	movs	r3, #6
 800450c:	e00a      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800450e:	2305      	movs	r3, #5
 8004510:	e008      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004512:	2304      	movs	r3, #4
 8004514:	e006      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004516:	2303      	movs	r3, #3
 8004518:	e004      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800451a:	2302      	movs	r3, #2
 800451c:	e002      	b.n	8004524 <HAL_GPIO_Init+0x240>
 800451e:	2301      	movs	r3, #1
 8004520:	e000      	b.n	8004524 <HAL_GPIO_Init+0x240>
 8004522:	2300      	movs	r3, #0
 8004524:	69fa      	ldr	r2, [r7, #28]
 8004526:	f002 0203 	and.w	r2, r2, #3
 800452a:	0092      	lsls	r2, r2, #2
 800452c:	4093      	lsls	r3, r2
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	4313      	orrs	r3, r2
 8004532:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004534:	4935      	ldr	r1, [pc, #212]	; (800460c <HAL_GPIO_Init+0x328>)
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	089b      	lsrs	r3, r3, #2
 800453a:	3302      	adds	r3, #2
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004542:	4b3d      	ldr	r3, [pc, #244]	; (8004638 <HAL_GPIO_Init+0x354>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	43db      	mvns	r3, r3
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	4013      	ands	r3, r2
 8004550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4313      	orrs	r3, r2
 8004564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004566:	4a34      	ldr	r2, [pc, #208]	; (8004638 <HAL_GPIO_Init+0x354>)
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800456c:	4b32      	ldr	r3, [pc, #200]	; (8004638 <HAL_GPIO_Init+0x354>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	43db      	mvns	r3, r3
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	4013      	ands	r3, r2
 800457a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	4313      	orrs	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004590:	4a29      	ldr	r2, [pc, #164]	; (8004638 <HAL_GPIO_Init+0x354>)
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004596:	4b28      	ldr	r3, [pc, #160]	; (8004638 <HAL_GPIO_Init+0x354>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	43db      	mvns	r3, r3
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	4013      	ands	r3, r2
 80045a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80045b2:	69ba      	ldr	r2, [r7, #24]
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045ba:	4a1f      	ldr	r2, [pc, #124]	; (8004638 <HAL_GPIO_Init+0x354>)
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045c0:	4b1d      	ldr	r3, [pc, #116]	; (8004638 <HAL_GPIO_Init+0x354>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	43db      	mvns	r3, r3
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	4013      	ands	r3, r2
 80045ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80045dc:	69ba      	ldr	r2, [r7, #24]
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045e4:	4a14      	ldr	r2, [pc, #80]	; (8004638 <HAL_GPIO_Init+0x354>)
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3301      	adds	r3, #1
 80045ee:	61fb      	str	r3, [r7, #28]
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	2b0f      	cmp	r3, #15
 80045f4:	f67f ae86 	bls.w	8004304 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	3724      	adds	r7, #36	; 0x24
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	40023800 	.word	0x40023800
 800460c:	40013800 	.word	0x40013800
 8004610:	40020000 	.word	0x40020000
 8004614:	40020400 	.word	0x40020400
 8004618:	40020800 	.word	0x40020800
 800461c:	40020c00 	.word	0x40020c00
 8004620:	40021000 	.word	0x40021000
 8004624:	40021400 	.word	0x40021400
 8004628:	40021800 	.word	0x40021800
 800462c:	40021c00 	.word	0x40021c00
 8004630:	40022000 	.word	0x40022000
 8004634:	40022400 	.word	0x40022400
 8004638:	40013c00 	.word	0x40013c00

0800463c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	460b      	mov	r3, r1
 8004646:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691a      	ldr	r2, [r3, #16]
 800464c:	887b      	ldrh	r3, [r7, #2]
 800464e:	4013      	ands	r3, r2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d002      	beq.n	800465a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004654:	2301      	movs	r3, #1
 8004656:	73fb      	strb	r3, [r7, #15]
 8004658:	e001      	b.n	800465e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800465a:	2300      	movs	r3, #0
 800465c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800465e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004660:	4618      	mov	r0, r3
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	807b      	strh	r3, [r7, #2]
 8004678:	4613      	mov	r3, r2
 800467a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800467c:	787b      	ldrb	r3, [r7, #1]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004682:	887a      	ldrh	r2, [r7, #2]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004688:	e003      	b.n	8004692 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800468a:	887b      	ldrh	r3, [r7, #2]
 800468c:	041a      	lsls	r2, r3, #16
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	619a      	str	r2, [r3, #24]
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
	...

080046a0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046a4:	4b05      	ldr	r3, [pc, #20]	; (80046bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a04      	ldr	r2, [pc, #16]	; (80046bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046ae:	6013      	str	r3, [r2, #0]
}
 80046b0:	bf00      	nop
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40007000 	.word	0x40007000

080046c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80046ca:	4b23      	ldr	r3, [pc, #140]	; (8004758 <HAL_PWREx_EnableOverDrive+0x98>)
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	4a22      	ldr	r2, [pc, #136]	; (8004758 <HAL_PWREx_EnableOverDrive+0x98>)
 80046d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046d4:	6413      	str	r3, [r2, #64]	; 0x40
 80046d6:	4b20      	ldr	r3, [pc, #128]	; (8004758 <HAL_PWREx_EnableOverDrive+0x98>)
 80046d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046de:	603b      	str	r3, [r7, #0]
 80046e0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80046e2:	4b1e      	ldr	r3, [pc, #120]	; (800475c <HAL_PWREx_EnableOverDrive+0x9c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a1d      	ldr	r2, [pc, #116]	; (800475c <HAL_PWREx_EnableOverDrive+0x9c>)
 80046e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ec:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80046ee:	f7fe fb6f 	bl	8002dd0 <HAL_GetTick>
 80046f2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80046f4:	e009      	b.n	800470a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80046f6:	f7fe fb6b 	bl	8002dd0 <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004704:	d901      	bls.n	800470a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e022      	b.n	8004750 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800470a:	4b14      	ldr	r3, [pc, #80]	; (800475c <HAL_PWREx_EnableOverDrive+0x9c>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004712:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004716:	d1ee      	bne.n	80046f6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004718:	4b10      	ldr	r3, [pc, #64]	; (800475c <HAL_PWREx_EnableOverDrive+0x9c>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a0f      	ldr	r2, [pc, #60]	; (800475c <HAL_PWREx_EnableOverDrive+0x9c>)
 800471e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004722:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004724:	f7fe fb54 	bl	8002dd0 <HAL_GetTick>
 8004728:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800472a:	e009      	b.n	8004740 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800472c:	f7fe fb50 	bl	8002dd0 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800473a:	d901      	bls.n	8004740 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e007      	b.n	8004750 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004740:	4b06      	ldr	r3, [pc, #24]	; (800475c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004748:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800474c:	d1ee      	bne.n	800472c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	40007000 	.word	0x40007000

08004760 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004768:	2300      	movs	r3, #0
 800476a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e29b      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 8087 	beq.w	8004892 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004784:	4b96      	ldr	r3, [pc, #600]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f003 030c 	and.w	r3, r3, #12
 800478c:	2b04      	cmp	r3, #4
 800478e:	d00c      	beq.n	80047aa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004790:	4b93      	ldr	r3, [pc, #588]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 030c 	and.w	r3, r3, #12
 8004798:	2b08      	cmp	r3, #8
 800479a:	d112      	bne.n	80047c2 <HAL_RCC_OscConfig+0x62>
 800479c:	4b90      	ldr	r3, [pc, #576]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047a8:	d10b      	bne.n	80047c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047aa:	4b8d      	ldr	r3, [pc, #564]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d06c      	beq.n	8004890 <HAL_RCC_OscConfig+0x130>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d168      	bne.n	8004890 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e275      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ca:	d106      	bne.n	80047da <HAL_RCC_OscConfig+0x7a>
 80047cc:	4b84      	ldr	r3, [pc, #528]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a83      	ldr	r2, [pc, #524]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80047d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d6:	6013      	str	r3, [r2, #0]
 80047d8:	e02e      	b.n	8004838 <HAL_RCC_OscConfig+0xd8>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10c      	bne.n	80047fc <HAL_RCC_OscConfig+0x9c>
 80047e2:	4b7f      	ldr	r3, [pc, #508]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a7e      	ldr	r2, [pc, #504]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80047e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	4b7c      	ldr	r3, [pc, #496]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a7b      	ldr	r2, [pc, #492]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80047f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	e01d      	b.n	8004838 <HAL_RCC_OscConfig+0xd8>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004804:	d10c      	bne.n	8004820 <HAL_RCC_OscConfig+0xc0>
 8004806:	4b76      	ldr	r3, [pc, #472]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a75      	ldr	r2, [pc, #468]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 800480c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004810:	6013      	str	r3, [r2, #0]
 8004812:	4b73      	ldr	r3, [pc, #460]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a72      	ldr	r2, [pc, #456]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800481c:	6013      	str	r3, [r2, #0]
 800481e:	e00b      	b.n	8004838 <HAL_RCC_OscConfig+0xd8>
 8004820:	4b6f      	ldr	r3, [pc, #444]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a6e      	ldr	r2, [pc, #440]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800482a:	6013      	str	r3, [r2, #0]
 800482c:	4b6c      	ldr	r3, [pc, #432]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a6b      	ldr	r2, [pc, #428]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004832:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d013      	beq.n	8004868 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004840:	f7fe fac6 	bl	8002dd0 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004848:	f7fe fac2 	bl	8002dd0 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b64      	cmp	r3, #100	; 0x64
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e229      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800485a:	4b61      	ldr	r3, [pc, #388]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0f0      	beq.n	8004848 <HAL_RCC_OscConfig+0xe8>
 8004866:	e014      	b.n	8004892 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004868:	f7fe fab2 	bl	8002dd0 <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004870:	f7fe faae 	bl	8002dd0 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b64      	cmp	r3, #100	; 0x64
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e215      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004882:	4b57      	ldr	r3, [pc, #348]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f0      	bne.n	8004870 <HAL_RCC_OscConfig+0x110>
 800488e:	e000      	b.n	8004892 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d069      	beq.n	8004972 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800489e:	4b50      	ldr	r3, [pc, #320]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 030c 	and.w	r3, r3, #12
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00b      	beq.n	80048c2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048aa:	4b4d      	ldr	r3, [pc, #308]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f003 030c 	and.w	r3, r3, #12
 80048b2:	2b08      	cmp	r3, #8
 80048b4:	d11c      	bne.n	80048f0 <HAL_RCC_OscConfig+0x190>
 80048b6:	4b4a      	ldr	r3, [pc, #296]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d116      	bne.n	80048f0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048c2:	4b47      	ldr	r3, [pc, #284]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <HAL_RCC_OscConfig+0x17a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d001      	beq.n	80048da <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e1e9      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048da:	4b41      	ldr	r3, [pc, #260]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	493d      	ldr	r1, [pc, #244]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ee:	e040      	b.n	8004972 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d023      	beq.n	8004940 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048f8:	4b39      	ldr	r3, [pc, #228]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a38      	ldr	r2, [pc, #224]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80048fe:	f043 0301 	orr.w	r3, r3, #1
 8004902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004904:	f7fe fa64 	bl	8002dd0 <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800490c:	f7fe fa60 	bl	8002dd0 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e1c7      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800491e:	4b30      	ldr	r3, [pc, #192]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d0f0      	beq.n	800490c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800492a:	4b2d      	ldr	r3, [pc, #180]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	00db      	lsls	r3, r3, #3
 8004938:	4929      	ldr	r1, [pc, #164]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 800493a:	4313      	orrs	r3, r2
 800493c:	600b      	str	r3, [r1, #0]
 800493e:	e018      	b.n	8004972 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004940:	4b27      	ldr	r3, [pc, #156]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a26      	ldr	r2, [pc, #152]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004946:	f023 0301 	bic.w	r3, r3, #1
 800494a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494c:	f7fe fa40 	bl	8002dd0 <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004952:	e008      	b.n	8004966 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004954:	f7fe fa3c 	bl	8002dd0 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e1a3      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004966:	4b1e      	ldr	r3, [pc, #120]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1f0      	bne.n	8004954 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	2b00      	cmp	r3, #0
 800497c:	d038      	beq.n	80049f0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d019      	beq.n	80049ba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004986:	4b16      	ldr	r3, [pc, #88]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 8004988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800498a:	4a15      	ldr	r2, [pc, #84]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 800498c:	f043 0301 	orr.w	r3, r3, #1
 8004990:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004992:	f7fe fa1d 	bl	8002dd0 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800499a:	f7fe fa19 	bl	8002dd0 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e180      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ac:	4b0c      	ldr	r3, [pc, #48]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80049ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0f0      	beq.n	800499a <HAL_RCC_OscConfig+0x23a>
 80049b8:	e01a      	b.n	80049f0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049ba:	4b09      	ldr	r3, [pc, #36]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80049bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049be:	4a08      	ldr	r2, [pc, #32]	; (80049e0 <HAL_RCC_OscConfig+0x280>)
 80049c0:	f023 0301 	bic.w	r3, r3, #1
 80049c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c6:	f7fe fa03 	bl	8002dd0 <HAL_GetTick>
 80049ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049cc:	e00a      	b.n	80049e4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049ce:	f7fe f9ff 	bl	8002dd0 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d903      	bls.n	80049e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e166      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
 80049e0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049e4:	4b92      	ldr	r3, [pc, #584]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 80049e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1ee      	bne.n	80049ce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	f000 80a4 	beq.w	8004b46 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049fe:	4b8c      	ldr	r3, [pc, #560]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10d      	bne.n	8004a26 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a0a:	4b89      	ldr	r3, [pc, #548]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0e:	4a88      	ldr	r2, [pc, #544]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a14:	6413      	str	r3, [r2, #64]	; 0x40
 8004a16:	4b86      	ldr	r3, [pc, #536]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a1e:	60bb      	str	r3, [r7, #8]
 8004a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a22:	2301      	movs	r3, #1
 8004a24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a26:	4b83      	ldr	r3, [pc, #524]	; (8004c34 <HAL_RCC_OscConfig+0x4d4>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d118      	bne.n	8004a64 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004a32:	4b80      	ldr	r3, [pc, #512]	; (8004c34 <HAL_RCC_OscConfig+0x4d4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a7f      	ldr	r2, [pc, #508]	; (8004c34 <HAL_RCC_OscConfig+0x4d4>)
 8004a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a3e:	f7fe f9c7 	bl	8002dd0 <HAL_GetTick>
 8004a42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a44:	e008      	b.n	8004a58 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a46:	f7fe f9c3 	bl	8002dd0 <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b64      	cmp	r3, #100	; 0x64
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e12a      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a58:	4b76      	ldr	r3, [pc, #472]	; (8004c34 <HAL_RCC_OscConfig+0x4d4>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d0f0      	beq.n	8004a46 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d106      	bne.n	8004a7a <HAL_RCC_OscConfig+0x31a>
 8004a6c:	4b70      	ldr	r3, [pc, #448]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a70:	4a6f      	ldr	r2, [pc, #444]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a72:	f043 0301 	orr.w	r3, r3, #1
 8004a76:	6713      	str	r3, [r2, #112]	; 0x70
 8004a78:	e02d      	b.n	8004ad6 <HAL_RCC_OscConfig+0x376>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10c      	bne.n	8004a9c <HAL_RCC_OscConfig+0x33c>
 8004a82:	4b6b      	ldr	r3, [pc, #428]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a86:	4a6a      	ldr	r2, [pc, #424]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a88:	f023 0301 	bic.w	r3, r3, #1
 8004a8c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a8e:	4b68      	ldr	r3, [pc, #416]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a92:	4a67      	ldr	r2, [pc, #412]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004a94:	f023 0304 	bic.w	r3, r3, #4
 8004a98:	6713      	str	r3, [r2, #112]	; 0x70
 8004a9a:	e01c      	b.n	8004ad6 <HAL_RCC_OscConfig+0x376>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2b05      	cmp	r3, #5
 8004aa2:	d10c      	bne.n	8004abe <HAL_RCC_OscConfig+0x35e>
 8004aa4:	4b62      	ldr	r3, [pc, #392]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa8:	4a61      	ldr	r2, [pc, #388]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004aaa:	f043 0304 	orr.w	r3, r3, #4
 8004aae:	6713      	str	r3, [r2, #112]	; 0x70
 8004ab0:	4b5f      	ldr	r3, [pc, #380]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab4:	4a5e      	ldr	r2, [pc, #376]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004ab6:	f043 0301 	orr.w	r3, r3, #1
 8004aba:	6713      	str	r3, [r2, #112]	; 0x70
 8004abc:	e00b      	b.n	8004ad6 <HAL_RCC_OscConfig+0x376>
 8004abe:	4b5c      	ldr	r3, [pc, #368]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac2:	4a5b      	ldr	r2, [pc, #364]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004ac4:	f023 0301 	bic.w	r3, r3, #1
 8004ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aca:	4b59      	ldr	r3, [pc, #356]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ace:	4a58      	ldr	r2, [pc, #352]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004ad0:	f023 0304 	bic.w	r3, r3, #4
 8004ad4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d015      	beq.n	8004b0a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ade:	f7fe f977 	bl	8002dd0 <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ae4:	e00a      	b.n	8004afc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ae6:	f7fe f973 	bl	8002dd0 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e0d8      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004afc:	4b4c      	ldr	r3, [pc, #304]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0ee      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x386>
 8004b08:	e014      	b.n	8004b34 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b0a:	f7fe f961 	bl	8002dd0 <HAL_GetTick>
 8004b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b10:	e00a      	b.n	8004b28 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b12:	f7fe f95d 	bl	8002dd0 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e0c2      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b28:	4b41      	ldr	r3, [pc, #260]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1ee      	bne.n	8004b12 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b34:	7dfb      	ldrb	r3, [r7, #23]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d105      	bne.n	8004b46 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b3a:	4b3d      	ldr	r3, [pc, #244]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	4a3c      	ldr	r2, [pc, #240]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004b40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f000 80ae 	beq.w	8004cac <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b50:	4b37      	ldr	r3, [pc, #220]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 030c 	and.w	r3, r3, #12
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d06d      	beq.n	8004c38 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d14b      	bne.n	8004bfc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b64:	4b32      	ldr	r3, [pc, #200]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a31      	ldr	r2, [pc, #196]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004b6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b70:	f7fe f92e 	bl	8002dd0 <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b78:	f7fe f92a 	bl	8002dd0 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e091      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b8a:	4b29      	ldr	r3, [pc, #164]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f0      	bne.n	8004b78 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	69da      	ldr	r2, [r3, #28]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba4:	019b      	lsls	r3, r3, #6
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bac:	085b      	lsrs	r3, r3, #1
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	041b      	lsls	r3, r3, #16
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb8:	061b      	lsls	r3, r3, #24
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc0:	071b      	lsls	r3, r3, #28
 8004bc2:	491b      	ldr	r1, [pc, #108]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bc8:	4b19      	ldr	r3, [pc, #100]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a18      	ldr	r2, [pc, #96]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004bce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd4:	f7fe f8fc 	bl	8002dd0 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bdc:	f7fe f8f8 	bl	8002dd0 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e05f      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bee:	4b10      	ldr	r3, [pc, #64]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f0      	beq.n	8004bdc <HAL_RCC_OscConfig+0x47c>
 8004bfa:	e057      	b.n	8004cac <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bfc:	4b0c      	ldr	r3, [pc, #48]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a0b      	ldr	r2, [pc, #44]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004c02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c08:	f7fe f8e2 	bl	8002dd0 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c0e:	e008      	b.n	8004c22 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c10:	f7fe f8de 	bl	8002dd0 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e045      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c22:	4b03      	ldr	r3, [pc, #12]	; (8004c30 <HAL_RCC_OscConfig+0x4d0>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1f0      	bne.n	8004c10 <HAL_RCC_OscConfig+0x4b0>
 8004c2e:	e03d      	b.n	8004cac <HAL_RCC_OscConfig+0x54c>
 8004c30:	40023800 	.word	0x40023800
 8004c34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004c38:	4b1f      	ldr	r3, [pc, #124]	; (8004cb8 <HAL_RCC_OscConfig+0x558>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d030      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d129      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d122      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c68:	4013      	ands	r3, r2
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c6e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d119      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7e:	085b      	lsrs	r3, r3, #1
 8004c80:	3b01      	subs	r3, #1
 8004c82:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d10f      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c92:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d107      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d001      	beq.n	8004cac <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e000      	b.n	8004cae <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	40023800 	.word	0x40023800

08004cbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e0d0      	b.n	8004e76 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cd4:	4b6a      	ldr	r3, [pc, #424]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 030f 	and.w	r3, r3, #15
 8004cdc:	683a      	ldr	r2, [r7, #0]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d910      	bls.n	8004d04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ce2:	4b67      	ldr	r3, [pc, #412]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f023 020f 	bic.w	r2, r3, #15
 8004cea:	4965      	ldr	r1, [pc, #404]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cf2:	4b63      	ldr	r3, [pc, #396]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d001      	beq.n	8004d04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e0b8      	b.n	8004e76 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d020      	beq.n	8004d52 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d005      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d1c:	4b59      	ldr	r3, [pc, #356]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	4a58      	ldr	r2, [pc, #352]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0308 	and.w	r3, r3, #8
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d005      	beq.n	8004d40 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d34:	4b53      	ldr	r3, [pc, #332]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	4a52      	ldr	r2, [pc, #328]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d3e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d40:	4b50      	ldr	r3, [pc, #320]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	494d      	ldr	r1, [pc, #308]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d040      	beq.n	8004de0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d107      	bne.n	8004d76 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d66:	4b47      	ldr	r3, [pc, #284]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d115      	bne.n	8004d9e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e07f      	b.n	8004e76 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d107      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d7e:	4b41      	ldr	r3, [pc, #260]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d109      	bne.n	8004d9e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e073      	b.n	8004e76 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d8e:	4b3d      	ldr	r3, [pc, #244]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e06b      	b.n	8004e76 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d9e:	4b39      	ldr	r3, [pc, #228]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f023 0203 	bic.w	r2, r3, #3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	4936      	ldr	r1, [pc, #216]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004db0:	f7fe f80e 	bl	8002dd0 <HAL_GetTick>
 8004db4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004db6:	e00a      	b.n	8004dce <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004db8:	f7fe f80a 	bl	8002dd0 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e053      	b.n	8004e76 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dce:	4b2d      	ldr	r3, [pc, #180]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f003 020c 	and.w	r2, r3, #12
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d1eb      	bne.n	8004db8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004de0:	4b27      	ldr	r3, [pc, #156]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 030f 	and.w	r3, r3, #15
 8004de8:	683a      	ldr	r2, [r7, #0]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d210      	bcs.n	8004e10 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dee:	4b24      	ldr	r3, [pc, #144]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f023 020f 	bic.w	r2, r3, #15
 8004df6:	4922      	ldr	r1, [pc, #136]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dfe:	4b20      	ldr	r3, [pc, #128]	; (8004e80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d001      	beq.n	8004e10 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e032      	b.n	8004e76 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0304 	and.w	r3, r3, #4
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d008      	beq.n	8004e2e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e1c:	4b19      	ldr	r3, [pc, #100]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	4916      	ldr	r1, [pc, #88]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d009      	beq.n	8004e4e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e3a:	4b12      	ldr	r3, [pc, #72]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	490e      	ldr	r1, [pc, #56]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e4e:	f000 f821 	bl	8004e94 <HAL_RCC_GetSysClockFreq>
 8004e52:	4602      	mov	r2, r0
 8004e54:	4b0b      	ldr	r3, [pc, #44]	; (8004e84 <HAL_RCC_ClockConfig+0x1c8>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	091b      	lsrs	r3, r3, #4
 8004e5a:	f003 030f 	and.w	r3, r3, #15
 8004e5e:	490a      	ldr	r1, [pc, #40]	; (8004e88 <HAL_RCC_ClockConfig+0x1cc>)
 8004e60:	5ccb      	ldrb	r3, [r1, r3]
 8004e62:	fa22 f303 	lsr.w	r3, r2, r3
 8004e66:	4a09      	ldr	r2, [pc, #36]	; (8004e8c <HAL_RCC_ClockConfig+0x1d0>)
 8004e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e6a:	4b09      	ldr	r3, [pc, #36]	; (8004e90 <HAL_RCC_ClockConfig+0x1d4>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7fd ff6a 	bl	8002d48 <HAL_InitTick>

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	40023c00 	.word	0x40023c00
 8004e84:	40023800 	.word	0x40023800
 8004e88:	0800842c 	.word	0x0800842c
 8004e8c:	20000004 	.word	0x20000004
 8004e90:	20000008 	.word	0x20000008

08004e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e98:	b090      	sub	sp, #64	; 0x40
 8004e9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	637b      	str	r3, [r7, #52]	; 0x34
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004eac:	4b59      	ldr	r3, [pc, #356]	; (8005014 <HAL_RCC_GetSysClockFreq+0x180>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f003 030c 	and.w	r3, r3, #12
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d00d      	beq.n	8004ed4 <HAL_RCC_GetSysClockFreq+0x40>
 8004eb8:	2b08      	cmp	r3, #8
 8004eba:	f200 80a1 	bhi.w	8005000 <HAL_RCC_GetSysClockFreq+0x16c>
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d002      	beq.n	8004ec8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d003      	beq.n	8004ece <HAL_RCC_GetSysClockFreq+0x3a>
 8004ec6:	e09b      	b.n	8005000 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ec8:	4b53      	ldr	r3, [pc, #332]	; (8005018 <HAL_RCC_GetSysClockFreq+0x184>)
 8004eca:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ecc:	e09b      	b.n	8005006 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ece:	4b53      	ldr	r3, [pc, #332]	; (800501c <HAL_RCC_GetSysClockFreq+0x188>)
 8004ed0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ed2:	e098      	b.n	8005006 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ed4:	4b4f      	ldr	r3, [pc, #316]	; (8005014 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004edc:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004ede:	4b4d      	ldr	r3, [pc, #308]	; (8005014 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d028      	beq.n	8004f3c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eea:	4b4a      	ldr	r3, [pc, #296]	; (8005014 <HAL_RCC_GetSysClockFreq+0x180>)
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	099b      	lsrs	r3, r3, #6
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	623b      	str	r3, [r7, #32]
 8004ef4:	627a      	str	r2, [r7, #36]	; 0x24
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004efc:	2100      	movs	r1, #0
 8004efe:	4b47      	ldr	r3, [pc, #284]	; (800501c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f00:	fb03 f201 	mul.w	r2, r3, r1
 8004f04:	2300      	movs	r3, #0
 8004f06:	fb00 f303 	mul.w	r3, r0, r3
 8004f0a:	4413      	add	r3, r2
 8004f0c:	4a43      	ldr	r2, [pc, #268]	; (800501c <HAL_RCC_GetSysClockFreq+0x188>)
 8004f0e:	fba0 1202 	umull	r1, r2, r0, r2
 8004f12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f14:	460a      	mov	r2, r1
 8004f16:	62ba      	str	r2, [r7, #40]	; 0x28
 8004f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f1a:	4413      	add	r3, r2
 8004f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f20:	2200      	movs	r2, #0
 8004f22:	61bb      	str	r3, [r7, #24]
 8004f24:	61fa      	str	r2, [r7, #28]
 8004f26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f2a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004f2e:	f7fb f98b 	bl	8000248 <__aeabi_uldivmod>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	4613      	mov	r3, r2
 8004f38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f3a:	e053      	b.n	8004fe4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f3c:	4b35      	ldr	r3, [pc, #212]	; (8005014 <HAL_RCC_GetSysClockFreq+0x180>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	099b      	lsrs	r3, r3, #6
 8004f42:	2200      	movs	r2, #0
 8004f44:	613b      	str	r3, [r7, #16]
 8004f46:	617a      	str	r2, [r7, #20]
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004f4e:	f04f 0b00 	mov.w	fp, #0
 8004f52:	4652      	mov	r2, sl
 8004f54:	465b      	mov	r3, fp
 8004f56:	f04f 0000 	mov.w	r0, #0
 8004f5a:	f04f 0100 	mov.w	r1, #0
 8004f5e:	0159      	lsls	r1, r3, #5
 8004f60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f64:	0150      	lsls	r0, r2, #5
 8004f66:	4602      	mov	r2, r0
 8004f68:	460b      	mov	r3, r1
 8004f6a:	ebb2 080a 	subs.w	r8, r2, sl
 8004f6e:	eb63 090b 	sbc.w	r9, r3, fp
 8004f72:	f04f 0200 	mov.w	r2, #0
 8004f76:	f04f 0300 	mov.w	r3, #0
 8004f7a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004f7e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004f82:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004f86:	ebb2 0408 	subs.w	r4, r2, r8
 8004f8a:	eb63 0509 	sbc.w	r5, r3, r9
 8004f8e:	f04f 0200 	mov.w	r2, #0
 8004f92:	f04f 0300 	mov.w	r3, #0
 8004f96:	00eb      	lsls	r3, r5, #3
 8004f98:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f9c:	00e2      	lsls	r2, r4, #3
 8004f9e:	4614      	mov	r4, r2
 8004fa0:	461d      	mov	r5, r3
 8004fa2:	eb14 030a 	adds.w	r3, r4, sl
 8004fa6:	603b      	str	r3, [r7, #0]
 8004fa8:	eb45 030b 	adc.w	r3, r5, fp
 8004fac:	607b      	str	r3, [r7, #4]
 8004fae:	f04f 0200 	mov.w	r2, #0
 8004fb2:	f04f 0300 	mov.w	r3, #0
 8004fb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fba:	4629      	mov	r1, r5
 8004fbc:	028b      	lsls	r3, r1, #10
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004fc4:	4621      	mov	r1, r4
 8004fc6:	028a      	lsls	r2, r1, #10
 8004fc8:	4610      	mov	r0, r2
 8004fca:	4619      	mov	r1, r3
 8004fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fce:	2200      	movs	r2, #0
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	60fa      	str	r2, [r7, #12]
 8004fd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fd8:	f7fb f936 	bl	8000248 <__aeabi_uldivmod>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	460b      	mov	r3, r1
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004fe4:	4b0b      	ldr	r3, [pc, #44]	; (8005014 <HAL_RCC_GetSysClockFreq+0x180>)
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	0c1b      	lsrs	r3, r3, #16
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	3301      	adds	r3, #1
 8004ff0:	005b      	lsls	r3, r3, #1
 8004ff2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004ff4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ffc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ffe:	e002      	b.n	8005006 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005000:	4b05      	ldr	r3, [pc, #20]	; (8005018 <HAL_RCC_GetSysClockFreq+0x184>)
 8005002:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005004:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005008:	4618      	mov	r0, r3
 800500a:	3740      	adds	r7, #64	; 0x40
 800500c:	46bd      	mov	sp, r7
 800500e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005012:	bf00      	nop
 8005014:	40023800 	.word	0x40023800
 8005018:	00f42400 	.word	0x00f42400
 800501c:	017d7840 	.word	0x017d7840

08005020 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005024:	4b03      	ldr	r3, [pc, #12]	; (8005034 <HAL_RCC_GetHCLKFreq+0x14>)
 8005026:	681b      	ldr	r3, [r3, #0]
}
 8005028:	4618      	mov	r0, r3
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	20000004 	.word	0x20000004

08005038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800503c:	f7ff fff0 	bl	8005020 <HAL_RCC_GetHCLKFreq>
 8005040:	4602      	mov	r2, r0
 8005042:	4b05      	ldr	r3, [pc, #20]	; (8005058 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	0a9b      	lsrs	r3, r3, #10
 8005048:	f003 0307 	and.w	r3, r3, #7
 800504c:	4903      	ldr	r1, [pc, #12]	; (800505c <HAL_RCC_GetPCLK1Freq+0x24>)
 800504e:	5ccb      	ldrb	r3, [r1, r3]
 8005050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005054:	4618      	mov	r0, r3
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40023800 	.word	0x40023800
 800505c:	0800843c 	.word	0x0800843c

08005060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005064:	f7ff ffdc 	bl	8005020 <HAL_RCC_GetHCLKFreq>
 8005068:	4602      	mov	r2, r0
 800506a:	4b05      	ldr	r3, [pc, #20]	; (8005080 <HAL_RCC_GetPCLK2Freq+0x20>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	0b5b      	lsrs	r3, r3, #13
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	4903      	ldr	r1, [pc, #12]	; (8005084 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005076:	5ccb      	ldrb	r3, [r1, r3]
 8005078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800507c:	4618      	mov	r0, r3
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40023800 	.word	0x40023800
 8005084:	0800843c 	.word	0x0800843c

08005088 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b088      	sub	sp, #32
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005090:	2300      	movs	r3, #0
 8005092:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005094:	2300      	movs	r3, #0
 8005096:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005098:	2300      	movs	r3, #0
 800509a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800509c:	2300      	movs	r3, #0
 800509e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80050a0:	2300      	movs	r3, #0
 80050a2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d012      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80050b0:	4b69      	ldr	r3, [pc, #420]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	4a68      	ldr	r2, [pc, #416]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050b6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80050ba:	6093      	str	r3, [r2, #8]
 80050bc:	4b66      	ldr	r3, [pc, #408]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050be:	689a      	ldr	r2, [r3, #8]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c4:	4964      	ldr	r1, [pc, #400]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80050d2:	2301      	movs	r3, #1
 80050d4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d017      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050e2:	4b5d      	ldr	r3, [pc, #372]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050f0:	4959      	ldr	r1, [pc, #356]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005100:	d101      	bne.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005102:	2301      	movs	r3, #1
 8005104:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800510e:	2301      	movs	r3, #1
 8005110:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d017      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800511e:	4b4e      	ldr	r3, [pc, #312]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005120:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005124:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	494a      	ldr	r1, [pc, #296]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005138:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800513c:	d101      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800513e:	2301      	movs	r3, #1
 8005140:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	2b00      	cmp	r3, #0
 8005148:	d101      	bne.n	800514e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800514a:	2301      	movs	r3, #1
 800514c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800515a:	2301      	movs	r3, #1
 800515c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0320 	and.w	r3, r3, #32
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 808b 	beq.w	8005282 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800516c:	4b3a      	ldr	r3, [pc, #232]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800516e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005170:	4a39      	ldr	r2, [pc, #228]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005176:	6413      	str	r3, [r2, #64]	; 0x40
 8005178:	4b37      	ldr	r3, [pc, #220]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800517a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005180:	60bb      	str	r3, [r7, #8]
 8005182:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005184:	4b35      	ldr	r3, [pc, #212]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a34      	ldr	r2, [pc, #208]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800518a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800518e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005190:	f7fd fe1e 	bl	8002dd0 <HAL_GetTick>
 8005194:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005196:	e008      	b.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005198:	f7fd fe1a 	bl	8002dd0 <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	2b64      	cmp	r3, #100	; 0x64
 80051a4:	d901      	bls.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e38f      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80051aa:	4b2c      	ldr	r3, [pc, #176]	; (800525c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d0f0      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051b6:	4b28      	ldr	r3, [pc, #160]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051be:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d035      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d02e      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051d4:	4b20      	ldr	r3, [pc, #128]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051dc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80051de:	4b1e      	ldr	r3, [pc, #120]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051e2:	4a1d      	ldr	r2, [pc, #116]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051e8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051ea:	4b1b      	ldr	r3, [pc, #108]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ee:	4a1a      	ldr	r2, [pc, #104]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80051f6:	4a18      	ldr	r2, [pc, #96]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80051fc:	4b16      	ldr	r3, [pc, #88]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005200:	f003 0301 	and.w	r3, r3, #1
 8005204:	2b01      	cmp	r3, #1
 8005206:	d114      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005208:	f7fd fde2 	bl	8002dd0 <HAL_GetTick>
 800520c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800520e:	e00a      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005210:	f7fd fdde 	bl	8002dd0 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	f241 3288 	movw	r2, #5000	; 0x1388
 800521e:	4293      	cmp	r3, r2
 8005220:	d901      	bls.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e351      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005226:	4b0c      	ldr	r3, [pc, #48]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d0ee      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800523a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800523e:	d111      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005240:	4b05      	ldr	r3, [pc, #20]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800524c:	4b04      	ldr	r3, [pc, #16]	; (8005260 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800524e:	400b      	ands	r3, r1
 8005250:	4901      	ldr	r1, [pc, #4]	; (8005258 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005252:	4313      	orrs	r3, r2
 8005254:	608b      	str	r3, [r1, #8]
 8005256:	e00b      	b.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005258:	40023800 	.word	0x40023800
 800525c:	40007000 	.word	0x40007000
 8005260:	0ffffcff 	.word	0x0ffffcff
 8005264:	4bac      	ldr	r3, [pc, #688]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	4aab      	ldr	r2, [pc, #684]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800526a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800526e:	6093      	str	r3, [r2, #8]
 8005270:	4ba9      	ldr	r3, [pc, #676]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005272:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800527c:	49a6      	ldr	r1, [pc, #664]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800527e:	4313      	orrs	r3, r2
 8005280:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0310 	and.w	r3, r3, #16
 800528a:	2b00      	cmp	r3, #0
 800528c:	d010      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800528e:	4ba2      	ldr	r3, [pc, #648]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005290:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005294:	4aa0      	ldr	r2, [pc, #640]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005296:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800529a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800529e:	4b9e      	ldr	r3, [pc, #632]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a8:	499b      	ldr	r1, [pc, #620]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00a      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052bc:	4b96      	ldr	r3, [pc, #600]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052ca:	4993      	ldr	r1, [pc, #588]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00a      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052de:	4b8e      	ldr	r3, [pc, #568]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052ec:	498a      	ldr	r1, [pc, #552]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00a      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005300:	4b85      	ldr	r3, [pc, #532]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005306:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800530e:	4982      	ldr	r1, [pc, #520]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005310:	4313      	orrs	r3, r2
 8005312:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00a      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005322:	4b7d      	ldr	r3, [pc, #500]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005324:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005328:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005330:	4979      	ldr	r1, [pc, #484]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005332:	4313      	orrs	r3, r2
 8005334:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00a      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005344:	4b74      	ldr	r3, [pc, #464]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800534a:	f023 0203 	bic.w	r2, r3, #3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005352:	4971      	ldr	r1, [pc, #452]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005354:	4313      	orrs	r3, r2
 8005356:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00a      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005366:	4b6c      	ldr	r3, [pc, #432]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005368:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800536c:	f023 020c 	bic.w	r2, r3, #12
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005374:	4968      	ldr	r1, [pc, #416]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005376:	4313      	orrs	r3, r2
 8005378:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00a      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005388:	4b63      	ldr	r3, [pc, #396]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800538a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800538e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005396:	4960      	ldr	r1, [pc, #384]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005398:	4313      	orrs	r3, r2
 800539a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053aa:	4b5b      	ldr	r3, [pc, #364]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053b8:	4957      	ldr	r1, [pc, #348]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00a      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80053cc:	4b52      	ldr	r3, [pc, #328]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053da:	494f      	ldr	r1, [pc, #316]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80053ee:	4b4a      	ldr	r3, [pc, #296]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053fc:	4946      	ldr	r1, [pc, #280]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00a      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005410:	4b41      	ldr	r3, [pc, #260]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005416:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800541e:	493e      	ldr	r1, [pc, #248]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005420:	4313      	orrs	r3, r2
 8005422:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00a      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005432:	4b39      	ldr	r3, [pc, #228]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005438:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005440:	4935      	ldr	r1, [pc, #212]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005442:	4313      	orrs	r3, r2
 8005444:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00a      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005454:	4b30      	ldr	r3, [pc, #192]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800545a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005462:	492d      	ldr	r1, [pc, #180]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005464:	4313      	orrs	r3, r2
 8005466:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d011      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005476:	4b28      	ldr	r3, [pc, #160]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800547c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005484:	4924      	ldr	r1, [pc, #144]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005490:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005494:	d101      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005496:	2301      	movs	r3, #1
 8005498:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0308 	and.w	r3, r3, #8
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80054a6:	2301      	movs	r3, #1
 80054a8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00a      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054b6:	4b18      	ldr	r3, [pc, #96]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054bc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054c4:	4914      	ldr	r1, [pc, #80]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00b      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80054d8:	4b0f      	ldr	r3, [pc, #60]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054de:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054e8:	490b      	ldr	r1, [pc, #44]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00f      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80054fc:	4b06      	ldr	r3, [pc, #24]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80054fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005502:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800550c:	4902      	ldr	r1, [pc, #8]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800550e:	4313      	orrs	r3, r2
 8005510:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005514:	e002      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005516:	bf00      	nop
 8005518:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00b      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005528:	4b8a      	ldr	r3, [pc, #552]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800552a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800552e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005538:	4986      	ldr	r1, [pc, #536]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800553a:	4313      	orrs	r3, r2
 800553c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d00b      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800554c:	4b81      	ldr	r3, [pc, #516]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800554e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005552:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800555c:	497d      	ldr	r1, [pc, #500]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800555e:	4313      	orrs	r3, r2
 8005560:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d006      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005572:	2b00      	cmp	r3, #0
 8005574:	f000 80d6 	beq.w	8005724 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005578:	4b76      	ldr	r3, [pc, #472]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a75      	ldr	r2, [pc, #468]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800557e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005584:	f7fd fc24 	bl	8002dd0 <HAL_GetTick>
 8005588:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800558a:	e008      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800558c:	f7fd fc20 	bl	8002dd0 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b64      	cmp	r3, #100	; 0x64
 8005598:	d901      	bls.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e195      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800559e:	4b6d      	ldr	r3, [pc, #436]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f0      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d021      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x572>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d11d      	bne.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80055be:	4b65      	ldr	r3, [pc, #404]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055c4:	0c1b      	lsrs	r3, r3, #16
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80055cc:	4b61      	ldr	r3, [pc, #388]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055d2:	0e1b      	lsrs	r3, r3, #24
 80055d4:	f003 030f 	and.w	r3, r3, #15
 80055d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	019a      	lsls	r2, r3, #6
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	041b      	lsls	r3, r3, #16
 80055e4:	431a      	orrs	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	061b      	lsls	r3, r3, #24
 80055ea:	431a      	orrs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	071b      	lsls	r3, r3, #28
 80055f2:	4958      	ldr	r1, [pc, #352]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005602:	2b00      	cmp	r3, #0
 8005604:	d004      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800560a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800560e:	d00a      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005618:	2b00      	cmp	r3, #0
 800561a:	d02e      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005620:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005624:	d129      	bne.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005626:	4b4b      	ldr	r3, [pc, #300]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005634:	4b47      	ldr	r3, [pc, #284]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800563a:	0f1b      	lsrs	r3, r3, #28
 800563c:	f003 0307 	and.w	r3, r3, #7
 8005640:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	019a      	lsls	r2, r3, #6
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	041b      	lsls	r3, r3, #16
 800564c:	431a      	orrs	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	061b      	lsls	r3, r3, #24
 8005654:	431a      	orrs	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	071b      	lsls	r3, r3, #28
 800565a:	493e      	ldr	r1, [pc, #248]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800565c:	4313      	orrs	r3, r2
 800565e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005662:	4b3c      	ldr	r3, [pc, #240]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005664:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005668:	f023 021f 	bic.w	r2, r3, #31
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005670:	3b01      	subs	r3, #1
 8005672:	4938      	ldr	r1, [pc, #224]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005674:	4313      	orrs	r3, r2
 8005676:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d01d      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005686:	4b33      	ldr	r3, [pc, #204]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005688:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800568c:	0e1b      	lsrs	r3, r3, #24
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005694:	4b2f      	ldr	r3, [pc, #188]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005696:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800569a:	0f1b      	lsrs	r3, r3, #28
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	019a      	lsls	r2, r3, #6
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	041b      	lsls	r3, r3, #16
 80056ae:	431a      	orrs	r2, r3
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	061b      	lsls	r3, r3, #24
 80056b4:	431a      	orrs	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	071b      	lsls	r3, r3, #28
 80056ba:	4926      	ldr	r1, [pc, #152]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d011      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	019a      	lsls	r2, r3, #6
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	041b      	lsls	r3, r3, #16
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	061b      	lsls	r3, r3, #24
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	071b      	lsls	r3, r3, #28
 80056ea:	491a      	ldr	r1, [pc, #104]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80056f2:	4b18      	ldr	r3, [pc, #96]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a17      	ldr	r2, [pc, #92]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80056fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056fe:	f7fd fb67 	bl	8002dd0 <HAL_GetTick>
 8005702:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005704:	e008      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005706:	f7fd fb63 	bl	8002dd0 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b64      	cmp	r3, #100	; 0x64
 8005712:	d901      	bls.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e0d8      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005718:	4b0e      	ldr	r3, [pc, #56]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0f0      	beq.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	2b01      	cmp	r3, #1
 8005728:	f040 80ce 	bne.w	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800572c:	4b09      	ldr	r3, [pc, #36]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a08      	ldr	r2, [pc, #32]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005732:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005736:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005738:	f7fd fb4a 	bl	8002dd0 <HAL_GetTick>
 800573c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800573e:	e00b      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005740:	f7fd fb46 	bl	8002dd0 <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b64      	cmp	r3, #100	; 0x64
 800574c:	d904      	bls.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e0bb      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005752:	bf00      	nop
 8005754:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005758:	4b5e      	ldr	r3, [pc, #376]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005760:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005764:	d0ec      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d003      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005776:	2b00      	cmp	r3, #0
 8005778:	d009      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005782:	2b00      	cmp	r3, #0
 8005784:	d02e      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578a:	2b00      	cmp	r3, #0
 800578c:	d12a      	bne.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800578e:	4b51      	ldr	r3, [pc, #324]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005794:	0c1b      	lsrs	r3, r3, #16
 8005796:	f003 0303 	and.w	r3, r3, #3
 800579a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800579c:	4b4d      	ldr	r3, [pc, #308]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800579e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057a2:	0f1b      	lsrs	r3, r3, #28
 80057a4:	f003 0307 	and.w	r3, r3, #7
 80057a8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	019a      	lsls	r2, r3, #6
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	041b      	lsls	r3, r3, #16
 80057b4:	431a      	orrs	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	061b      	lsls	r3, r3, #24
 80057bc:	431a      	orrs	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	071b      	lsls	r3, r3, #28
 80057c2:	4944      	ldr	r1, [pc, #272]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80057ca:	4b42      	ldr	r3, [pc, #264]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80057cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80057d0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d8:	3b01      	subs	r3, #1
 80057da:	021b      	lsls	r3, r3, #8
 80057dc:	493d      	ldr	r1, [pc, #244]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d022      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057f8:	d11d      	bne.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80057fa:	4b36      	ldr	r3, [pc, #216]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80057fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005800:	0e1b      	lsrs	r3, r3, #24
 8005802:	f003 030f 	and.w	r3, r3, #15
 8005806:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005808:	4b32      	ldr	r3, [pc, #200]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800580e:	0f1b      	lsrs	r3, r3, #28
 8005810:	f003 0307 	and.w	r3, r3, #7
 8005814:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	019a      	lsls	r2, r3, #6
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	041b      	lsls	r3, r3, #16
 8005822:	431a      	orrs	r2, r3
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	061b      	lsls	r3, r3, #24
 8005828:	431a      	orrs	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	071b      	lsls	r3, r3, #28
 800582e:	4929      	ldr	r1, [pc, #164]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005830:	4313      	orrs	r3, r2
 8005832:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0308 	and.w	r3, r3, #8
 800583e:	2b00      	cmp	r3, #0
 8005840:	d028      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005842:	4b24      	ldr	r3, [pc, #144]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005848:	0e1b      	lsrs	r3, r3, #24
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005850:	4b20      	ldr	r3, [pc, #128]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005856:	0c1b      	lsrs	r3, r3, #16
 8005858:	f003 0303 	and.w	r3, r3, #3
 800585c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	019a      	lsls	r2, r3, #6
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	041b      	lsls	r3, r3, #16
 8005868:	431a      	orrs	r2, r3
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	061b      	lsls	r3, r3, #24
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	071b      	lsls	r3, r3, #28
 8005876:	4917      	ldr	r1, [pc, #92]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005878:	4313      	orrs	r3, r2
 800587a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800587e:	4b15      	ldr	r3, [pc, #84]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005880:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005884:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800588c:	4911      	ldr	r1, [pc, #68]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800588e:	4313      	orrs	r3, r2
 8005890:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005894:	4b0f      	ldr	r3, [pc, #60]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a0e      	ldr	r2, [pc, #56]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800589a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800589e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058a0:	f7fd fa96 	bl	8002dd0 <HAL_GetTick>
 80058a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80058a6:	e008      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80058a8:	f7fd fa92 	bl	8002dd0 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b64      	cmp	r3, #100	; 0x64
 80058b4:	d901      	bls.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e007      	b.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80058ba:	4b06      	ldr	r3, [pc, #24]	; (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80058c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058c6:	d1ef      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3720      	adds	r7, #32
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	bf00      	nop
 80058d4:	40023800 	.word	0x40023800

080058d8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e071      	b.n	80059d2 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	7f5b      	ldrb	r3, [r3, #29]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d105      	bne.n	8005904 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7fc fd2e 	bl	8002360 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f003 0310 	and.w	r3, r3, #16
 8005914:	2b10      	cmp	r3, #16
 8005916:	d053      	beq.n	80059c0 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	22ca      	movs	r2, #202	; 0xca
 800591e:	625a      	str	r2, [r3, #36]	; 0x24
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2253      	movs	r2, #83	; 0x53
 8005926:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f881 	bl	8005a30 <RTC_EnterInitMode>
 800592e:	4603      	mov	r3, r0
 8005930:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005932:	7bfb      	ldrb	r3, [r7, #15]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d12a      	bne.n	800598e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6899      	ldr	r1, [r3, #8]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4b26      	ldr	r3, [pc, #152]	; (80059dc <HAL_RTC_Init+0x104>)
 8005944:	400b      	ands	r3, r1
 8005946:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6899      	ldr	r1, [r3, #8]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	431a      	orrs	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	430a      	orrs	r2, r1
 8005964:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	68d2      	ldr	r2, [r2, #12]
 800596e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6919      	ldr	r1, [r3, #16]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	041a      	lsls	r2, r3, #16
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	430a      	orrs	r2, r1
 8005982:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 f88a 	bl	8005a9e <RTC_ExitInitMode>
 800598a:	4603      	mov	r3, r0
 800598c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800598e:	7bfb      	ldrb	r3, [r7, #15]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d110      	bne.n	80059b6 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f022 0208 	bic.w	r2, r2, #8
 80059a2:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	699a      	ldr	r2, [r3, #24]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	430a      	orrs	r2, r1
 80059b4:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	22ff      	movs	r2, #255	; 0xff
 80059bc:	625a      	str	r2, [r3, #36]	; 0x24
 80059be:	e001      	b.n	80059c4 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80059c0:	2300      	movs	r3, #0
 80059c2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80059c4:	7bfb      	ldrb	r3, [r7, #15]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d102      	bne.n	80059d0 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80059d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3710      	adds	r7, #16
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	ff8fffbf 	.word	0xff8fffbf

080059e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80059fa:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059fc:	f7fd f9e8 	bl	8002dd0 <HAL_GetTick>
 8005a00:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005a02:	e009      	b.n	8005a18 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a04:	f7fd f9e4 	bl	8002dd0 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a12:	d901      	bls.n	8005a18 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e007      	b.n	8005a28 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	f003 0320 	and.w	r3, r3, #32
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d0ee      	beq.n	8005a04 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d122      	bne.n	8005a94 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68da      	ldr	r2, [r3, #12]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a5c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a5e:	f7fd f9b7 	bl	8002dd0 <HAL_GetTick>
 8005a62:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a64:	e00c      	b.n	8005a80 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a66:	f7fd f9b3 	bl	8002dd0 <HAL_GetTick>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	1ad3      	subs	r3, r2, r3
 8005a70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a74:	d904      	bls.n	8005a80 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2204      	movs	r2, #4
 8005a7a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d102      	bne.n	8005a94 <RTC_EnterInitMode+0x64>
 8005a8e:	7bfb      	ldrb	r3, [r7, #15]
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d1e8      	bne.n	8005a66 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b084      	sub	sp, #16
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ab8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 0320 	and.w	r3, r3, #32
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d10a      	bne.n	8005ade <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f7ff ff89 	bl	80059e0 <HAL_RTC_WaitForSynchro>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d004      	beq.n	8005ade <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2204      	movs	r2, #4
 8005ad8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	7f1b      	ldrb	r3, [r3, #28]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d101      	bne.n	8005b04 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 8005b00:	2302      	movs	r3, #2
 8005b02:	e08a      	b.n	8005c1a <HAL_RTCEx_SetWakeUpTimer+0x132>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2202      	movs	r2, #2
 8005b0e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	22ca      	movs	r2, #202	; 0xca
 8005b16:	625a      	str	r2, [r3, #36]	; 0x24
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2253      	movs	r2, #83	; 0x53
 8005b1e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d01e      	beq.n	8005b6c <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 8005b2e:	f7fd f94f 	bl	8002dd0 <HAL_GetTick>
 8005b32:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8005b34:	e013      	b.n	8005b5e <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005b36:	f7fd f94b 	bl	8002dd0 <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b44:	d90b      	bls.n	8005b5e <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	22ff      	movs	r2, #255	; 0xff
 8005b4c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2203      	movs	r2, #3
 8005b52:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e05d      	b.n	8005c1a <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	f003 0304 	and.w	r3, r3, #4
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d1e4      	bne.n	8005b36 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689a      	ldr	r2, [r3, #8]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b7a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	b2da      	uxtb	r2, r3
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005b8c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b8e:	f7fd f91f 	bl	8002dd0 <HAL_GetTick>
 8005b92:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005b94:	e013      	b.n	8005bbe <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005b96:	f7fd f91b 	bl	8002dd0 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ba4:	d90b      	bls.n	8005bbe <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	22ff      	movs	r2, #255	; 0xff
 8005bac:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2203      	movs	r2, #3
 8005bb2:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e02d      	b.n	8005c1a <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d0e4      	beq.n	8005b96 <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689a      	ldr	r2, [r3, #8]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0207 	bic.w	r2, r2, #7
 8005bda:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	6899      	ldr	r1, [r3, #8]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c02:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	22ff      	movs	r2, #255	; 0xff
 8005c0a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b084      	sub	sp, #16
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e09d      	b.n	8005d70 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d108      	bne.n	8005c4e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c44:	d009      	beq.n	8005c5a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	61da      	str	r2, [r3, #28]
 8005c4c:	e005      	b.n	8005c5a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d106      	bne.n	8005c7a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f7fc fc45 	bl	8002504 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c90:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c9a:	d902      	bls.n	8005ca2 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60fb      	str	r3, [r7, #12]
 8005ca0:	e002      	b.n	8005ca8 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ca2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ca6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005cb0:	d007      	beq.n	8005cc2 <HAL_SPI_Init+0xa0>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005cba:	d002      	beq.n	8005cc2 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005cd2:	431a      	orrs	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	f003 0302 	and.w	r3, r3, #2
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	431a      	orrs	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	699b      	ldr	r3, [r3, #24]
 8005cec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005cfa:	431a      	orrs	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d04:	ea42 0103 	orr.w	r1, r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	430a      	orrs	r2, r1
 8005d16:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	0c1b      	lsrs	r3, r3, #16
 8005d1e:	f003 0204 	and.w	r2, r3, #4
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d26:	f003 0310 	and.w	r3, r3, #16
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d30:	f003 0308 	and.w	r3, r3, #8
 8005d34:	431a      	orrs	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005d3e:	ea42 0103 	orr.w	r1, r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	69da      	ldr	r2, [r3, #28]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d5e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e049      	b.n	8005e1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d106      	bne.n	8005da4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f7fc fe4e 	bl	8002a40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2202      	movs	r2, #2
 8005da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	3304      	adds	r3, #4
 8005db4:	4619      	mov	r1, r3
 8005db6:	4610      	mov	r0, r2
 8005db8:	f000 fcfa 	bl	80067b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3708      	adds	r7, #8
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b082      	sub	sp, #8
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d101      	bne.n	8005e38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e049      	b.n	8005ecc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d106      	bne.n	8005e52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f7fc fe5f 	bl	8002b10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2202      	movs	r2, #2
 8005e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	3304      	adds	r3, #4
 8005e62:	4619      	mov	r1, r3
 8005e64:	4610      	mov	r0, r2
 8005e66:	f000 fca3 	bl	80067b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2201      	movs	r2, #1
 8005eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3708      	adds	r7, #8
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e049      	b.n	8005f7a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d106      	bne.n	8005f00 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f841 	bl	8005f82 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2202      	movs	r2, #2
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	3304      	adds	r3, #4
 8005f10:	4619      	mov	r1, r3
 8005f12:	4610      	mov	r0, r2
 8005f14:	f000 fc4c 	bl	80067b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b083      	sub	sp, #12
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005f8a:	bf00      	nop
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b082      	sub	sp, #8
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	f003 0302 	and.w	r3, r3, #2
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d122      	bne.n	8005ff2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d11b      	bne.n	8005ff2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f06f 0202 	mvn.w	r2, #2
 8005fc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	f003 0303 	and.w	r3, r3, #3
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d003      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 fbcb 	bl	8006774 <HAL_TIM_IC_CaptureCallback>
 8005fde:	e005      	b.n	8005fec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 fbbd 	bl	8006760 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fbce 	bl	8006788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	f003 0304 	and.w	r3, r3, #4
 8005ffc:	2b04      	cmp	r3, #4
 8005ffe:	d122      	bne.n	8006046 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	f003 0304 	and.w	r3, r3, #4
 800600a:	2b04      	cmp	r3, #4
 800600c:	d11b      	bne.n	8006046 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f06f 0204 	mvn.w	r2, #4
 8006016:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006028:	2b00      	cmp	r3, #0
 800602a:	d003      	beq.n	8006034 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fba1 	bl	8006774 <HAL_TIM_IC_CaptureCallback>
 8006032:	e005      	b.n	8006040 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 fb93 	bl	8006760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 fba4 	bl	8006788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	f003 0308 	and.w	r3, r3, #8
 8006050:	2b08      	cmp	r3, #8
 8006052:	d122      	bne.n	800609a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f003 0308 	and.w	r3, r3, #8
 800605e:	2b08      	cmp	r3, #8
 8006060:	d11b      	bne.n	800609a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f06f 0208 	mvn.w	r2, #8
 800606a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2204      	movs	r2, #4
 8006070:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69db      	ldr	r3, [r3, #28]
 8006078:	f003 0303 	and.w	r3, r3, #3
 800607c:	2b00      	cmp	r3, #0
 800607e:	d003      	beq.n	8006088 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 fb77 	bl	8006774 <HAL_TIM_IC_CaptureCallback>
 8006086:	e005      	b.n	8006094 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fb69 	bl	8006760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 fb7a 	bl	8006788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	f003 0310 	and.w	r3, r3, #16
 80060a4:	2b10      	cmp	r3, #16
 80060a6:	d122      	bne.n	80060ee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f003 0310 	and.w	r3, r3, #16
 80060b2:	2b10      	cmp	r3, #16
 80060b4:	d11b      	bne.n	80060ee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f06f 0210 	mvn.w	r2, #16
 80060be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2208      	movs	r2, #8
 80060c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	69db      	ldr	r3, [r3, #28]
 80060cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d003      	beq.n	80060dc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 fb4d 	bl	8006774 <HAL_TIM_IC_CaptureCallback>
 80060da:	e005      	b.n	80060e8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f000 fb3f 	bl	8006760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 fb50 	bl	8006788 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	f003 0301 	and.w	r3, r3, #1
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d10e      	bne.n	800611a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b01      	cmp	r3, #1
 8006108:	d107      	bne.n	800611a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f06f 0201 	mvn.w	r2, #1
 8006112:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fb19 	bl	800674c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006124:	2b80      	cmp	r3, #128	; 0x80
 8006126:	d10e      	bne.n	8006146 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006132:	2b80      	cmp	r3, #128	; 0x80
 8006134:	d107      	bne.n	8006146 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800613e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f001 f923 	bl	800738c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006150:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006154:	d10e      	bne.n	8006174 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006160:	2b80      	cmp	r3, #128	; 0x80
 8006162:	d107      	bne.n	8006174 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800616c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f001 f916 	bl	80073a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800617e:	2b40      	cmp	r3, #64	; 0x40
 8006180:	d10e      	bne.n	80061a0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800618c:	2b40      	cmp	r3, #64	; 0x40
 800618e:	d107      	bne.n	80061a0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 fafe 	bl	800679c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	f003 0320 	and.w	r3, r3, #32
 80061aa:	2b20      	cmp	r3, #32
 80061ac:	d10e      	bne.n	80061cc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f003 0320 	and.w	r3, r3, #32
 80061b8:	2b20      	cmp	r3, #32
 80061ba:	d107      	bne.n	80061cc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f06f 0220 	mvn.w	r2, #32
 80061c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f001 f8d6 	bl	8007378 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061cc:	bf00      	nop
 80061ce:	3708      	adds	r7, #8
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061e0:	2300      	movs	r3, #0
 80061e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d101      	bne.n	80061f2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80061ee:	2302      	movs	r3, #2
 80061f0:	e088      	b.n	8006304 <HAL_TIM_IC_ConfigChannel+0x130>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d11b      	bne.n	8006238 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006210:	f000 fe60 	bl	8006ed4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f022 020c 	bic.w	r2, r2, #12
 8006222:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6999      	ldr	r1, [r3, #24]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	430a      	orrs	r2, r1
 8006234:	619a      	str	r2, [r3, #24]
 8006236:	e060      	b.n	80062fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b04      	cmp	r3, #4
 800623c:	d11c      	bne.n	8006278 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800624e:	f000 fee4 	bl	800701a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	699a      	ldr	r2, [r3, #24]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006260:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6999      	ldr	r1, [r3, #24]
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	021a      	lsls	r2, r3, #8
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	619a      	str	r2, [r3, #24]
 8006276:	e040      	b.n	80062fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b08      	cmp	r3, #8
 800627c:	d11b      	bne.n	80062b6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800628e:	f000 ff31 	bl	80070f4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 020c 	bic.w	r2, r2, #12
 80062a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	69d9      	ldr	r1, [r3, #28]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	689a      	ldr	r2, [r3, #8]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	430a      	orrs	r2, r1
 80062b2:	61da      	str	r2, [r3, #28]
 80062b4:	e021      	b.n	80062fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b0c      	cmp	r3, #12
 80062ba:	d11c      	bne.n	80062f6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80062cc:	f000 ff4e 	bl	800716c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	69da      	ldr	r2, [r3, #28]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80062de:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	69d9      	ldr	r1, [r3, #28]
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	021a      	lsls	r2, r3, #8
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	430a      	orrs	r2, r1
 80062f2:	61da      	str	r2, [r3, #28]
 80062f4:	e001      	b.n	80062fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006302:	7dfb      	ldrb	r3, [r7, #23]
}
 8006304:	4618      	mov	r0, r3
 8006306:	3718      	adds	r7, #24
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b086      	sub	sp, #24
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006318:	2300      	movs	r3, #0
 800631a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006322:	2b01      	cmp	r3, #1
 8006324:	d101      	bne.n	800632a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006326:	2302      	movs	r3, #2
 8006328:	e0ff      	b.n	800652a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b14      	cmp	r3, #20
 8006336:	f200 80f0 	bhi.w	800651a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800633a:	a201      	add	r2, pc, #4	; (adr r2, 8006340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800633c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006340:	08006395 	.word	0x08006395
 8006344:	0800651b 	.word	0x0800651b
 8006348:	0800651b 	.word	0x0800651b
 800634c:	0800651b 	.word	0x0800651b
 8006350:	080063d5 	.word	0x080063d5
 8006354:	0800651b 	.word	0x0800651b
 8006358:	0800651b 	.word	0x0800651b
 800635c:	0800651b 	.word	0x0800651b
 8006360:	08006417 	.word	0x08006417
 8006364:	0800651b 	.word	0x0800651b
 8006368:	0800651b 	.word	0x0800651b
 800636c:	0800651b 	.word	0x0800651b
 8006370:	08006457 	.word	0x08006457
 8006374:	0800651b 	.word	0x0800651b
 8006378:	0800651b 	.word	0x0800651b
 800637c:	0800651b 	.word	0x0800651b
 8006380:	08006499 	.word	0x08006499
 8006384:	0800651b 	.word	0x0800651b
 8006388:	0800651b 	.word	0x0800651b
 800638c:	0800651b 	.word	0x0800651b
 8006390:	080064d9 	.word	0x080064d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68b9      	ldr	r1, [r7, #8]
 800639a:	4618      	mov	r0, r3
 800639c:	f000 faa8 	bl	80068f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699a      	ldr	r2, [r3, #24]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f042 0208 	orr.w	r2, r2, #8
 80063ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	699a      	ldr	r2, [r3, #24]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f022 0204 	bic.w	r2, r2, #4
 80063be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	6999      	ldr	r1, [r3, #24]
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	691a      	ldr	r2, [r3, #16]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	619a      	str	r2, [r3, #24]
      break;
 80063d2:	e0a5      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68b9      	ldr	r1, [r7, #8]
 80063da:	4618      	mov	r0, r3
 80063dc:	f000 fafa 	bl	80069d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	699a      	ldr	r2, [r3, #24]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	699a      	ldr	r2, [r3, #24]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6999      	ldr	r1, [r3, #24]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	021a      	lsls	r2, r3, #8
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	430a      	orrs	r2, r1
 8006412:	619a      	str	r2, [r3, #24]
      break;
 8006414:	e084      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68b9      	ldr	r1, [r7, #8]
 800641c:	4618      	mov	r0, r3
 800641e:	f000 fb51 	bl	8006ac4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	69da      	ldr	r2, [r3, #28]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f042 0208 	orr.w	r2, r2, #8
 8006430:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	69da      	ldr	r2, [r3, #28]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f022 0204 	bic.w	r2, r2, #4
 8006440:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	69d9      	ldr	r1, [r3, #28]
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	691a      	ldr	r2, [r3, #16]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	430a      	orrs	r2, r1
 8006452:	61da      	str	r2, [r3, #28]
      break;
 8006454:	e064      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68b9      	ldr	r1, [r7, #8]
 800645c:	4618      	mov	r0, r3
 800645e:	f000 fba7 	bl	8006bb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	69da      	ldr	r2, [r3, #28]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006470:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	69da      	ldr	r2, [r3, #28]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006480:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	69d9      	ldr	r1, [r3, #28]
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	021a      	lsls	r2, r3, #8
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	61da      	str	r2, [r3, #28]
      break;
 8006496:	e043      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 fbde 	bl	8006c60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f042 0208 	orr.w	r2, r2, #8
 80064b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0204 	bic.w	r2, r2, #4
 80064c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	691a      	ldr	r2, [r3, #16]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80064d6:	e023      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68b9      	ldr	r1, [r7, #8]
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fc10 	bl	8006d04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006502:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	021a      	lsls	r2, r3, #8
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006518:	e002      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	75fb      	strb	r3, [r7, #23]
      break;
 800651e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006528:	7dfb      	ldrb	r3, [r7, #23]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3718      	adds	r7, #24
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop

08006534 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800653e:	2300      	movs	r3, #0
 8006540:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006548:	2b01      	cmp	r3, #1
 800654a:	d101      	bne.n	8006550 <HAL_TIM_ConfigClockSource+0x1c>
 800654c:	2302      	movs	r3, #2
 800654e:	e0b4      	b.n	80066ba <HAL_TIM_ConfigClockSource+0x186>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2202      	movs	r2, #2
 800655c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	4b56      	ldr	r3, [pc, #344]	; (80066c4 <HAL_TIM_ConfigClockSource+0x190>)
 800656c:	4013      	ands	r3, r2
 800656e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006576:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006588:	d03e      	beq.n	8006608 <HAL_TIM_ConfigClockSource+0xd4>
 800658a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800658e:	f200 8087 	bhi.w	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 8006592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006596:	f000 8086 	beq.w	80066a6 <HAL_TIM_ConfigClockSource+0x172>
 800659a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800659e:	d87f      	bhi.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 80065a0:	2b70      	cmp	r3, #112	; 0x70
 80065a2:	d01a      	beq.n	80065da <HAL_TIM_ConfigClockSource+0xa6>
 80065a4:	2b70      	cmp	r3, #112	; 0x70
 80065a6:	d87b      	bhi.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 80065a8:	2b60      	cmp	r3, #96	; 0x60
 80065aa:	d050      	beq.n	800664e <HAL_TIM_ConfigClockSource+0x11a>
 80065ac:	2b60      	cmp	r3, #96	; 0x60
 80065ae:	d877      	bhi.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 80065b0:	2b50      	cmp	r3, #80	; 0x50
 80065b2:	d03c      	beq.n	800662e <HAL_TIM_ConfigClockSource+0xfa>
 80065b4:	2b50      	cmp	r3, #80	; 0x50
 80065b6:	d873      	bhi.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 80065b8:	2b40      	cmp	r3, #64	; 0x40
 80065ba:	d058      	beq.n	800666e <HAL_TIM_ConfigClockSource+0x13a>
 80065bc:	2b40      	cmp	r3, #64	; 0x40
 80065be:	d86f      	bhi.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 80065c0:	2b30      	cmp	r3, #48	; 0x30
 80065c2:	d064      	beq.n	800668e <HAL_TIM_ConfigClockSource+0x15a>
 80065c4:	2b30      	cmp	r3, #48	; 0x30
 80065c6:	d86b      	bhi.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 80065c8:	2b20      	cmp	r3, #32
 80065ca:	d060      	beq.n	800668e <HAL_TIM_ConfigClockSource+0x15a>
 80065cc:	2b20      	cmp	r3, #32
 80065ce:	d867      	bhi.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d05c      	beq.n	800668e <HAL_TIM_ConfigClockSource+0x15a>
 80065d4:	2b10      	cmp	r3, #16
 80065d6:	d05a      	beq.n	800668e <HAL_TIM_ConfigClockSource+0x15a>
 80065d8:	e062      	b.n	80066a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065ea:	f000 fe17 	bl	800721c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80065fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68ba      	ldr	r2, [r7, #8]
 8006604:	609a      	str	r2, [r3, #8]
      break;
 8006606:	e04f      	b.n	80066a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006618:	f000 fe00 	bl	800721c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800662a:	609a      	str	r2, [r3, #8]
      break;
 800662c:	e03c      	b.n	80066a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800663a:	461a      	mov	r2, r3
 800663c:	f000 fcbe 	bl	8006fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2150      	movs	r1, #80	; 0x50
 8006646:	4618      	mov	r0, r3
 8006648:	f000 fdcd 	bl	80071e6 <TIM_ITRx_SetConfig>
      break;
 800664c:	e02c      	b.n	80066a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800665a:	461a      	mov	r2, r3
 800665c:	f000 fd1a 	bl	8007094 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2160      	movs	r1, #96	; 0x60
 8006666:	4618      	mov	r0, r3
 8006668:	f000 fdbd 	bl	80071e6 <TIM_ITRx_SetConfig>
      break;
 800666c:	e01c      	b.n	80066a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800667a:	461a      	mov	r2, r3
 800667c:	f000 fc9e 	bl	8006fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2140      	movs	r1, #64	; 0x40
 8006686:	4618      	mov	r0, r3
 8006688:	f000 fdad 	bl	80071e6 <TIM_ITRx_SetConfig>
      break;
 800668c:	e00c      	b.n	80066a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4619      	mov	r1, r3
 8006698:	4610      	mov	r0, r2
 800669a:	f000 fda4 	bl	80071e6 <TIM_ITRx_SetConfig>
      break;
 800669e:	e003      	b.n	80066a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	73fb      	strb	r3, [r7, #15]
      break;
 80066a4:	e000      	b.n	80066a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3710      	adds	r7, #16
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	fffeff88 	.word	0xfffeff88

080066c8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d101      	bne.n	80066e0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80066dc:	2302      	movs	r3, #2
 80066de:	e031      	b.n	8006744 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2202      	movs	r2, #2
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80066f0:	6839      	ldr	r1, [r7, #0]
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 fb5a 	bl	8006dac <TIM_SlaveTimer_SetConfig>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d009      	beq.n	8006712 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e018      	b.n	8006744 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68da      	ldr	r2, [r3, #12]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006720:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68da      	ldr	r2, [r3, #12]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006730:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006742:	2300      	movs	r3, #0
}
 8006744:	4618      	mov	r0, r3
 8006746:	3708      	adds	r7, #8
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006754:	bf00      	nop
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a40      	ldr	r2, [pc, #256]	; (80068c4 <TIM_Base_SetConfig+0x114>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d013      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ce:	d00f      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a3d      	ldr	r2, [pc, #244]	; (80068c8 <TIM_Base_SetConfig+0x118>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d00b      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a3c      	ldr	r2, [pc, #240]	; (80068cc <TIM_Base_SetConfig+0x11c>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d007      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a3b      	ldr	r2, [pc, #236]	; (80068d0 <TIM_Base_SetConfig+0x120>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d003      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a3a      	ldr	r2, [pc, #232]	; (80068d4 <TIM_Base_SetConfig+0x124>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d108      	bne.n	8006802 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	4313      	orrs	r3, r2
 8006800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a2f      	ldr	r2, [pc, #188]	; (80068c4 <TIM_Base_SetConfig+0x114>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d02b      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006810:	d027      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a2c      	ldr	r2, [pc, #176]	; (80068c8 <TIM_Base_SetConfig+0x118>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d023      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a2b      	ldr	r2, [pc, #172]	; (80068cc <TIM_Base_SetConfig+0x11c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d01f      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a2a      	ldr	r2, [pc, #168]	; (80068d0 <TIM_Base_SetConfig+0x120>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d01b      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a29      	ldr	r2, [pc, #164]	; (80068d4 <TIM_Base_SetConfig+0x124>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d017      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a28      	ldr	r2, [pc, #160]	; (80068d8 <TIM_Base_SetConfig+0x128>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d013      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a27      	ldr	r2, [pc, #156]	; (80068dc <TIM_Base_SetConfig+0x12c>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d00f      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a26      	ldr	r2, [pc, #152]	; (80068e0 <TIM_Base_SetConfig+0x130>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d00b      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a25      	ldr	r2, [pc, #148]	; (80068e4 <TIM_Base_SetConfig+0x134>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d007      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a24      	ldr	r2, [pc, #144]	; (80068e8 <TIM_Base_SetConfig+0x138>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d003      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a23      	ldr	r2, [pc, #140]	; (80068ec <TIM_Base_SetConfig+0x13c>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d108      	bne.n	8006874 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	4313      	orrs	r3, r2
 8006872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	689a      	ldr	r2, [r3, #8]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a0a      	ldr	r2, [pc, #40]	; (80068c4 <TIM_Base_SetConfig+0x114>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d003      	beq.n	80068a8 <TIM_Base_SetConfig+0xf8>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a0c      	ldr	r2, [pc, #48]	; (80068d4 <TIM_Base_SetConfig+0x124>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d103      	bne.n	80068b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	691a      	ldr	r2, [r3, #16]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	615a      	str	r2, [r3, #20]
}
 80068b6:	bf00      	nop
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	40010000 	.word	0x40010000
 80068c8:	40000400 	.word	0x40000400
 80068cc:	40000800 	.word	0x40000800
 80068d0:	40000c00 	.word	0x40000c00
 80068d4:	40010400 	.word	0x40010400
 80068d8:	40014000 	.word	0x40014000
 80068dc:	40014400 	.word	0x40014400
 80068e0:	40014800 	.word	0x40014800
 80068e4:	40001800 	.word	0x40001800
 80068e8:	40001c00 	.word	0x40001c00
 80068ec:	40002000 	.word	0x40002000

080068f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	f023 0201 	bic.w	r2, r3, #1
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	4b2b      	ldr	r3, [pc, #172]	; (80069c8 <TIM_OC1_SetConfig+0xd8>)
 800691c:	4013      	ands	r3, r2
 800691e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f023 0303 	bic.w	r3, r3, #3
 8006926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4313      	orrs	r3, r2
 8006930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f023 0302 	bic.w	r3, r3, #2
 8006938:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	4313      	orrs	r3, r2
 8006942:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a21      	ldr	r2, [pc, #132]	; (80069cc <TIM_OC1_SetConfig+0xdc>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d003      	beq.n	8006954 <TIM_OC1_SetConfig+0x64>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a20      	ldr	r2, [pc, #128]	; (80069d0 <TIM_OC1_SetConfig+0xe0>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d10c      	bne.n	800696e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f023 0308 	bic.w	r3, r3, #8
 800695a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	4313      	orrs	r3, r2
 8006964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f023 0304 	bic.w	r3, r3, #4
 800696c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a16      	ldr	r2, [pc, #88]	; (80069cc <TIM_OC1_SetConfig+0xdc>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d003      	beq.n	800697e <TIM_OC1_SetConfig+0x8e>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a15      	ldr	r2, [pc, #84]	; (80069d0 <TIM_OC1_SetConfig+0xe0>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d111      	bne.n	80069a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800698c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	693a      	ldr	r2, [r7, #16]
 8006994:	4313      	orrs	r3, r2
 8006996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	621a      	str	r2, [r3, #32]
}
 80069bc:	bf00      	nop
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	fffeff8f 	.word	0xfffeff8f
 80069cc:	40010000 	.word	0x40010000
 80069d0:	40010400 	.word	0x40010400

080069d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b087      	sub	sp, #28
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	f023 0210 	bic.w	r2, r3, #16
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	4b2e      	ldr	r3, [pc, #184]	; (8006ab8 <TIM_OC2_SetConfig+0xe4>)
 8006a00:	4013      	ands	r3, r2
 8006a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	021b      	lsls	r3, r3, #8
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	f023 0320 	bic.w	r3, r3, #32
 8006a1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	011b      	lsls	r3, r3, #4
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a23      	ldr	r2, [pc, #140]	; (8006abc <TIM_OC2_SetConfig+0xe8>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d003      	beq.n	8006a3c <TIM_OC2_SetConfig+0x68>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a22      	ldr	r2, [pc, #136]	; (8006ac0 <TIM_OC2_SetConfig+0xec>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d10d      	bne.n	8006a58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	011b      	lsls	r3, r3, #4
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a56:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a18      	ldr	r2, [pc, #96]	; (8006abc <TIM_OC2_SetConfig+0xe8>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d003      	beq.n	8006a68 <TIM_OC2_SetConfig+0x94>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a17      	ldr	r2, [pc, #92]	; (8006ac0 <TIM_OC2_SetConfig+0xec>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d113      	bne.n	8006a90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a68:	693b      	ldr	r3, [r7, #16]
 8006a6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	695b      	ldr	r3, [r3, #20]
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	621a      	str	r2, [r3, #32]
}
 8006aaa:	bf00      	nop
 8006aac:	371c      	adds	r7, #28
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop
 8006ab8:	feff8fff 	.word	0xfeff8fff
 8006abc:	40010000 	.word	0x40010000
 8006ac0:	40010400 	.word	0x40010400

08006ac4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b087      	sub	sp, #28
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a1b      	ldr	r3, [r3, #32]
 8006ade:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	69db      	ldr	r3, [r3, #28]
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	4b2d      	ldr	r3, [pc, #180]	; (8006ba4 <TIM_OC3_SetConfig+0xe0>)
 8006af0:	4013      	ands	r3, r2
 8006af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f023 0303 	bic.w	r3, r3, #3
 8006afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	021b      	lsls	r3, r3, #8
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a22      	ldr	r2, [pc, #136]	; (8006ba8 <TIM_OC3_SetConfig+0xe4>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d003      	beq.n	8006b2a <TIM_OC3_SetConfig+0x66>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a21      	ldr	r2, [pc, #132]	; (8006bac <TIM_OC3_SetConfig+0xe8>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d10d      	bne.n	8006b46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	021b      	lsls	r3, r3, #8
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a17      	ldr	r2, [pc, #92]	; (8006ba8 <TIM_OC3_SetConfig+0xe4>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d003      	beq.n	8006b56 <TIM_OC3_SetConfig+0x92>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a16      	ldr	r2, [pc, #88]	; (8006bac <TIM_OC3_SetConfig+0xe8>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d113      	bne.n	8006b7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	011b      	lsls	r3, r3, #4
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	011b      	lsls	r3, r3, #4
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	693a      	ldr	r2, [r7, #16]
 8006b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	621a      	str	r2, [r3, #32]
}
 8006b98:	bf00      	nop
 8006b9a:	371c      	adds	r7, #28
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr
 8006ba4:	fffeff8f 	.word	0xfffeff8f
 8006ba8:	40010000 	.word	0x40010000
 8006bac:	40010400 	.word	0x40010400

08006bb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b087      	sub	sp, #28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a1b      	ldr	r3, [r3, #32]
 8006bca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	69db      	ldr	r3, [r3, #28]
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	4b1e      	ldr	r3, [pc, #120]	; (8006c54 <TIM_OC4_SetConfig+0xa4>)
 8006bdc:	4013      	ands	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	021b      	lsls	r3, r3, #8
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	031b      	lsls	r3, r3, #12
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a13      	ldr	r2, [pc, #76]	; (8006c58 <TIM_OC4_SetConfig+0xa8>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d003      	beq.n	8006c18 <TIM_OC4_SetConfig+0x68>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a12      	ldr	r2, [pc, #72]	; (8006c5c <TIM_OC4_SetConfig+0xac>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d109      	bne.n	8006c2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	019b      	lsls	r3, r3, #6
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	621a      	str	r2, [r3, #32]
}
 8006c46:	bf00      	nop
 8006c48:	371c      	adds	r7, #28
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	feff8fff 	.word	0xfeff8fff
 8006c58:	40010000 	.word	0x40010000
 8006c5c:	40010400 	.word	0x40010400

08006c60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b087      	sub	sp, #28
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	4b1b      	ldr	r3, [pc, #108]	; (8006cf8 <TIM_OC5_SetConfig+0x98>)
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006ca0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	041b      	lsls	r3, r3, #16
 8006ca8:	693a      	ldr	r2, [r7, #16]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a12      	ldr	r2, [pc, #72]	; (8006cfc <TIM_OC5_SetConfig+0x9c>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d003      	beq.n	8006cbe <TIM_OC5_SetConfig+0x5e>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a11      	ldr	r2, [pc, #68]	; (8006d00 <TIM_OC5_SetConfig+0xa0>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d109      	bne.n	8006cd2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cc4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	021b      	lsls	r3, r3, #8
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	697a      	ldr	r2, [r7, #20]
 8006cd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	693a      	ldr	r2, [r7, #16]
 8006cea:	621a      	str	r2, [r3, #32]
}
 8006cec:	bf00      	nop
 8006cee:	371c      	adds	r7, #28
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr
 8006cf8:	fffeff8f 	.word	0xfffeff8f
 8006cfc:	40010000 	.word	0x40010000
 8006d00:	40010400 	.word	0x40010400

08006d04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b087      	sub	sp, #28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	4b1c      	ldr	r3, [pc, #112]	; (8006da0 <TIM_OC6_SetConfig+0x9c>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	021b      	lsls	r3, r3, #8
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006d46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	051b      	lsls	r3, r3, #20
 8006d4e:	693a      	ldr	r2, [r7, #16]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	4a13      	ldr	r2, [pc, #76]	; (8006da4 <TIM_OC6_SetConfig+0xa0>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d003      	beq.n	8006d64 <TIM_OC6_SetConfig+0x60>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a12      	ldr	r2, [pc, #72]	; (8006da8 <TIM_OC6_SetConfig+0xa4>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d109      	bne.n	8006d78 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	029b      	lsls	r3, r3, #10
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	621a      	str	r2, [r3, #32]
}
 8006d92:	bf00      	nop
 8006d94:	371c      	adds	r7, #28
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	feff8fff 	.word	0xfeff8fff
 8006da4:	40010000 	.word	0x40010000
 8006da8:	40010400 	.word	0x40010400

08006dac <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dc8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006dd4:	693a      	ldr	r2, [r7, #16]
 8006dd6:	4b3e      	ldr	r3, [pc, #248]	; (8006ed0 <TIM_SlaveTimer_SetConfig+0x124>)
 8006dd8:	4013      	ands	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	2b70      	cmp	r3, #112	; 0x70
 8006df4:	d01a      	beq.n	8006e2c <TIM_SlaveTimer_SetConfig+0x80>
 8006df6:	2b70      	cmp	r3, #112	; 0x70
 8006df8:	d860      	bhi.n	8006ebc <TIM_SlaveTimer_SetConfig+0x110>
 8006dfa:	2b60      	cmp	r3, #96	; 0x60
 8006dfc:	d054      	beq.n	8006ea8 <TIM_SlaveTimer_SetConfig+0xfc>
 8006dfe:	2b60      	cmp	r3, #96	; 0x60
 8006e00:	d85c      	bhi.n	8006ebc <TIM_SlaveTimer_SetConfig+0x110>
 8006e02:	2b50      	cmp	r3, #80	; 0x50
 8006e04:	d046      	beq.n	8006e94 <TIM_SlaveTimer_SetConfig+0xe8>
 8006e06:	2b50      	cmp	r3, #80	; 0x50
 8006e08:	d858      	bhi.n	8006ebc <TIM_SlaveTimer_SetConfig+0x110>
 8006e0a:	2b40      	cmp	r3, #64	; 0x40
 8006e0c:	d019      	beq.n	8006e42 <TIM_SlaveTimer_SetConfig+0x96>
 8006e0e:	2b40      	cmp	r3, #64	; 0x40
 8006e10:	d854      	bhi.n	8006ebc <TIM_SlaveTimer_SetConfig+0x110>
 8006e12:	2b30      	cmp	r3, #48	; 0x30
 8006e14:	d055      	beq.n	8006ec2 <TIM_SlaveTimer_SetConfig+0x116>
 8006e16:	2b30      	cmp	r3, #48	; 0x30
 8006e18:	d850      	bhi.n	8006ebc <TIM_SlaveTimer_SetConfig+0x110>
 8006e1a:	2b20      	cmp	r3, #32
 8006e1c:	d051      	beq.n	8006ec2 <TIM_SlaveTimer_SetConfig+0x116>
 8006e1e:	2b20      	cmp	r3, #32
 8006e20:	d84c      	bhi.n	8006ebc <TIM_SlaveTimer_SetConfig+0x110>
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d04d      	beq.n	8006ec2 <TIM_SlaveTimer_SetConfig+0x116>
 8006e26:	2b10      	cmp	r3, #16
 8006e28:	d04b      	beq.n	8006ec2 <TIM_SlaveTimer_SetConfig+0x116>
 8006e2a:	e047      	b.n	8006ebc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006e3c:	f000 f9ee 	bl	800721c <TIM_ETR_SetConfig>
      break;
 8006e40:	e040      	b.n	8006ec4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2b05      	cmp	r3, #5
 8006e48:	d101      	bne.n	8006e4e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e03b      	b.n	8006ec6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	6a1b      	ldr	r3, [r3, #32]
 8006e54:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	6a1a      	ldr	r2, [r3, #32]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f022 0201 	bic.w	r2, r2, #1
 8006e64:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e74:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	011b      	lsls	r3, r3, #4
 8006e7c:	68ba      	ldr	r2, [r7, #8]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	621a      	str	r2, [r3, #32]
      break;
 8006e92:	e017      	b.n	8006ec4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	f000 f88b 	bl	8006fbc <TIM_TI1_ConfigInputStage>
      break;
 8006ea6:	e00d      	b.n	8006ec4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	f000 f8ed 	bl	8007094 <TIM_TI2_ConfigInputStage>
      break;
 8006eba:	e003      	b.n	8006ec4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	75fb      	strb	r3, [r7, #23]
      break;
 8006ec0:	e000      	b.n	8006ec4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006ec2:	bf00      	nop
  }

  return status;
 8006ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3718      	adds	r7, #24
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	fffefff8 	.word	0xfffefff8

08006ed4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	60b9      	str	r1, [r7, #8]
 8006ede:	607a      	str	r2, [r7, #4]
 8006ee0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	f023 0201 	bic.w	r2, r3, #1
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	699b      	ldr	r3, [r3, #24]
 8006ef2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6a1b      	ldr	r3, [r3, #32]
 8006ef8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	4a28      	ldr	r2, [pc, #160]	; (8006fa0 <TIM_TI1_SetConfig+0xcc>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d01b      	beq.n	8006f3a <TIM_TI1_SetConfig+0x66>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f08:	d017      	beq.n	8006f3a <TIM_TI1_SetConfig+0x66>
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	4a25      	ldr	r2, [pc, #148]	; (8006fa4 <TIM_TI1_SetConfig+0xd0>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d013      	beq.n	8006f3a <TIM_TI1_SetConfig+0x66>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	4a24      	ldr	r2, [pc, #144]	; (8006fa8 <TIM_TI1_SetConfig+0xd4>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d00f      	beq.n	8006f3a <TIM_TI1_SetConfig+0x66>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	4a23      	ldr	r2, [pc, #140]	; (8006fac <TIM_TI1_SetConfig+0xd8>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00b      	beq.n	8006f3a <TIM_TI1_SetConfig+0x66>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	4a22      	ldr	r2, [pc, #136]	; (8006fb0 <TIM_TI1_SetConfig+0xdc>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d007      	beq.n	8006f3a <TIM_TI1_SetConfig+0x66>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	4a21      	ldr	r2, [pc, #132]	; (8006fb4 <TIM_TI1_SetConfig+0xe0>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d003      	beq.n	8006f3a <TIM_TI1_SetConfig+0x66>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	4a20      	ldr	r2, [pc, #128]	; (8006fb8 <TIM_TI1_SetConfig+0xe4>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d101      	bne.n	8006f3e <TIM_TI1_SetConfig+0x6a>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e000      	b.n	8006f40 <TIM_TI1_SetConfig+0x6c>
 8006f3e:	2300      	movs	r3, #0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d008      	beq.n	8006f56 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	f023 0303 	bic.w	r3, r3, #3
 8006f4a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006f4c:	697a      	ldr	r2, [r7, #20]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	617b      	str	r3, [r7, #20]
 8006f54:	e003      	b.n	8006f5e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f043 0301 	orr.w	r3, r3, #1
 8006f5c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	011b      	lsls	r3, r3, #4
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	697a      	ldr	r2, [r7, #20]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	f023 030a 	bic.w	r3, r3, #10
 8006f78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	f003 030a 	and.w	r3, r3, #10
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	693a      	ldr	r2, [r7, #16]
 8006f90:	621a      	str	r2, [r3, #32]
}
 8006f92:	bf00      	nop
 8006f94:	371c      	adds	r7, #28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	40010000 	.word	0x40010000
 8006fa4:	40000400 	.word	0x40000400
 8006fa8:	40000800 	.word	0x40000800
 8006fac:	40000c00 	.word	0x40000c00
 8006fb0:	40010400 	.word	0x40010400
 8006fb4:	40014000 	.word	0x40014000
 8006fb8:	40001800 	.word	0x40001800

08006fbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a1b      	ldr	r3, [r3, #32]
 8006fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	f023 0201 	bic.w	r2, r3, #1
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	699b      	ldr	r3, [r3, #24]
 8006fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	f023 030a 	bic.w	r3, r3, #10
 8006ff8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ffa:	697a      	ldr	r2, [r7, #20]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	621a      	str	r2, [r3, #32]
}
 800700e:	bf00      	nop
 8007010:	371c      	adds	r7, #28
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800701a:	b480      	push	{r7}
 800701c:	b087      	sub	sp, #28
 800701e:	af00      	add	r7, sp, #0
 8007020:	60f8      	str	r0, [r7, #12]
 8007022:	60b9      	str	r1, [r7, #8]
 8007024:	607a      	str	r2, [r7, #4]
 8007026:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	f023 0210 	bic.w	r2, r3, #16
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	699b      	ldr	r3, [r3, #24]
 8007038:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007046:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	021b      	lsls	r3, r3, #8
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	4313      	orrs	r3, r2
 8007050:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007058:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	031b      	lsls	r3, r3, #12
 800705e:	b29b      	uxth	r3, r3
 8007060:	697a      	ldr	r2, [r7, #20]
 8007062:	4313      	orrs	r3, r2
 8007064:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800706c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	011b      	lsls	r3, r3, #4
 8007072:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	4313      	orrs	r3, r2
 800707a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	697a      	ldr	r2, [r7, #20]
 8007080:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	621a      	str	r2, [r3, #32]
}
 8007088:	bf00      	nop
 800708a:	371c      	adds	r7, #28
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007094:	b480      	push	{r7}
 8007096:	b087      	sub	sp, #28
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6a1b      	ldr	r3, [r3, #32]
 80070a4:	f023 0210 	bic.w	r2, r3, #16
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6a1b      	ldr	r3, [r3, #32]
 80070b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070be:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	031b      	lsls	r3, r3, #12
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80070d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	011b      	lsls	r3, r3, #4
 80070d6:	693a      	ldr	r2, [r7, #16]
 80070d8:	4313      	orrs	r3, r2
 80070da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	621a      	str	r2, [r3, #32]
}
 80070e8:	bf00      	nop
 80070ea:	371c      	adds	r7, #28
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b087      	sub	sp, #28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
 8007100:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6a1b      	ldr	r3, [r3, #32]
 8007118:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f023 0303 	bic.w	r3, r3, #3
 8007120:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4313      	orrs	r3, r2
 8007128:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007130:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	011b      	lsls	r3, r3, #4
 8007136:	b2db      	uxtb	r3, r3
 8007138:	697a      	ldr	r2, [r7, #20]
 800713a:	4313      	orrs	r3, r2
 800713c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007144:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	021b      	lsls	r3, r3, #8
 800714a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800714e:	693a      	ldr	r2, [r7, #16]
 8007150:	4313      	orrs	r3, r2
 8007152:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	693a      	ldr	r2, [r7, #16]
 800715e:	621a      	str	r2, [r3, #32]
}
 8007160:	bf00      	nop
 8007162:	371c      	adds	r7, #28
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800716c:	b480      	push	{r7}
 800716e:	b087      	sub	sp, #28
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
 8007178:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6a1b      	ldr	r3, [r3, #32]
 800717e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6a1b      	ldr	r3, [r3, #32]
 8007190:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007198:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	021b      	lsls	r3, r3, #8
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071aa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	031b      	lsls	r3, r3, #12
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	697a      	ldr	r2, [r7, #20]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80071be:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	031b      	lsls	r3, r3, #12
 80071c4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	4313      	orrs	r3, r2
 80071cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	693a      	ldr	r2, [r7, #16]
 80071d8:	621a      	str	r2, [r3, #32]
}
 80071da:	bf00      	nop
 80071dc:	371c      	adds	r7, #28
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b085      	sub	sp, #20
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
 80071ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	4313      	orrs	r3, r2
 8007204:	f043 0307 	orr.w	r3, r3, #7
 8007208:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	68fa      	ldr	r2, [r7, #12]
 800720e:	609a      	str	r2, [r3, #8]
}
 8007210:	bf00      	nop
 8007212:	3714      	adds	r7, #20
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800721c:	b480      	push	{r7}
 800721e:	b087      	sub	sp, #28
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
 8007228:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007236:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	021a      	lsls	r2, r3, #8
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	431a      	orrs	r2, r3
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	4313      	orrs	r3, r2
 8007244:	697a      	ldr	r2, [r7, #20]
 8007246:	4313      	orrs	r3, r2
 8007248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	609a      	str	r2, [r3, #8]
}
 8007250:	bf00      	nop
 8007252:	371c      	adds	r7, #28
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800726c:	2b01      	cmp	r3, #1
 800726e:	d101      	bne.n	8007274 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007270:	2302      	movs	r3, #2
 8007272:	e06d      	b.n	8007350 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2202      	movs	r2, #2
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	689b      	ldr	r3, [r3, #8]
 8007292:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a30      	ldr	r2, [pc, #192]	; (800735c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d004      	beq.n	80072a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a2f      	ldr	r2, [pc, #188]	; (8007360 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d108      	bne.n	80072ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80072ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a20      	ldr	r2, [pc, #128]	; (800735c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d022      	beq.n	8007324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072e6:	d01d      	beq.n	8007324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a1d      	ldr	r2, [pc, #116]	; (8007364 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d018      	beq.n	8007324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a1c      	ldr	r2, [pc, #112]	; (8007368 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d013      	beq.n	8007324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a1a      	ldr	r2, [pc, #104]	; (800736c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d00e      	beq.n	8007324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a15      	ldr	r2, [pc, #84]	; (8007360 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d009      	beq.n	8007324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a16      	ldr	r2, [pc, #88]	; (8007370 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d004      	beq.n	8007324 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a15      	ldr	r2, [pc, #84]	; (8007374 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d10c      	bne.n	800733e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800732a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	4313      	orrs	r3, r2
 8007334:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2201      	movs	r2, #1
 8007342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800734e:	2300      	movs	r3, #0
}
 8007350:	4618      	mov	r0, r3
 8007352:	3714      	adds	r7, #20
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	40010000 	.word	0x40010000
 8007360:	40010400 	.word	0x40010400
 8007364:	40000400 	.word	0x40000400
 8007368:	40000800 	.word	0x40000800
 800736c:	40000c00 	.word	0x40000c00
 8007370:	40014000 	.word	0x40014000
 8007374:	40001800 	.word	0x40001800

08007378 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr

080073a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80073a8:	bf00      	nop
 80073aa:	370c      	adds	r7, #12
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b082      	sub	sp, #8
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d101      	bne.n	80073c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e040      	b.n	8007448 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d106      	bne.n	80073dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f7fb fc22 	bl	8002c20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2224      	movs	r2, #36	; 0x24
 80073e0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f022 0201 	bic.w	r2, r2, #1
 80073f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 f8b0 	bl	8007558 <UART_SetConfig>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d101      	bne.n	8007402 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e022      	b.n	8007448 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007406:	2b00      	cmp	r3, #0
 8007408:	d002      	beq.n	8007410 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 fb08 	bl	8007a20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685a      	ldr	r2, [r3, #4]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800741e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	689a      	ldr	r2, [r3, #8]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800742e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f042 0201 	orr.w	r2, r2, #1
 800743e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 fb8f 	bl	8007b64 <UART_CheckIdleState>
 8007446:	4603      	mov	r3, r0
}
 8007448:	4618      	mov	r0, r3
 800744a:	3708      	adds	r7, #8
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b08a      	sub	sp, #40	; 0x28
 8007454:	af02      	add	r7, sp, #8
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	603b      	str	r3, [r7, #0]
 800745c:	4613      	mov	r3, r2
 800745e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007464:	2b20      	cmp	r3, #32
 8007466:	d171      	bne.n	800754c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d002      	beq.n	8007474 <HAL_UART_Transmit+0x24>
 800746e:	88fb      	ldrh	r3, [r7, #6]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d101      	bne.n	8007478 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e06a      	b.n	800754e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2221      	movs	r2, #33	; 0x21
 8007484:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007486:	f7fb fca3 	bl	8002dd0 <HAL_GetTick>
 800748a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	88fa      	ldrh	r2, [r7, #6]
 8007490:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	88fa      	ldrh	r2, [r7, #6]
 8007498:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074a4:	d108      	bne.n	80074b8 <HAL_UART_Transmit+0x68>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d104      	bne.n	80074b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80074ae:	2300      	movs	r3, #0
 80074b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	61bb      	str	r3, [r7, #24]
 80074b6:	e003      	b.n	80074c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074bc:	2300      	movs	r3, #0
 80074be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80074c0:	e02c      	b.n	800751c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	2200      	movs	r2, #0
 80074ca:	2180      	movs	r1, #128	; 0x80
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f000 fb96 	bl	8007bfe <UART_WaitOnFlagUntilTimeout>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	e038      	b.n	800754e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10b      	bne.n	80074fa <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074e2:	69bb      	ldr	r3, [r7, #24]
 80074e4:	881b      	ldrh	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074f0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	3302      	adds	r3, #2
 80074f6:	61bb      	str	r3, [r7, #24]
 80074f8:	e007      	b.n	800750a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	781a      	ldrb	r2, [r3, #0]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	3301      	adds	r3, #1
 8007508:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007510:	b29b      	uxth	r3, r3
 8007512:	3b01      	subs	r3, #1
 8007514:	b29a      	uxth	r2, r3
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007522:	b29b      	uxth	r3, r3
 8007524:	2b00      	cmp	r3, #0
 8007526:	d1cc      	bne.n	80074c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	2200      	movs	r2, #0
 8007530:	2140      	movs	r1, #64	; 0x40
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	f000 fb63 	bl	8007bfe <UART_WaitOnFlagUntilTimeout>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800753e:	2303      	movs	r3, #3
 8007540:	e005      	b.n	800754e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2220      	movs	r2, #32
 8007546:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007548:	2300      	movs	r3, #0
 800754a:	e000      	b.n	800754e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800754c:	2302      	movs	r3, #2
  }
}
 800754e:	4618      	mov	r0, r3
 8007550:	3720      	adds	r7, #32
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
	...

08007558 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b088      	sub	sp, #32
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007560:	2300      	movs	r3, #0
 8007562:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	689a      	ldr	r2, [r3, #8]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	431a      	orrs	r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	695b      	ldr	r3, [r3, #20]
 8007572:	431a      	orrs	r2, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	69db      	ldr	r3, [r3, #28]
 8007578:	4313      	orrs	r3, r2
 800757a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	4ba6      	ldr	r3, [pc, #664]	; (800781c <UART_SetConfig+0x2c4>)
 8007584:	4013      	ands	r3, r2
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	6812      	ldr	r2, [r2, #0]
 800758a:	6979      	ldr	r1, [r7, #20]
 800758c:	430b      	orrs	r3, r1
 800758e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	68da      	ldr	r2, [r3, #12]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	430a      	orrs	r2, r1
 80075a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6a1b      	ldr	r3, [r3, #32]
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	430a      	orrs	r2, r1
 80075c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a94      	ldr	r2, [pc, #592]	; (8007820 <UART_SetConfig+0x2c8>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d120      	bne.n	8007616 <UART_SetConfig+0xbe>
 80075d4:	4b93      	ldr	r3, [pc, #588]	; (8007824 <UART_SetConfig+0x2cc>)
 80075d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075da:	f003 0303 	and.w	r3, r3, #3
 80075de:	2b03      	cmp	r3, #3
 80075e0:	d816      	bhi.n	8007610 <UART_SetConfig+0xb8>
 80075e2:	a201      	add	r2, pc, #4	; (adr r2, 80075e8 <UART_SetConfig+0x90>)
 80075e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e8:	080075f9 	.word	0x080075f9
 80075ec:	08007605 	.word	0x08007605
 80075f0:	080075ff 	.word	0x080075ff
 80075f4:	0800760b 	.word	0x0800760b
 80075f8:	2301      	movs	r3, #1
 80075fa:	77fb      	strb	r3, [r7, #31]
 80075fc:	e150      	b.n	80078a0 <UART_SetConfig+0x348>
 80075fe:	2302      	movs	r3, #2
 8007600:	77fb      	strb	r3, [r7, #31]
 8007602:	e14d      	b.n	80078a0 <UART_SetConfig+0x348>
 8007604:	2304      	movs	r3, #4
 8007606:	77fb      	strb	r3, [r7, #31]
 8007608:	e14a      	b.n	80078a0 <UART_SetConfig+0x348>
 800760a:	2308      	movs	r3, #8
 800760c:	77fb      	strb	r3, [r7, #31]
 800760e:	e147      	b.n	80078a0 <UART_SetConfig+0x348>
 8007610:	2310      	movs	r3, #16
 8007612:	77fb      	strb	r3, [r7, #31]
 8007614:	e144      	b.n	80078a0 <UART_SetConfig+0x348>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a83      	ldr	r2, [pc, #524]	; (8007828 <UART_SetConfig+0x2d0>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d132      	bne.n	8007686 <UART_SetConfig+0x12e>
 8007620:	4b80      	ldr	r3, [pc, #512]	; (8007824 <UART_SetConfig+0x2cc>)
 8007622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007626:	f003 030c 	and.w	r3, r3, #12
 800762a:	2b0c      	cmp	r3, #12
 800762c:	d828      	bhi.n	8007680 <UART_SetConfig+0x128>
 800762e:	a201      	add	r2, pc, #4	; (adr r2, 8007634 <UART_SetConfig+0xdc>)
 8007630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007634:	08007669 	.word	0x08007669
 8007638:	08007681 	.word	0x08007681
 800763c:	08007681 	.word	0x08007681
 8007640:	08007681 	.word	0x08007681
 8007644:	08007675 	.word	0x08007675
 8007648:	08007681 	.word	0x08007681
 800764c:	08007681 	.word	0x08007681
 8007650:	08007681 	.word	0x08007681
 8007654:	0800766f 	.word	0x0800766f
 8007658:	08007681 	.word	0x08007681
 800765c:	08007681 	.word	0x08007681
 8007660:	08007681 	.word	0x08007681
 8007664:	0800767b 	.word	0x0800767b
 8007668:	2300      	movs	r3, #0
 800766a:	77fb      	strb	r3, [r7, #31]
 800766c:	e118      	b.n	80078a0 <UART_SetConfig+0x348>
 800766e:	2302      	movs	r3, #2
 8007670:	77fb      	strb	r3, [r7, #31]
 8007672:	e115      	b.n	80078a0 <UART_SetConfig+0x348>
 8007674:	2304      	movs	r3, #4
 8007676:	77fb      	strb	r3, [r7, #31]
 8007678:	e112      	b.n	80078a0 <UART_SetConfig+0x348>
 800767a:	2308      	movs	r3, #8
 800767c:	77fb      	strb	r3, [r7, #31]
 800767e:	e10f      	b.n	80078a0 <UART_SetConfig+0x348>
 8007680:	2310      	movs	r3, #16
 8007682:	77fb      	strb	r3, [r7, #31]
 8007684:	e10c      	b.n	80078a0 <UART_SetConfig+0x348>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a68      	ldr	r2, [pc, #416]	; (800782c <UART_SetConfig+0x2d4>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d120      	bne.n	80076d2 <UART_SetConfig+0x17a>
 8007690:	4b64      	ldr	r3, [pc, #400]	; (8007824 <UART_SetConfig+0x2cc>)
 8007692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007696:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800769a:	2b30      	cmp	r3, #48	; 0x30
 800769c:	d013      	beq.n	80076c6 <UART_SetConfig+0x16e>
 800769e:	2b30      	cmp	r3, #48	; 0x30
 80076a0:	d814      	bhi.n	80076cc <UART_SetConfig+0x174>
 80076a2:	2b20      	cmp	r3, #32
 80076a4:	d009      	beq.n	80076ba <UART_SetConfig+0x162>
 80076a6:	2b20      	cmp	r3, #32
 80076a8:	d810      	bhi.n	80076cc <UART_SetConfig+0x174>
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d002      	beq.n	80076b4 <UART_SetConfig+0x15c>
 80076ae:	2b10      	cmp	r3, #16
 80076b0:	d006      	beq.n	80076c0 <UART_SetConfig+0x168>
 80076b2:	e00b      	b.n	80076cc <UART_SetConfig+0x174>
 80076b4:	2300      	movs	r3, #0
 80076b6:	77fb      	strb	r3, [r7, #31]
 80076b8:	e0f2      	b.n	80078a0 <UART_SetConfig+0x348>
 80076ba:	2302      	movs	r3, #2
 80076bc:	77fb      	strb	r3, [r7, #31]
 80076be:	e0ef      	b.n	80078a0 <UART_SetConfig+0x348>
 80076c0:	2304      	movs	r3, #4
 80076c2:	77fb      	strb	r3, [r7, #31]
 80076c4:	e0ec      	b.n	80078a0 <UART_SetConfig+0x348>
 80076c6:	2308      	movs	r3, #8
 80076c8:	77fb      	strb	r3, [r7, #31]
 80076ca:	e0e9      	b.n	80078a0 <UART_SetConfig+0x348>
 80076cc:	2310      	movs	r3, #16
 80076ce:	77fb      	strb	r3, [r7, #31]
 80076d0:	e0e6      	b.n	80078a0 <UART_SetConfig+0x348>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a56      	ldr	r2, [pc, #344]	; (8007830 <UART_SetConfig+0x2d8>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d120      	bne.n	800771e <UART_SetConfig+0x1c6>
 80076dc:	4b51      	ldr	r3, [pc, #324]	; (8007824 <UART_SetConfig+0x2cc>)
 80076de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80076e6:	2bc0      	cmp	r3, #192	; 0xc0
 80076e8:	d013      	beq.n	8007712 <UART_SetConfig+0x1ba>
 80076ea:	2bc0      	cmp	r3, #192	; 0xc0
 80076ec:	d814      	bhi.n	8007718 <UART_SetConfig+0x1c0>
 80076ee:	2b80      	cmp	r3, #128	; 0x80
 80076f0:	d009      	beq.n	8007706 <UART_SetConfig+0x1ae>
 80076f2:	2b80      	cmp	r3, #128	; 0x80
 80076f4:	d810      	bhi.n	8007718 <UART_SetConfig+0x1c0>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d002      	beq.n	8007700 <UART_SetConfig+0x1a8>
 80076fa:	2b40      	cmp	r3, #64	; 0x40
 80076fc:	d006      	beq.n	800770c <UART_SetConfig+0x1b4>
 80076fe:	e00b      	b.n	8007718 <UART_SetConfig+0x1c0>
 8007700:	2300      	movs	r3, #0
 8007702:	77fb      	strb	r3, [r7, #31]
 8007704:	e0cc      	b.n	80078a0 <UART_SetConfig+0x348>
 8007706:	2302      	movs	r3, #2
 8007708:	77fb      	strb	r3, [r7, #31]
 800770a:	e0c9      	b.n	80078a0 <UART_SetConfig+0x348>
 800770c:	2304      	movs	r3, #4
 800770e:	77fb      	strb	r3, [r7, #31]
 8007710:	e0c6      	b.n	80078a0 <UART_SetConfig+0x348>
 8007712:	2308      	movs	r3, #8
 8007714:	77fb      	strb	r3, [r7, #31]
 8007716:	e0c3      	b.n	80078a0 <UART_SetConfig+0x348>
 8007718:	2310      	movs	r3, #16
 800771a:	77fb      	strb	r3, [r7, #31]
 800771c:	e0c0      	b.n	80078a0 <UART_SetConfig+0x348>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a44      	ldr	r2, [pc, #272]	; (8007834 <UART_SetConfig+0x2dc>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d125      	bne.n	8007774 <UART_SetConfig+0x21c>
 8007728:	4b3e      	ldr	r3, [pc, #248]	; (8007824 <UART_SetConfig+0x2cc>)
 800772a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800772e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007732:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007736:	d017      	beq.n	8007768 <UART_SetConfig+0x210>
 8007738:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800773c:	d817      	bhi.n	800776e <UART_SetConfig+0x216>
 800773e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007742:	d00b      	beq.n	800775c <UART_SetConfig+0x204>
 8007744:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007748:	d811      	bhi.n	800776e <UART_SetConfig+0x216>
 800774a:	2b00      	cmp	r3, #0
 800774c:	d003      	beq.n	8007756 <UART_SetConfig+0x1fe>
 800774e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007752:	d006      	beq.n	8007762 <UART_SetConfig+0x20a>
 8007754:	e00b      	b.n	800776e <UART_SetConfig+0x216>
 8007756:	2300      	movs	r3, #0
 8007758:	77fb      	strb	r3, [r7, #31]
 800775a:	e0a1      	b.n	80078a0 <UART_SetConfig+0x348>
 800775c:	2302      	movs	r3, #2
 800775e:	77fb      	strb	r3, [r7, #31]
 8007760:	e09e      	b.n	80078a0 <UART_SetConfig+0x348>
 8007762:	2304      	movs	r3, #4
 8007764:	77fb      	strb	r3, [r7, #31]
 8007766:	e09b      	b.n	80078a0 <UART_SetConfig+0x348>
 8007768:	2308      	movs	r3, #8
 800776a:	77fb      	strb	r3, [r7, #31]
 800776c:	e098      	b.n	80078a0 <UART_SetConfig+0x348>
 800776e:	2310      	movs	r3, #16
 8007770:	77fb      	strb	r3, [r7, #31]
 8007772:	e095      	b.n	80078a0 <UART_SetConfig+0x348>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a2f      	ldr	r2, [pc, #188]	; (8007838 <UART_SetConfig+0x2e0>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d125      	bne.n	80077ca <UART_SetConfig+0x272>
 800777e:	4b29      	ldr	r3, [pc, #164]	; (8007824 <UART_SetConfig+0x2cc>)
 8007780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007784:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007788:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800778c:	d017      	beq.n	80077be <UART_SetConfig+0x266>
 800778e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007792:	d817      	bhi.n	80077c4 <UART_SetConfig+0x26c>
 8007794:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007798:	d00b      	beq.n	80077b2 <UART_SetConfig+0x25a>
 800779a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800779e:	d811      	bhi.n	80077c4 <UART_SetConfig+0x26c>
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d003      	beq.n	80077ac <UART_SetConfig+0x254>
 80077a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077a8:	d006      	beq.n	80077b8 <UART_SetConfig+0x260>
 80077aa:	e00b      	b.n	80077c4 <UART_SetConfig+0x26c>
 80077ac:	2301      	movs	r3, #1
 80077ae:	77fb      	strb	r3, [r7, #31]
 80077b0:	e076      	b.n	80078a0 <UART_SetConfig+0x348>
 80077b2:	2302      	movs	r3, #2
 80077b4:	77fb      	strb	r3, [r7, #31]
 80077b6:	e073      	b.n	80078a0 <UART_SetConfig+0x348>
 80077b8:	2304      	movs	r3, #4
 80077ba:	77fb      	strb	r3, [r7, #31]
 80077bc:	e070      	b.n	80078a0 <UART_SetConfig+0x348>
 80077be:	2308      	movs	r3, #8
 80077c0:	77fb      	strb	r3, [r7, #31]
 80077c2:	e06d      	b.n	80078a0 <UART_SetConfig+0x348>
 80077c4:	2310      	movs	r3, #16
 80077c6:	77fb      	strb	r3, [r7, #31]
 80077c8:	e06a      	b.n	80078a0 <UART_SetConfig+0x348>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a1b      	ldr	r2, [pc, #108]	; (800783c <UART_SetConfig+0x2e4>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d138      	bne.n	8007846 <UART_SetConfig+0x2ee>
 80077d4:	4b13      	ldr	r3, [pc, #76]	; (8007824 <UART_SetConfig+0x2cc>)
 80077d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077da:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80077de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80077e2:	d017      	beq.n	8007814 <UART_SetConfig+0x2bc>
 80077e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80077e8:	d82a      	bhi.n	8007840 <UART_SetConfig+0x2e8>
 80077ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077ee:	d00b      	beq.n	8007808 <UART_SetConfig+0x2b0>
 80077f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077f4:	d824      	bhi.n	8007840 <UART_SetConfig+0x2e8>
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d003      	beq.n	8007802 <UART_SetConfig+0x2aa>
 80077fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077fe:	d006      	beq.n	800780e <UART_SetConfig+0x2b6>
 8007800:	e01e      	b.n	8007840 <UART_SetConfig+0x2e8>
 8007802:	2300      	movs	r3, #0
 8007804:	77fb      	strb	r3, [r7, #31]
 8007806:	e04b      	b.n	80078a0 <UART_SetConfig+0x348>
 8007808:	2302      	movs	r3, #2
 800780a:	77fb      	strb	r3, [r7, #31]
 800780c:	e048      	b.n	80078a0 <UART_SetConfig+0x348>
 800780e:	2304      	movs	r3, #4
 8007810:	77fb      	strb	r3, [r7, #31]
 8007812:	e045      	b.n	80078a0 <UART_SetConfig+0x348>
 8007814:	2308      	movs	r3, #8
 8007816:	77fb      	strb	r3, [r7, #31]
 8007818:	e042      	b.n	80078a0 <UART_SetConfig+0x348>
 800781a:	bf00      	nop
 800781c:	efff69f3 	.word	0xefff69f3
 8007820:	40011000 	.word	0x40011000
 8007824:	40023800 	.word	0x40023800
 8007828:	40004400 	.word	0x40004400
 800782c:	40004800 	.word	0x40004800
 8007830:	40004c00 	.word	0x40004c00
 8007834:	40005000 	.word	0x40005000
 8007838:	40011400 	.word	0x40011400
 800783c:	40007800 	.word	0x40007800
 8007840:	2310      	movs	r3, #16
 8007842:	77fb      	strb	r3, [r7, #31]
 8007844:	e02c      	b.n	80078a0 <UART_SetConfig+0x348>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a72      	ldr	r2, [pc, #456]	; (8007a14 <UART_SetConfig+0x4bc>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d125      	bne.n	800789c <UART_SetConfig+0x344>
 8007850:	4b71      	ldr	r3, [pc, #452]	; (8007a18 <UART_SetConfig+0x4c0>)
 8007852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007856:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800785a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800785e:	d017      	beq.n	8007890 <UART_SetConfig+0x338>
 8007860:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007864:	d817      	bhi.n	8007896 <UART_SetConfig+0x33e>
 8007866:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800786a:	d00b      	beq.n	8007884 <UART_SetConfig+0x32c>
 800786c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007870:	d811      	bhi.n	8007896 <UART_SetConfig+0x33e>
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <UART_SetConfig+0x326>
 8007876:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800787a:	d006      	beq.n	800788a <UART_SetConfig+0x332>
 800787c:	e00b      	b.n	8007896 <UART_SetConfig+0x33e>
 800787e:	2300      	movs	r3, #0
 8007880:	77fb      	strb	r3, [r7, #31]
 8007882:	e00d      	b.n	80078a0 <UART_SetConfig+0x348>
 8007884:	2302      	movs	r3, #2
 8007886:	77fb      	strb	r3, [r7, #31]
 8007888:	e00a      	b.n	80078a0 <UART_SetConfig+0x348>
 800788a:	2304      	movs	r3, #4
 800788c:	77fb      	strb	r3, [r7, #31]
 800788e:	e007      	b.n	80078a0 <UART_SetConfig+0x348>
 8007890:	2308      	movs	r3, #8
 8007892:	77fb      	strb	r3, [r7, #31]
 8007894:	e004      	b.n	80078a0 <UART_SetConfig+0x348>
 8007896:	2310      	movs	r3, #16
 8007898:	77fb      	strb	r3, [r7, #31]
 800789a:	e001      	b.n	80078a0 <UART_SetConfig+0x348>
 800789c:	2310      	movs	r3, #16
 800789e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	69db      	ldr	r3, [r3, #28]
 80078a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078a8:	d15b      	bne.n	8007962 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80078aa:	7ffb      	ldrb	r3, [r7, #31]
 80078ac:	2b08      	cmp	r3, #8
 80078ae:	d828      	bhi.n	8007902 <UART_SetConfig+0x3aa>
 80078b0:	a201      	add	r2, pc, #4	; (adr r2, 80078b8 <UART_SetConfig+0x360>)
 80078b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b6:	bf00      	nop
 80078b8:	080078dd 	.word	0x080078dd
 80078bc:	080078e5 	.word	0x080078e5
 80078c0:	080078ed 	.word	0x080078ed
 80078c4:	08007903 	.word	0x08007903
 80078c8:	080078f3 	.word	0x080078f3
 80078cc:	08007903 	.word	0x08007903
 80078d0:	08007903 	.word	0x08007903
 80078d4:	08007903 	.word	0x08007903
 80078d8:	080078fb 	.word	0x080078fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078dc:	f7fd fbac 	bl	8005038 <HAL_RCC_GetPCLK1Freq>
 80078e0:	61b8      	str	r0, [r7, #24]
        break;
 80078e2:	e013      	b.n	800790c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078e4:	f7fd fbbc 	bl	8005060 <HAL_RCC_GetPCLK2Freq>
 80078e8:	61b8      	str	r0, [r7, #24]
        break;
 80078ea:	e00f      	b.n	800790c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078ec:	4b4b      	ldr	r3, [pc, #300]	; (8007a1c <UART_SetConfig+0x4c4>)
 80078ee:	61bb      	str	r3, [r7, #24]
        break;
 80078f0:	e00c      	b.n	800790c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078f2:	f7fd facf 	bl	8004e94 <HAL_RCC_GetSysClockFreq>
 80078f6:	61b8      	str	r0, [r7, #24]
        break;
 80078f8:	e008      	b.n	800790c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078fe:	61bb      	str	r3, [r7, #24]
        break;
 8007900:	e004      	b.n	800790c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007902:	2300      	movs	r3, #0
 8007904:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	77bb      	strb	r3, [r7, #30]
        break;
 800790a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d074      	beq.n	80079fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	005a      	lsls	r2, r3, #1
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	085b      	lsrs	r3, r3, #1
 800791c:	441a      	add	r2, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	fbb2 f3f3 	udiv	r3, r2, r3
 8007926:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	2b0f      	cmp	r3, #15
 800792c:	d916      	bls.n	800795c <UART_SetConfig+0x404>
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007934:	d212      	bcs.n	800795c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	b29b      	uxth	r3, r3
 800793a:	f023 030f 	bic.w	r3, r3, #15
 800793e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	085b      	lsrs	r3, r3, #1
 8007944:	b29b      	uxth	r3, r3
 8007946:	f003 0307 	and.w	r3, r3, #7
 800794a:	b29a      	uxth	r2, r3
 800794c:	89fb      	ldrh	r3, [r7, #14]
 800794e:	4313      	orrs	r3, r2
 8007950:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	89fa      	ldrh	r2, [r7, #14]
 8007958:	60da      	str	r2, [r3, #12]
 800795a:	e04f      	b.n	80079fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	77bb      	strb	r3, [r7, #30]
 8007960:	e04c      	b.n	80079fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007962:	7ffb      	ldrb	r3, [r7, #31]
 8007964:	2b08      	cmp	r3, #8
 8007966:	d828      	bhi.n	80079ba <UART_SetConfig+0x462>
 8007968:	a201      	add	r2, pc, #4	; (adr r2, 8007970 <UART_SetConfig+0x418>)
 800796a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796e:	bf00      	nop
 8007970:	08007995 	.word	0x08007995
 8007974:	0800799d 	.word	0x0800799d
 8007978:	080079a5 	.word	0x080079a5
 800797c:	080079bb 	.word	0x080079bb
 8007980:	080079ab 	.word	0x080079ab
 8007984:	080079bb 	.word	0x080079bb
 8007988:	080079bb 	.word	0x080079bb
 800798c:	080079bb 	.word	0x080079bb
 8007990:	080079b3 	.word	0x080079b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007994:	f7fd fb50 	bl	8005038 <HAL_RCC_GetPCLK1Freq>
 8007998:	61b8      	str	r0, [r7, #24]
        break;
 800799a:	e013      	b.n	80079c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800799c:	f7fd fb60 	bl	8005060 <HAL_RCC_GetPCLK2Freq>
 80079a0:	61b8      	str	r0, [r7, #24]
        break;
 80079a2:	e00f      	b.n	80079c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079a4:	4b1d      	ldr	r3, [pc, #116]	; (8007a1c <UART_SetConfig+0x4c4>)
 80079a6:	61bb      	str	r3, [r7, #24]
        break;
 80079a8:	e00c      	b.n	80079c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079aa:	f7fd fa73 	bl	8004e94 <HAL_RCC_GetSysClockFreq>
 80079ae:	61b8      	str	r0, [r7, #24]
        break;
 80079b0:	e008      	b.n	80079c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079b6:	61bb      	str	r3, [r7, #24]
        break;
 80079b8:	e004      	b.n	80079c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	77bb      	strb	r3, [r7, #30]
        break;
 80079c2:	bf00      	nop
    }

    if (pclk != 0U)
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d018      	beq.n	80079fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	085a      	lsrs	r2, r3, #1
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	441a      	add	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	2b0f      	cmp	r3, #15
 80079e2:	d909      	bls.n	80079f8 <UART_SetConfig+0x4a0>
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079ea:	d205      	bcs.n	80079f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	b29a      	uxth	r2, r3
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	60da      	str	r2, [r3, #12]
 80079f6:	e001      	b.n	80079fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2200      	movs	r2, #0
 8007a06:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007a08:	7fbb      	ldrb	r3, [r7, #30]
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3720      	adds	r7, #32
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	40007c00 	.word	0x40007c00
 8007a18:	40023800 	.word	0x40023800
 8007a1c:	00f42400 	.word	0x00f42400

08007a20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a2c:	f003 0301 	and.w	r3, r3, #1
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00a      	beq.n	8007a4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a70:	f003 0304 	and.w	r3, r3, #4
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	430a      	orrs	r2, r1
 8007a8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a92:	f003 0308 	and.w	r3, r3, #8
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00a      	beq.n	8007ab0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab4:	f003 0310 	and.w	r3, r3, #16
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00a      	beq.n	8007ad2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad6:	f003 0320 	and.w	r3, r3, #32
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00a      	beq.n	8007af4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	430a      	orrs	r2, r1
 8007af2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d01a      	beq.n	8007b36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	430a      	orrs	r2, r1
 8007b14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b1e:	d10a      	bne.n	8007b36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	430a      	orrs	r2, r1
 8007b34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00a      	beq.n	8007b58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	430a      	orrs	r2, r1
 8007b56:	605a      	str	r2, [r3, #4]
  }
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b086      	sub	sp, #24
 8007b68:	af02      	add	r7, sp, #8
 8007b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b74:	f7fb f92c 	bl	8002dd0 <HAL_GetTick>
 8007b78:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 0308 	and.w	r3, r3, #8
 8007b84:	2b08      	cmp	r3, #8
 8007b86:	d10e      	bne.n	8007ba6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 f831 	bl	8007bfe <UART_WaitOnFlagUntilTimeout>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d001      	beq.n	8007ba6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e027      	b.n	8007bf6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0304 	and.w	r3, r3, #4
 8007bb0:	2b04      	cmp	r3, #4
 8007bb2:	d10e      	bne.n	8007bd2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f81b 	bl	8007bfe <UART_WaitOnFlagUntilTimeout>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d001      	beq.n	8007bd2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e011      	b.n	8007bf6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2220      	movs	r2, #32
 8007bdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bfe:	b580      	push	{r7, lr}
 8007c00:	b09c      	sub	sp, #112	; 0x70
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	60f8      	str	r0, [r7, #12]
 8007c06:	60b9      	str	r1, [r7, #8]
 8007c08:	603b      	str	r3, [r7, #0]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c0e:	e0a7      	b.n	8007d60 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c16:	f000 80a3 	beq.w	8007d60 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c1a:	f7fb f8d9 	bl	8002dd0 <HAL_GetTick>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d302      	bcc.n	8007c30 <UART_WaitOnFlagUntilTimeout+0x32>
 8007c2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d13f      	bne.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c38:	e853 3f00 	ldrex	r3, [r3]
 8007c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007c44:	667b      	str	r3, [r7, #100]	; 0x64
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c50:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c54:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c56:	e841 2300 	strex	r3, r2, [r1]
 8007c5a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007c5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1e6      	bne.n	8007c30 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	3308      	adds	r3, #8
 8007c68:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c6c:	e853 3f00 	ldrex	r3, [r3]
 8007c70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c74:	f023 0301 	bic.w	r3, r3, #1
 8007c78:	663b      	str	r3, [r7, #96]	; 0x60
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	3308      	adds	r3, #8
 8007c80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007c82:	64ba      	str	r2, [r7, #72]	; 0x48
 8007c84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007c88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c8a:	e841 2300 	strex	r3, r2, [r1]
 8007c8e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007c90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1e5      	bne.n	8007c62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2220      	movs	r2, #32
 8007c9a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2220      	movs	r2, #32
 8007ca0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e068      	b.n	8007d82 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f003 0304 	and.w	r3, r3, #4
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d050      	beq.n	8007d60 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	69db      	ldr	r3, [r3, #28]
 8007cc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ccc:	d148      	bne.n	8007d60 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007cd6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce0:	e853 3f00 	ldrex	r3, [r3]
 8007ce4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007cec:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cf6:	637b      	str	r3, [r7, #52]	; 0x34
 8007cf8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007cfc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cfe:	e841 2300 	strex	r3, r2, [r1]
 8007d02:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1e6      	bne.n	8007cd8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	3308      	adds	r3, #8
 8007d10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	e853 3f00 	ldrex	r3, [r3]
 8007d18:	613b      	str	r3, [r7, #16]
   return(result);
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	f023 0301 	bic.w	r3, r3, #1
 8007d20:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	3308      	adds	r3, #8
 8007d28:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007d2a:	623a      	str	r2, [r7, #32]
 8007d2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2e:	69f9      	ldr	r1, [r7, #28]
 8007d30:	6a3a      	ldr	r2, [r7, #32]
 8007d32:	e841 2300 	strex	r3, r2, [r1]
 8007d36:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d38:	69bb      	ldr	r3, [r7, #24]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1e5      	bne.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2220      	movs	r2, #32
 8007d42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2220      	movs	r2, #32
 8007d48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2220      	movs	r2, #32
 8007d50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e010      	b.n	8007d82 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	69da      	ldr	r2, [r3, #28]
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	4013      	ands	r3, r2
 8007d6a:	68ba      	ldr	r2, [r7, #8]
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	bf0c      	ite	eq
 8007d70:	2301      	moveq	r3, #1
 8007d72:	2300      	movne	r3, #0
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	461a      	mov	r2, r3
 8007d78:	79fb      	ldrb	r3, [r7, #7]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	f43f af48 	beq.w	8007c10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3770      	adds	r7, #112	; 0x70
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
	...

08007d8c <malloc>:
 8007d8c:	4b02      	ldr	r3, [pc, #8]	; (8007d98 <malloc+0xc>)
 8007d8e:	4601      	mov	r1, r0
 8007d90:	6818      	ldr	r0, [r3, #0]
 8007d92:	f000 b823 	b.w	8007ddc <_malloc_r>
 8007d96:	bf00      	nop
 8007d98:	2000005c 	.word	0x2000005c

08007d9c <sbrk_aligned>:
 8007d9c:	b570      	push	{r4, r5, r6, lr}
 8007d9e:	4e0e      	ldr	r6, [pc, #56]	; (8007dd8 <sbrk_aligned+0x3c>)
 8007da0:	460c      	mov	r4, r1
 8007da2:	6831      	ldr	r1, [r6, #0]
 8007da4:	4605      	mov	r5, r0
 8007da6:	b911      	cbnz	r1, 8007dae <sbrk_aligned+0x12>
 8007da8:	f000 f8f0 	bl	8007f8c <_sbrk_r>
 8007dac:	6030      	str	r0, [r6, #0]
 8007dae:	4621      	mov	r1, r4
 8007db0:	4628      	mov	r0, r5
 8007db2:	f000 f8eb 	bl	8007f8c <_sbrk_r>
 8007db6:	1c43      	adds	r3, r0, #1
 8007db8:	d00a      	beq.n	8007dd0 <sbrk_aligned+0x34>
 8007dba:	1cc4      	adds	r4, r0, #3
 8007dbc:	f024 0403 	bic.w	r4, r4, #3
 8007dc0:	42a0      	cmp	r0, r4
 8007dc2:	d007      	beq.n	8007dd4 <sbrk_aligned+0x38>
 8007dc4:	1a21      	subs	r1, r4, r0
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	f000 f8e0 	bl	8007f8c <_sbrk_r>
 8007dcc:	3001      	adds	r0, #1
 8007dce:	d101      	bne.n	8007dd4 <sbrk_aligned+0x38>
 8007dd0:	f04f 34ff 	mov.w	r4, #4294967295
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	bd70      	pop	{r4, r5, r6, pc}
 8007dd8:	200004a4 	.word	0x200004a4

08007ddc <_malloc_r>:
 8007ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007de0:	1ccd      	adds	r5, r1, #3
 8007de2:	f025 0503 	bic.w	r5, r5, #3
 8007de6:	3508      	adds	r5, #8
 8007de8:	2d0c      	cmp	r5, #12
 8007dea:	bf38      	it	cc
 8007dec:	250c      	movcc	r5, #12
 8007dee:	2d00      	cmp	r5, #0
 8007df0:	4607      	mov	r7, r0
 8007df2:	db01      	blt.n	8007df8 <_malloc_r+0x1c>
 8007df4:	42a9      	cmp	r1, r5
 8007df6:	d905      	bls.n	8007e04 <_malloc_r+0x28>
 8007df8:	230c      	movs	r3, #12
 8007dfa:	603b      	str	r3, [r7, #0]
 8007dfc:	2600      	movs	r6, #0
 8007dfe:	4630      	mov	r0, r6
 8007e00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007ed8 <_malloc_r+0xfc>
 8007e08:	f000 f868 	bl	8007edc <__malloc_lock>
 8007e0c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e10:	461c      	mov	r4, r3
 8007e12:	bb5c      	cbnz	r4, 8007e6c <_malloc_r+0x90>
 8007e14:	4629      	mov	r1, r5
 8007e16:	4638      	mov	r0, r7
 8007e18:	f7ff ffc0 	bl	8007d9c <sbrk_aligned>
 8007e1c:	1c43      	adds	r3, r0, #1
 8007e1e:	4604      	mov	r4, r0
 8007e20:	d155      	bne.n	8007ece <_malloc_r+0xf2>
 8007e22:	f8d8 4000 	ldr.w	r4, [r8]
 8007e26:	4626      	mov	r6, r4
 8007e28:	2e00      	cmp	r6, #0
 8007e2a:	d145      	bne.n	8007eb8 <_malloc_r+0xdc>
 8007e2c:	2c00      	cmp	r4, #0
 8007e2e:	d048      	beq.n	8007ec2 <_malloc_r+0xe6>
 8007e30:	6823      	ldr	r3, [r4, #0]
 8007e32:	4631      	mov	r1, r6
 8007e34:	4638      	mov	r0, r7
 8007e36:	eb04 0903 	add.w	r9, r4, r3
 8007e3a:	f000 f8a7 	bl	8007f8c <_sbrk_r>
 8007e3e:	4581      	cmp	r9, r0
 8007e40:	d13f      	bne.n	8007ec2 <_malloc_r+0xe6>
 8007e42:	6821      	ldr	r1, [r4, #0]
 8007e44:	1a6d      	subs	r5, r5, r1
 8007e46:	4629      	mov	r1, r5
 8007e48:	4638      	mov	r0, r7
 8007e4a:	f7ff ffa7 	bl	8007d9c <sbrk_aligned>
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d037      	beq.n	8007ec2 <_malloc_r+0xe6>
 8007e52:	6823      	ldr	r3, [r4, #0]
 8007e54:	442b      	add	r3, r5
 8007e56:	6023      	str	r3, [r4, #0]
 8007e58:	f8d8 3000 	ldr.w	r3, [r8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d038      	beq.n	8007ed2 <_malloc_r+0xf6>
 8007e60:	685a      	ldr	r2, [r3, #4]
 8007e62:	42a2      	cmp	r2, r4
 8007e64:	d12b      	bne.n	8007ebe <_malloc_r+0xe2>
 8007e66:	2200      	movs	r2, #0
 8007e68:	605a      	str	r2, [r3, #4]
 8007e6a:	e00f      	b.n	8007e8c <_malloc_r+0xb0>
 8007e6c:	6822      	ldr	r2, [r4, #0]
 8007e6e:	1b52      	subs	r2, r2, r5
 8007e70:	d41f      	bmi.n	8007eb2 <_malloc_r+0xd6>
 8007e72:	2a0b      	cmp	r2, #11
 8007e74:	d917      	bls.n	8007ea6 <_malloc_r+0xca>
 8007e76:	1961      	adds	r1, r4, r5
 8007e78:	42a3      	cmp	r3, r4
 8007e7a:	6025      	str	r5, [r4, #0]
 8007e7c:	bf18      	it	ne
 8007e7e:	6059      	strne	r1, [r3, #4]
 8007e80:	6863      	ldr	r3, [r4, #4]
 8007e82:	bf08      	it	eq
 8007e84:	f8c8 1000 	streq.w	r1, [r8]
 8007e88:	5162      	str	r2, [r4, r5]
 8007e8a:	604b      	str	r3, [r1, #4]
 8007e8c:	4638      	mov	r0, r7
 8007e8e:	f104 060b 	add.w	r6, r4, #11
 8007e92:	f000 f829 	bl	8007ee8 <__malloc_unlock>
 8007e96:	f026 0607 	bic.w	r6, r6, #7
 8007e9a:	1d23      	adds	r3, r4, #4
 8007e9c:	1af2      	subs	r2, r6, r3
 8007e9e:	d0ae      	beq.n	8007dfe <_malloc_r+0x22>
 8007ea0:	1b9b      	subs	r3, r3, r6
 8007ea2:	50a3      	str	r3, [r4, r2]
 8007ea4:	e7ab      	b.n	8007dfe <_malloc_r+0x22>
 8007ea6:	42a3      	cmp	r3, r4
 8007ea8:	6862      	ldr	r2, [r4, #4]
 8007eaa:	d1dd      	bne.n	8007e68 <_malloc_r+0x8c>
 8007eac:	f8c8 2000 	str.w	r2, [r8]
 8007eb0:	e7ec      	b.n	8007e8c <_malloc_r+0xb0>
 8007eb2:	4623      	mov	r3, r4
 8007eb4:	6864      	ldr	r4, [r4, #4]
 8007eb6:	e7ac      	b.n	8007e12 <_malloc_r+0x36>
 8007eb8:	4634      	mov	r4, r6
 8007eba:	6876      	ldr	r6, [r6, #4]
 8007ebc:	e7b4      	b.n	8007e28 <_malloc_r+0x4c>
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	e7cc      	b.n	8007e5c <_malloc_r+0x80>
 8007ec2:	230c      	movs	r3, #12
 8007ec4:	603b      	str	r3, [r7, #0]
 8007ec6:	4638      	mov	r0, r7
 8007ec8:	f000 f80e 	bl	8007ee8 <__malloc_unlock>
 8007ecc:	e797      	b.n	8007dfe <_malloc_r+0x22>
 8007ece:	6025      	str	r5, [r4, #0]
 8007ed0:	e7dc      	b.n	8007e8c <_malloc_r+0xb0>
 8007ed2:	605b      	str	r3, [r3, #4]
 8007ed4:	deff      	udf	#255	; 0xff
 8007ed6:	bf00      	nop
 8007ed8:	200004a0 	.word	0x200004a0

08007edc <__malloc_lock>:
 8007edc:	4801      	ldr	r0, [pc, #4]	; (8007ee4 <__malloc_lock+0x8>)
 8007ede:	f000 b88f 	b.w	8008000 <__retarget_lock_acquire_recursive>
 8007ee2:	bf00      	nop
 8007ee4:	200005e4 	.word	0x200005e4

08007ee8 <__malloc_unlock>:
 8007ee8:	4801      	ldr	r0, [pc, #4]	; (8007ef0 <__malloc_unlock+0x8>)
 8007eea:	f000 b88a 	b.w	8008002 <__retarget_lock_release_recursive>
 8007eee:	bf00      	nop
 8007ef0:	200005e4 	.word	0x200005e4

08007ef4 <__utoa>:
 8007ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ef6:	4c1f      	ldr	r4, [pc, #124]	; (8007f74 <__utoa+0x80>)
 8007ef8:	b08b      	sub	sp, #44	; 0x2c
 8007efa:	4605      	mov	r5, r0
 8007efc:	460b      	mov	r3, r1
 8007efe:	466e      	mov	r6, sp
 8007f00:	f104 0c20 	add.w	ip, r4, #32
 8007f04:	6820      	ldr	r0, [r4, #0]
 8007f06:	6861      	ldr	r1, [r4, #4]
 8007f08:	4637      	mov	r7, r6
 8007f0a:	c703      	stmia	r7!, {r0, r1}
 8007f0c:	3408      	adds	r4, #8
 8007f0e:	4564      	cmp	r4, ip
 8007f10:	463e      	mov	r6, r7
 8007f12:	d1f7      	bne.n	8007f04 <__utoa+0x10>
 8007f14:	7921      	ldrb	r1, [r4, #4]
 8007f16:	7139      	strb	r1, [r7, #4]
 8007f18:	1e91      	subs	r1, r2, #2
 8007f1a:	6820      	ldr	r0, [r4, #0]
 8007f1c:	6038      	str	r0, [r7, #0]
 8007f1e:	2922      	cmp	r1, #34	; 0x22
 8007f20:	f04f 0100 	mov.w	r1, #0
 8007f24:	d904      	bls.n	8007f30 <__utoa+0x3c>
 8007f26:	7019      	strb	r1, [r3, #0]
 8007f28:	460b      	mov	r3, r1
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	b00b      	add	sp, #44	; 0x2c
 8007f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f30:	1e58      	subs	r0, r3, #1
 8007f32:	4684      	mov	ip, r0
 8007f34:	fbb5 f7f2 	udiv	r7, r5, r2
 8007f38:	fb02 5617 	mls	r6, r2, r7, r5
 8007f3c:	3628      	adds	r6, #40	; 0x28
 8007f3e:	446e      	add	r6, sp
 8007f40:	460c      	mov	r4, r1
 8007f42:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8007f46:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8007f4a:	462e      	mov	r6, r5
 8007f4c:	42b2      	cmp	r2, r6
 8007f4e:	f101 0101 	add.w	r1, r1, #1
 8007f52:	463d      	mov	r5, r7
 8007f54:	d9ee      	bls.n	8007f34 <__utoa+0x40>
 8007f56:	2200      	movs	r2, #0
 8007f58:	545a      	strb	r2, [r3, r1]
 8007f5a:	1919      	adds	r1, r3, r4
 8007f5c:	1aa5      	subs	r5, r4, r2
 8007f5e:	42aa      	cmp	r2, r5
 8007f60:	dae3      	bge.n	8007f2a <__utoa+0x36>
 8007f62:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8007f66:	780e      	ldrb	r6, [r1, #0]
 8007f68:	7006      	strb	r6, [r0, #0]
 8007f6a:	3201      	adds	r2, #1
 8007f6c:	f801 5901 	strb.w	r5, [r1], #-1
 8007f70:	e7f4      	b.n	8007f5c <__utoa+0x68>
 8007f72:	bf00      	nop
 8007f74:	08008444 	.word	0x08008444

08007f78 <utoa>:
 8007f78:	f7ff bfbc 	b.w	8007ef4 <__utoa>

08007f7c <memset>:
 8007f7c:	4402      	add	r2, r0
 8007f7e:	4603      	mov	r3, r0
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d100      	bne.n	8007f86 <memset+0xa>
 8007f84:	4770      	bx	lr
 8007f86:	f803 1b01 	strb.w	r1, [r3], #1
 8007f8a:	e7f9      	b.n	8007f80 <memset+0x4>

08007f8c <_sbrk_r>:
 8007f8c:	b538      	push	{r3, r4, r5, lr}
 8007f8e:	4d06      	ldr	r5, [pc, #24]	; (8007fa8 <_sbrk_r+0x1c>)
 8007f90:	2300      	movs	r3, #0
 8007f92:	4604      	mov	r4, r0
 8007f94:	4608      	mov	r0, r1
 8007f96:	602b      	str	r3, [r5, #0]
 8007f98:	f7fa fbb0 	bl	80026fc <_sbrk>
 8007f9c:	1c43      	adds	r3, r0, #1
 8007f9e:	d102      	bne.n	8007fa6 <_sbrk_r+0x1a>
 8007fa0:	682b      	ldr	r3, [r5, #0]
 8007fa2:	b103      	cbz	r3, 8007fa6 <_sbrk_r+0x1a>
 8007fa4:	6023      	str	r3, [r4, #0]
 8007fa6:	bd38      	pop	{r3, r4, r5, pc}
 8007fa8:	200005e0 	.word	0x200005e0

08007fac <__errno>:
 8007fac:	4b01      	ldr	r3, [pc, #4]	; (8007fb4 <__errno+0x8>)
 8007fae:	6818      	ldr	r0, [r3, #0]
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	2000005c 	.word	0x2000005c

08007fb8 <__libc_init_array>:
 8007fb8:	b570      	push	{r4, r5, r6, lr}
 8007fba:	4d0d      	ldr	r5, [pc, #52]	; (8007ff0 <__libc_init_array+0x38>)
 8007fbc:	4c0d      	ldr	r4, [pc, #52]	; (8007ff4 <__libc_init_array+0x3c>)
 8007fbe:	1b64      	subs	r4, r4, r5
 8007fc0:	10a4      	asrs	r4, r4, #2
 8007fc2:	2600      	movs	r6, #0
 8007fc4:	42a6      	cmp	r6, r4
 8007fc6:	d109      	bne.n	8007fdc <__libc_init_array+0x24>
 8007fc8:	4d0b      	ldr	r5, [pc, #44]	; (8007ff8 <__libc_init_array+0x40>)
 8007fca:	4c0c      	ldr	r4, [pc, #48]	; (8007ffc <__libc_init_array+0x44>)
 8007fcc:	f000 f828 	bl	8008020 <_init>
 8007fd0:	1b64      	subs	r4, r4, r5
 8007fd2:	10a4      	asrs	r4, r4, #2
 8007fd4:	2600      	movs	r6, #0
 8007fd6:	42a6      	cmp	r6, r4
 8007fd8:	d105      	bne.n	8007fe6 <__libc_init_array+0x2e>
 8007fda:	bd70      	pop	{r4, r5, r6, pc}
 8007fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fe0:	4798      	blx	r3
 8007fe2:	3601      	adds	r6, #1
 8007fe4:	e7ee      	b.n	8007fc4 <__libc_init_array+0xc>
 8007fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fea:	4798      	blx	r3
 8007fec:	3601      	adds	r6, #1
 8007fee:	e7f2      	b.n	8007fd6 <__libc_init_array+0x1e>
 8007ff0:	08008474 	.word	0x08008474
 8007ff4:	08008474 	.word	0x08008474
 8007ff8:	08008474 	.word	0x08008474
 8007ffc:	08008478 	.word	0x08008478

08008000 <__retarget_lock_acquire_recursive>:
 8008000:	4770      	bx	lr

08008002 <__retarget_lock_release_recursive>:
 8008002:	4770      	bx	lr

08008004 <memcpy>:
 8008004:	440a      	add	r2, r1
 8008006:	4291      	cmp	r1, r2
 8008008:	f100 33ff 	add.w	r3, r0, #4294967295
 800800c:	d100      	bne.n	8008010 <memcpy+0xc>
 800800e:	4770      	bx	lr
 8008010:	b510      	push	{r4, lr}
 8008012:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008016:	f803 4f01 	strb.w	r4, [r3, #1]!
 800801a:	4291      	cmp	r1, r2
 800801c:	d1f9      	bne.n	8008012 <memcpy+0xe>
 800801e:	bd10      	pop	{r4, pc}

08008020 <_init>:
 8008020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008022:	bf00      	nop
 8008024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008026:	bc08      	pop	{r3}
 8008028:	469e      	mov	lr, r3
 800802a:	4770      	bx	lr

0800802c <_fini>:
 800802c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800802e:	bf00      	nop
 8008030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008032:	bc08      	pop	{r3}
 8008034:	469e      	mov	lr, r3
 8008036:	4770      	bx	lr
