0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v,1580396437,verilog,,C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v,,bcdto7segment_dataflow,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/imports/sources_1/imports/new/clk_divider.v,1586134105,verilog,,C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/imports/sources_1/new/stopwatch.v,,clk_divider,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v,1586224533,verilog,,,,testbench7_2_1,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/imports/sources_1/new/stopwatch.v,1586225842,verilog,,C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/imports/sources_1/imports/new/testbench7_2_1.v,,stopwatch,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_3_3/lab8_3_3.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd,1586223850,vhdl,,,,c_counter_binary_0,,,,,,,,
