{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355550536467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355550536467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 23:48:56 2012 " "Processing started: Fri Dec 14 23:48:56 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355550536467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355550536467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEG7_4_test -c SEG7_4_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SEG7_4_test -c SEG7_4_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355550536467 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355550536850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_4-behavior " "Found design unit 1: seg7_4-behavior" {  } { { "SEG7_4.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1355550537480 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_4 " "Found entity 1: seg7_4" {  } { { "SEG7_4.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355550537480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355550537480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behavior " "Found design unit 1: seg7-behavior" {  } { { "SEG7.vhd" "" { Text "C:/altera/projects/SEG7/SEG7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1355550537483 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "SEG7.vhd" "" { Text "C:/altera/projects/SEG7/SEG7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355550537483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355550537483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_4_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_4_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_4_test-behavior " "Found design unit 1: seg7_4_test-behavior" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1355550537486 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_4_test " "Found entity 1: seg7_4_test" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355550537486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355550537486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEG7_4_test " "Elaborating entity \"SEG7_4_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1355550537520 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max SEG7_4_test.vhd(23) " "VHDL Signal Declaration warning at SEG7_4_test.vhd(23): used explicit default value for signal \"max\" because signal was never assigned a value" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1355550537521 "|SEG7_4_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt3 SEG7_4_test.vhd(57) " "VHDL Process Statement warning at SEG7_4_test.vhd(57): signal \"cnt3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1355550537523 "|SEG7_4_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt2 SEG7_4_test.vhd(57) " "VHDL Process Statement warning at SEG7_4_test.vhd(57): signal \"cnt2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1355550537523 "|SEG7_4_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decimal SEG7_4_test.vhd(57) " "VHDL Process Statement warning at SEG7_4_test.vhd(57): signal \"decimal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1355550537523 "|SEG7_4_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt1 SEG7_4_test.vhd(57) " "VHDL Process Statement warning at SEG7_4_test.vhd(57): signal \"cnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1355550537523 "|SEG7_4_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt0 SEG7_4_test.vhd(57) " "VHDL Process Statement warning at SEG7_4_test.vhd(57): signal \"cnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1355550537523 "|SEG7_4_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_4 seg7_4:seg7_4_1 " "Elaborating entity \"seg7_4\" for hierarchy \"seg7_4:seg7_4_1\"" {  } { { "SEG7_4_test.vhd" "seg7_4_1" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355550537542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7_4:seg7_4_1\|seg7:dsp0 " "Elaborating entity \"seg7\" for hierarchy \"seg7_4:seg7_4_1\|seg7:dsp0\"" {  } { { "SEG7_4.vhd" "dsp0" { Text "C:/altera/projects/SEG7/SEG7_4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355550537544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dp3 GND " "Pin \"dp3\" is stuck at GND" {  } { { "SEG7_4_test.vhd" "" { Text "C:/altera/projects/SEG7/SEG7_4_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355550538397 "|seg7_4_test|dp3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1355550538397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1355550538579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1355550538931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1355550538931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1355550538974 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1355550538974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1355550538974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1355550538974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355550538997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 23:48:58 2012 " "Processing ended: Fri Dec 14 23:48:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355550538997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355550538997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355550538997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355550538997 ""}
