// Seed: 343206936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [$realtime : -1] id_13;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd10
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  input wire _id_3;
  output reg id_2;
  inout wire id_1;
  logic id_8;
  ;
  integer id_9;
  ;
  always_latch @(posedge id_5);
  wire id_10;
  ;
  always id_2 <= #1 -1;
  assign id_5[-1'h0 :-1'b0<id_3] = -1;
  assign id_5 = id_8;
  wire id_11;
  parameter id_12 = -1;
  wire id_13;
  assign id_2 = id_9;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_8,
      id_6,
      id_12,
      id_12,
      id_9,
      id_12,
      id_1,
      id_1,
      id_10
  );
  wire id_14;
  logic [-1 : 1] id_15;
endmodule
