vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\xorop.vhd"
vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\mux4x1.vhd"
vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\mulop.vhd"
vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\clock_controlled_register.vhd"
vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\addop.vhd"
vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\datapath.vhd"
vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\control.vhd"
vhdl work "C:\Users\brahm\OneDrive\MSCE Plan\Lab\VHDL\submission_template\submit\rcs2\clockedround.vhd"
