# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/contador_24bits.vhd" \
"../../../../lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd" \
"../../../../lab1_parteE.srcs/sim_1/new/testbench_parteE.vhd" \

# Do not sort compile order
nosort
