Fitter report for quartus_compile
Wed Dec 13 00:09:24 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Partition Summary
  6. Fitter Netlist Optimizations
---- Plan Stage Reports ----
       7. Fitter Device Options
       8. Operating Settings and Conditions
       9. Pin-Out File
      10. I/O Bank Usage
      11. All Package Pins
      12. Control Signals
      13. Global & Other Fast Signals Summary
      14. Global & Other Fast Signals Details
      15. Floating Point DSP Block Details
---- Place Stage Reports ----
      16. Fitter Partition Statistics
      17. Non-Global High Fan-Out Signals
      18. Fitter RAM Summary
      19. Fitter Physical RAM Information
      20. Fitter DSP Block Usage Summary
      21. Fitter Resource Usage Summary
      22. Fitter Resource Utilization by Entity
---- Route Stage Reports ----
      23. Routing Usage Summary
      24. Estimated Delay Added for Hold Timing Summary
      25. Estimated Delay Added for Hold Timing Details
---- Finalize Stage Reports ----
      26. Fitter HSLP Summary
 27. Ignored Assignments
 28. Fitter INI Usage
 29. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Fitter Summary                                                          ;
+-----------------------------+-------------------------------------------+
; Fitter Status               ; Successful - Wed Dec 13 00:09:24 2023     ;
; Quartus Prime Version       ; 20.4.0 Build 72 12/14/2020 SC Pro Edition ;
; Revision Name               ; quartus_compile                           ;
; Top-level Entity Name       ; quartus_compile                           ;
; Family                      ; Cyclone 10 GX                             ;
; Device                      ; 10CX220YF780I5G                           ;
; Timing Models               ; Final                                     ;
; Power Models                ; Final                                     ;
; Device Status               ; Final                                     ;
; Logic utilization (in ALMs) ; 5,691 / 80,330 ( 7 % )                    ;
; Total registers             ; 10021                                     ;
; Total pins                  ; 0 / 340 ( 0 % )                           ;
; Total virtual pins          ; 401                                       ;
; Total block memory bits     ; 155,264 / 12,021,760 ( 1 % )              ;
; Total RAM Blocks            ; 24 / 587 ( 4 % )                          ;
; Total DSP Blocks            ; 5 / 192 ( 3 % )                           ;
; Total HSSI RX channels      ; 0 / 12 ( 0 % )                            ;
; Total HSSI TX channels      ; 0 / 12 ( 0 % )                            ;
; Total PLLs                  ; 0 / 30 ( 0 % )                            ;
+-----------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                       ; Setting                               ; Default Value                         ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                       ; 10CX220YF780I5G                       ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation             ; On                                    ; On                                    ;
; Enable compact report table                                                  ; Off                                   ; Off                                   ;
; Design Assistant include IP blocks                                           ; Off                                   ; Off                                   ;
; High fanout net threshold for RAM inference                                  ; 15                                    ; 15                                    ;
; Design Assistant limit on reported violations per rule                       ; 500                                   ; 500                                   ;
; Perform Simultaneous Multicorner Analysis                                    ; On                                    ; On                                    ;
; Optimization Mode                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Merging                                                       ; On                                    ; On                                    ;
; Allow Register Duplication                                                   ; On                                    ; On                                    ;
; Allow Register Retiming                                                      ; On                                    ; On                                    ;
; Allow RAM Retiming                                                           ; Off                                   ; Off                                   ;
; Allow DSP Retiming                                                           ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                             ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                            ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                  ; 1.0                                   ; 1.0                                   ;
; Advanced Physical Synthesis                                                  ; Off                                   ; Off                                   ;
; Enable unused RX clock workaround                                            ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels ; On                                    ; On                                    ;
; Automatically reserve CLKUSR pin for calibration purposes                    ; On                                    ; On                                    ;
; Configuration clock source                                                   ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                             ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                   ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles             ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                  ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                                ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                        ; Off                                   ; Off                                   ;
; Fitter Effort                                                                ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                     ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                    ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                            ; On                                    ; On                                    ;
; Active Serial clock source                                                   ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Enable input tri-state on active configuration pins in user mode             ; Off                                   ; Off                                   ;
; Physical Placement Effort                                                    ; Normal                                ; Normal                                ;
; Number of Example Nodes Reported in Fitter Messages                          ; 50                                    ; 50                                    ;
; Enable Intermediate Fitter Snapshots                                         ; Off                                   ; Off                                   ;
; The Maximum physical M20Ks reported in the physical RAM report               ; 500                                   ; 500                                   ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 52     ;
; Maximum allowed            ; 12     ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------+
; Fitter Partition Summary                                                                    ;
+-----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name  ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+-----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition  ; |              ; Default ;              ;       ;                         ;
;  component_atax ; atax_inst      ; Default ;              ;       ;                         ;
+-----------------+----------------+---------+--------------+-------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Action          ; Operation                                         ; Reason                   ; Node Port ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Port ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[10]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[11]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[12]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[13]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[14]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[15]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[16]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[17]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[18]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[19]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[1]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[20]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[21]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[22]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[23]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[24]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[25]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[26]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[27]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[28]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[29]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[2]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[30]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[31]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[34]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[35]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[36]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[37]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[38]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[39]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[3]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[40]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[41]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[42]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[43]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[44]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[45]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[46]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[47]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[48]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[49]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[4]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[50]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[51]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[52]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[53]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[54]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[55]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[56]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[57]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[58]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[59]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[5]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[60]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[61]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[62]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[63]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[64]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[65]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[66]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[67]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[68]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[69]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[6]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[70]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[71]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[72]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[73]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[74]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[75]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[76]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[77]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[78]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[79]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[7]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[80]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[81]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[82]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[83]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[84]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[85]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[86]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[87]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[88]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[89]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[8]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[90]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[91]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[92]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[93]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[93]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[94]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[94]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[95]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[95]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[9]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[10]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[11]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[12]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[13]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[14]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[15]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[16]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[17]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[18]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[19]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[1]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[20]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[21]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[22]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[23]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[24]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[25]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[26]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[27]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[28]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[29]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[2]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[30]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[31]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[34]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[35]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[36]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[37]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[38]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[39]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[3]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[40]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[41]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[42]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[43]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[44]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[45]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[46]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[47]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[48]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[49]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[4]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[50]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[51]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[52]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[53]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[54]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[55]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[56]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[57]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[58]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[59]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[5]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[60]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[61]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[62]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[63]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[64]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[65]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[66]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[67]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[68]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[69]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[6]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[70]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[71]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[72]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[73]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[74]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[75]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[76]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[77]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[78]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[79]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[7]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[80]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[81]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[82]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[83]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[84]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[85]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[86]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[87]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[88]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[89]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[8]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[90]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[91]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[92]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[93]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[93]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[94]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[94]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[95]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[95]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[9]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[10]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[11]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[12]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[13]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[14]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[15]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[16]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[17]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[18]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[19]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[1]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[20]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[21]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[22]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[23]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[24]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[25]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[26]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[27]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[28]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[29]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[2]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[30]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[31]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[34]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[35]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[36]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[37]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[38]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[39]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[3]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[40]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[41]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[42]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[43]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[44]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[45]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[46]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[47]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[48]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[49]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[4]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[50]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[51]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[52]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[53]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[54]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[55]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[56]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[57]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[58]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[59]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[5]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[60]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[61]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[62]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[63]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[64]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[65]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[66]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[67]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[68]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[69]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[6]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[70]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[71]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[72]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[73]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[74]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[75]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[76]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[77]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[78]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[79]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[7]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[80]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[81]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[82]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[83]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[84]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[85]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[86]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[87]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[88]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[89]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[8]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[90]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[91]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[92]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[93]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[93]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[94]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[94]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[95]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[95]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[9]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[10]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[11]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[12]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[13]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[14]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[15]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[16]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[17]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[18]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[19]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[1]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[20]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[21]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[22]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[23]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[24]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[25]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[26]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[27]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[28]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[29]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[2]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[30]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[31]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[34]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[35]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[36]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[37]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[38]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[39]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[3]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[40]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[41]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[42]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[43]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[44]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[45]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[46]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[47]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[48]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[49]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[4]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[50]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[51]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[52]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[53]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[54]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[55]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[56]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[57]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[58]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[59]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[5]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[60]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[61]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[62]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[63]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[64]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[65]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[66]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[67]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[68]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[69]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[6]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[70]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[71]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[72]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[73]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[74]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[75]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[76]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[77]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[78]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[79]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[7]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[80]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[81]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[82]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[83]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[84]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[85]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[86]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[87]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[88]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[89]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[8]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[90]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[91]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[92]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[93]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[93]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[94]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[94]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[95]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[95]                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[9]                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[0]                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[10]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[11]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[12]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[13]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[14]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[15]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[16]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[17]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[18]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[19]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[20]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[21]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[22]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[23]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[24]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[25]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[26]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[27]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[28]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[29]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[2]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[30]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[31]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[32]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[33]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[34]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[35]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[36]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[37]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[38]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[39]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[3]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[40]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[41]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[42]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[43]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[44]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[45]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[46]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[47]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[48]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[49]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[4]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[50]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[51]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[52]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[53]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[54]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[55]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[56]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[57]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[58]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[59]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[5]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[60]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[61]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[62]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[63]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[6]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[7]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[8]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[9]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[10]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[11]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[12]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[13]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[14]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[15]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[16]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[17]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[18]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[19]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[20]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[21]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[22]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[23]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[24]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[25]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[26]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[27]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[28]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[29]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[30]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[31]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[32]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[33]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[34]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[35]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[36]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[37]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[38]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[39]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[3]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[40]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[41]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[42]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[43]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[44]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[45]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[46]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[47]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[48]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[49]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[4]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[50]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[51]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[52]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[53]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[54]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[55]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[56]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[57]                                                                                                                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[5]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[6]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[7]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[8]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_wire[9]                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_i_next_initerations_atax12_vt_join_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_i_next_initerations_atax12_vt_join_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_atax_B12_merge_reg_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_atax_B12_merge_reg_aunroll_x_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_atax2_fromReg5[0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_atax2_fromReg5[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_fromReg2[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo_fromReg1[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist19_i_first_cleanup_xor_atax23_q_8_fifo_fromReg0[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist19_i_first_cleanup_xor_atax23_q_8_fifo_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x|atax_B12_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x|atax_B12_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_20_atax46_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_20_atax46_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_20_atax46_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_20_atax46_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_22_atax47_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_22_atax47_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_1_reg|gen_depth_large.cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_reg|i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_reg_valid_reg_q[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_reg|i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|i_llvm_fpga_pop_i32_i_334_pop22_atax4_reg_data_reg_q[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|i_llvm_fpga_pop_i32_i_334_pop22_atax4_reg_data_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|i_llvm_fpga_pop_i32_i_334_pop22_atax4_reg_data_reg_q[17]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|i_llvm_fpga_pop_i32_i_334_pop22_atax4_reg_data_reg_q[17]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|i_llvm_fpga_pop_i32_i_334_pop22_atax4_reg_data_reg_q[6]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|i_llvm_fpga_pop_i32_i_334_pop22_atax4_reg_data_reg_q[6]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_reg|i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_reg_data_reg_q[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_reg|i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_reg_data_reg_q[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo|wptr[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo|wptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo|fifo|fifo|wptr[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo|fifo|fifo|wptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1~DUPLICATE                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_i_notcmp95_atax16_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_i_notcmp95_atax16_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_atax_B3_merge_reg_aunroll_x_fromReg3[0]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_atax_B3_merge_reg_aunroll_x_fromReg3[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_040_pop17_atax3_fromReg2[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_040_pop17_atax3_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_fromReg4[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_fromReg4[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[10]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[10]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[11]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[11]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[17]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[17]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[18]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[18]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[21]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[21]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[27]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[27]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[3]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[3]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[7]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_valid_reg_q[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|gen_stallable.data_reg[7]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|gen_stallable.data_reg[7]~DUPLICATE                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|gen_stallable.valid_reg                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|gen_stallable.valid_reg~DUPLICATE                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[11]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[12]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[20]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[23]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[23]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[24]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[24]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[25]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[25]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[26]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[27]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[27]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[28]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[28]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[30]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[30]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[31]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[3]~DUPLICATE                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[5]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[5]~DUPLICATE                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[6]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[6]~DUPLICATE                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[9]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|r_data_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|valid_fanout_reg0_q[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist1_sync_together97_aunroll_x_in_c0_eni7_1_tpl_3_q[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist1_sync_together97_aunroll_x_in_c0_eni7_1_tpl_3_q[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i2_cleanups65_pop36_atax2_out_data_out_2_q[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i2_cleanups65_pop36_atax2_out_data_out_2_q[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist2_sync_together97_aunroll_x_in_c0_eni7_1_tpl_5_q[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist2_sync_together97_aunroll_x_in_c0_eni7_1_tpl_5_q[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0DUPLICATE                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond72_atax25|thei_llvm_fpga_push_i1_notexitcond72_atax1|fifo|fifo|wptr_copy[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond72_atax25|thei_llvm_fpga_push_i1_notexitcond72_atax1|fifo|fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data[0][0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data[0][0]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data[0][1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data[0][1]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data[0][4]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data[0][4]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|wptr[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|wptr[3]~DUPLICATE                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|wptr[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|wptr[1]~DUPLICATE                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|wptr[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|wptr[1]~DUPLICATE                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo|wptr[1]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo|wptr[1]~DUPLICATE                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|SE_stall_entry_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|SE_stall_entry_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg_valid_reg_q[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter189_atax0_aunroll_x|redist1_sync_together10_aunroll_x_in_c0_eni2188_2_tpl_1_q[2]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter189_atax0_aunroll_x|redist1_sync_together10_aunroll_x_in_c0_eni2188_2_tpl_1_q[2]~DUPLICATE                                                                                                                                                                                                                  ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[11]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[11]~DUPLICATE                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[13]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[13]~DUPLICATE                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[16]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[16]~DUPLICATE                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[17]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[17]~DUPLICATE                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[23]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[23]~DUPLICATE                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[26]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_1_q[26]~DUPLICATE                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist3_sync_together102_aunroll_x_in_c0_eni6200_3_tpl_1_q[3]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist3_sync_together102_aunroll_x_in_c0_eni6200_3_tpl_1_q[3]~DUPLICATE                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax1|fifo|r_data_NO_SHIFT_REG[4]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax1|fifo|r_data_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going83_atax6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going83_atax6_sr|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[11].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[11].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[8].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[8].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[13].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[13].dp|pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.id[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|cur_read_item.id[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][150]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][150]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][146]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][146]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][18]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][3]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: Retiming optimizations are not included in this table. Limiting Fitter Netlist Optimizations.


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Configuration clock source                                       ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; As input tri-stated         ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; -40 °C ;
; High Junction Temperature ; 100 °C ;
+---------------------------+--------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1F       ; 0 / 0 ( -- )   ; --            ; --           ;
; 1E       ; 0 / 0 ( -- )   ; --            ; --           ;
; 1D       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 2L       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2K       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2J       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2A       ; 1 / 48 ( 2 % ) ; 1.8V          ; --           ;
; 3B       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 3A       ; 0 / 44 ( 0 % ) ; 1.8V          ; --           ;
+----------+----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage        ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A8       ; 166        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A9       ; 167        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A11      ; 207        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A12      ; 205        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A13      ; 204        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A14      ; 203        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A16      ; 172        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A17      ; 173        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A18      ; 174        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A19      ; 175        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A21      ; 193        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A22      ; 192        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A23      ; 184        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A24      ; 185        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A26      ; 190        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A27      ; 191        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA1      ; 462        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA2      ; 467        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA3      ; 469        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA4      ; 468        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA5      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA6      ; 471        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA7      ; 470        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA8      ; 458        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA9      ; 459        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA10     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA11     ; 292        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA12     ; 301        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA13     ; 300        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA14     ; 294        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA15     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA16     ; 280        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA17     ; 227        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA18     ; 231        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA19     ; 230        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA20     ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA21     ; 221        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA22     ; 248        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA23     ; 249        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA27     ; 94         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA28     ; 95         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB1      ; 463        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB3      ; 466        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB4      ; 460        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB5      ; 464        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB6      ; 465        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB8      ; 504        ; CSS      ; ^MSEL2                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AB9      ; 510        ; CSS      ; ^nCE                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB10     ; 496        ; CSS      ; ^GND                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB11     ; 293        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB12     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AB13     ; 298        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB14     ; 295        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB15     ; 296        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB16     ; 281        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB17     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB18     ; 225        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB19     ; 224        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB20     ; 232        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB21     ; 236        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB23     ; 250        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB25     ; 100        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB26     ; 101        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC1      ; 477        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC2      ; 476        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC3      ; 472        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC5      ; 461        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC6      ; 489        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC7      ; 488        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC8      ; 509        ; CSS      ; ^nCONFIG                        ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AC9      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC10     ; 501        ; CSS      ; #TDI                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AC11     ; 302        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC12     ; 303        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC13     ; 299        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC14     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AC15     ; 297        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC16     ; 285        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC17     ; 284        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC18     ; 286        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC19     ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AC20     ; 233        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC21     ; 237        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC22     ; 254        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC23     ; 251        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC27     ; 98         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC28     ; 99         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD2      ; 478        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD3      ; 473        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD4      ; 486        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD5      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD7      ; 503        ; CSS      ; ^MSEL1                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AD8      ; 505        ; CSS      ; ^nIO_PULLUP                     ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AD9      ; 518        ; CSS      ; ^DCLK                           ; bidir  ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AD10     ; 508        ; CSS      ; ^GND                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD12     ; 262        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD13     ; 267        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD14     ; 266        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD15     ; 260        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD16     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD17     ; 288        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD18     ; 287        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD19     ; 282        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD20     ; 283        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD21     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD22     ; 255        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD23     ; 246        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD25     ; 104        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD26     ; 105        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE1      ; 475        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE2      ; 479        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE4      ; 487        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE5      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE6      ; 490        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE7      ; 502        ; CSS      ; ^MSEL0                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AE8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE9      ; 514        ; CSS      ; ^AS_DATA0, ASDO                 ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AE10     ; 256        ; 2A       ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 1.8 V        ; 1.8V           ; --           ; N               ; no       ; Off          ;
; AE11     ; 257        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE12     ; 263        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE14     ; 258        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE15     ; 259        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE16     ; 261        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE17     ; 289        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE18     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE19     ; 275        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE20     ; 274        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE21     ; 238        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE22     ; 252        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE23     ; 247        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE27     ; 102        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE28     ; 103        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF1      ; 480        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF2      ; 474        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF3      ; 482        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF4      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF6      ; 491        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF7      ; 506        ; CSS      ; ^nSTATUS                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF8      ; 499        ; CSS      ; #TRST                           ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AF9      ; 513        ; CSS      ; ^nCSO2                          ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AF10     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF11     ; 264        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF12     ; 265        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF13     ; 273        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF14     ; 272        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF15     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF16     ; 276        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF17     ; 271        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF18     ; 270        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF19     ; 268        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF21     ; 239        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF22     ; 253        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF23     ; 244        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF25     ; 108        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF26     ; 109        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG1      ; 481        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG3      ; 483        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG4      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG5      ; 516        ; CSS      ; ^AS_DATA2                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG6      ; 515        ; CSS      ; ^AS_DATA1                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG8      ; 507        ; CSS      ; ^CONF_DONE                      ; bidir  ;              ;                ; --           ;                 ; --       ; --           ;
; AG9      ; 208        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG10     ; 209        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG11     ; 216        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG12     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG13     ; 218        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG14     ; 279        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG15     ; 278        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG16     ; 277        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG17     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG18     ; 269        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG19     ; 243        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG20     ; 242        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG21     ; 240        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG23     ; 245        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG27     ; 106        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG28     ; 107        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH2      ; 485        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH3      ; 484        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH5      ; 517        ; CSS      ; ^AS_DATA3                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH6      ; 498        ; CSS      ; #TMS                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AH7      ; 512        ; CSS      ; ^nCSO1                          ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH8      ; 511        ; CSS      ; ^nCSO0                          ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH9      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH10     ; 214        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH11     ; 215        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH12     ; 217        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH13     ; 219        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH14     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH15     ; 212        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH16     ; 213        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH17     ; 210        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH18     ; 211        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH19     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH20     ; 234        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH21     ; 235        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH22     ; 241        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH23     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH24     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH25     ;            ;          ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B8       ; 160        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B9       ; 161        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B10      ; 163        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B11      ; 206        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B12      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; B13      ; 202        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B14      ; 201        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B15      ; 200        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B16      ; 177        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B18      ; 178        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B19      ; 179        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B20      ; 181        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B21      ; 187        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B23      ; 188        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B24      ; 189        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B25      ; 194        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B26      ; 195        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C8       ; 169        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C10      ; 162        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C11      ; 164        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C12      ; 165        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C13      ; 199        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C14      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; C15      ; 176        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C16      ; 156        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C17      ; 157        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C18      ; 159        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C20      ; 180        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C21      ; 186        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C22      ; 130        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C23      ; 131        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C28      ;            ;          ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D8       ; 168        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D9       ; 171        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D10      ; 170        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D13      ; 198        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D14      ; 197        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D15      ; 183        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D17      ; 158        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D18      ; 148        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D19      ; 149        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D20      ; 155        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D22      ; 125        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D23      ; 127        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D25      ; 60         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D26      ; 61         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E9       ;            ; 2K       ; VREFB2KN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; E10      ;            ;          ; VSIGP_0                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E11      ;            ;          ; VSIGN_0                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E14      ; 196        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E15      ; 182        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E16      ; 151        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E17      ; 150        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E18      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; E19      ; 153        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E20      ; 154        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E21      ; 124        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E22      ; 129        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E23      ; 126        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E27      ; 58         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E28      ; 59         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F11      ;            ;          ; VSIGP_1                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F13      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F15      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F17      ; 119        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F18      ; 118        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F19      ; 152        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F21      ; 133        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F22      ; 128        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F23      ; 135        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F25      ; 64         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F26      ; 65         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G1       ; 426        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G10      ;            ;          ; ADCGND                          ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G11      ;            ;          ; VSIGN_1                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G13      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G18      ; 121        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G19      ; 122        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G20      ; 123        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G21      ; 132        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G23      ; 134        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G27      ; 62         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G28      ; 63         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H1       ; 427        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H2       ; 419        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H10      ;            ;          ; TEMPDIODEn                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; TEMPDIODEp                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H16      ; 112        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H17      ; 113        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H18      ; 120        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H19      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; H20      ; 143        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H21      ; 142        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H22      ; 140        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H23      ; 136        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H25      ; 68         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H26      ; 69         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J2       ; 420        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J3       ; 418        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J10      ;            ;          ; VREFN_ADC                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J17      ; 117        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J18      ; 115        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J19      ; 114        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J20      ; 139        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J22      ; 141        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J23      ; 137        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J27      ; 66         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J28      ; 67         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K1       ; 432        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K2       ; 421        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K4       ; 415        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; VREFP_ADC                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K11      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K16      ;            ; 2L       ; VREFB2LN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; K17      ; 116        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K18      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; K19      ; 145        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K20      ; 144        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K21      ; 138        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K22      ; 146        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K23      ; 147        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K25      ; 72         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K26      ; 73         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L1       ; 433        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L2       ; 423        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L3       ; 422        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L4       ; 414        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L23      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L27      ; 70         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L28      ; 71         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M1       ; 424        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M3       ; 413        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M4       ; 412        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; M19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M22      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; M23      ;            ; --       ; VCCT_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; M24      ;            ; --       ; VCCT_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; M25      ; 76         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M26      ; 77         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N1       ; 425        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N2       ; 417        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N3       ; 416        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N11      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N13      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N23      ; 57         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N24      ; 56         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N27      ; 74         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N28      ; 75         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P2       ; 428        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P3       ; 401        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P4       ; 400        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCA_PLL                        ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCA_PLL                        ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P23      ;            ; --       ; VCCR_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; P24      ;            ; --       ; VCCR_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; P25      ; 80         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P26      ; 81         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R1       ; 434        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R2       ; 429        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R4       ; 407        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R5       ; 406        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R23      ; 83         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R24      ; 82         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R27      ; 78         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R28      ; 79         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T1       ; 435        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T2       ; 431        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T3       ; 430        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T4       ; 409        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T5       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; T6       ; 405        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T7       ; 404        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T8       ; 403        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T9       ; 402        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDSENSE                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCLSENSE                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; T23      ;            ; --       ; VCCT_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; T24      ;            ; --       ; VCCT_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; T25      ; 88         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T26      ; 89         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U1       ; 438        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U3       ; 437        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U4       ; 436        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U5       ; 408        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U6       ; 441        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U7       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; U8       ; 411        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U9       ;            ; 3B       ; VREFB3BN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U11      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U13      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U23      ; 85         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U24      ; 84         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U27      ; 86         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U28      ; 87         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V1       ; 439        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V2       ; 444        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V3       ; 446        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V4       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; V5       ; 443        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V6       ; 442        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V7       ; 440        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V8       ; 410        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V12      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V23      ;            ; --       ; VCCR_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCCR_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; V25      ; 92         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V26      ; 93         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W2       ; 445        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W3       ; 447        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W4       ; 449        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W5       ; 455        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W7       ; 450        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W8       ; 451        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W9       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; W10      ; 497        ; CSS      ; #TDO                            ; output ;              ;                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCCBAT                          ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; W15      ;            ; 2A       ; VREFB2AN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; W16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W17      ;            ; 2J       ; VREFB2JN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W20      ; 223        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W21      ; 222        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W23      ; 111        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W24      ; 110        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W27      ; 90         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W28      ; 91         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y1       ; 457        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y2       ; 456        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y4       ; 448        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y5       ; 454        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y6       ; 452        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y7       ; 453        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; Y9       ; 500        ; CSS      ; #TCK                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y11      ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y14      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; Y15      ; 290        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y16      ; 291        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y17      ; 226        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y18      ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; Y19      ; 228        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y20      ; 229        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y21      ; 220        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y23      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y25      ; 96         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y26      ; 97         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location   ; Fan-Out ; Usage                      ; Global Resource Used ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+----------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_i_arrayidx73_1_atax0_add_x_backStall[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 73      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_atax2_StallValid[0]~2                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i32_i_334_pop22_atax4_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 39      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop27_atax1_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop26_atax3_StallValid[0]~0                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_StallValid[0]                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 132     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo_StallValid[0]                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 36      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo_StallValid[0]                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 36      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo_backStall[0]                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 79      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo_StallValid[0]                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_redist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo_StallValid[0]                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x|atax_B12_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 51      ; Sync. clear, Sync. load    ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x|stall_in_not_or_atax_B12_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax1|i397~0                                                                                                                                                                                                                                                           ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                   ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                   ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                               ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                 ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i33~2                                                                                                                                                                                                                                                                                                          ; Unassigned ; 103     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                            ; Unassigned ; 96      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|i111~0                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 40      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                           ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                   ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                   ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                               ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                 ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i33~3                                                                                                                                                                                                                                                                                                          ; Unassigned ; 103     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                            ; Unassigned ; 96      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|i111~1                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 28      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                           ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                   ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                   ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                               ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                 ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i33~2                                                                                                                                                                                                                                                                                                          ; Unassigned ; 103     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                            ; Unassigned ; 96      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|i111~1                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 28      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                           ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                   ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                   ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                               ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                 ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i33~3                                                                                                                                                                                                                                                                                                          ; Unassigned ; 103     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                            ; Unassigned ; 96      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|i111~1                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 22      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                           ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo|data_new[0]                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 31      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 31      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 31      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 75      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 76      ; Clock enable, Sync. load   ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push26_atax24|thei_llvm_fpga_push_i4_initerations_push26_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                                                                                                                            ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                                                                                                                      ; Unassigned ; 28      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                            ; Unassigned ; 13      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                            ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                        ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                           ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|i33                                                                                                     ; Unassigned ; 134     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                           ; Unassigned ; 52      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                       ; Unassigned ; 42      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                         ; Unassigned ; 11      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                  ; Unassigned ; 43      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i74~0                                                                                                                                                                                                                                                                                  ; Unassigned ; 35      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 23      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                          ; Unassigned ; 11      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                   ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                        ; Unassigned ; 12      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 13      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i48~0                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; Unassigned ; 14      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                           ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                         ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 40      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                          ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                          ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                      ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                        ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                    ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                  ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                    ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                  ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                    ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                  ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                          ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                          ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                      ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                        ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 11      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i46~0                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                          ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                          ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                      ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                        ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i43~0                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                         ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                         ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                     ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                   ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                       ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                 ; Unassigned ; 14      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                             ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                 ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                           ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i66~0                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                           ; Unassigned ; 50      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                       ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                         ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                  ; Unassigned ; 42      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~0                                                                                                                                                                                                                                                                                  ; Unassigned ; 35      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                           ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                       ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                  ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                  ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                           ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                           ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                       ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                  ; Unassigned ; 73      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                  ; Unassigned ; 69      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                   ; Unassigned ; 80      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                   ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                               ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~0                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 65      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                 ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                 ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                             ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                            ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                          ; Unassigned ; 82      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                          ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 73      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                        ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 74      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i46                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 66      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                              ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                          ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 11      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                             ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                           ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|i401                                                                                                                                                                                                                                                                          ; Unassigned ; 1       ; Sync. clear                ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                       ; Unassigned ; 384     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_atax_B3_merge_reg_aunroll_x_StallValid[0]~2                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x_backStall[0]                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 85      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_040_pop17_atax3_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 38      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_StallValid[0]~2                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 14      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theatax_B3_merge_reg_aunroll_x|atax_B3_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 44      ; Sync. clear, Sync. load    ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1|stall_out                                                                                                                                                                                                                                                            ; Unassigned ; 65      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                        ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 35      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                       ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 20      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thereaddata_reg_unnamed_atax5_atax0|readdata_reg_unnamed_atax5_atax0_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|data_new[0]                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 32      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 32      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 77      ; Clock enable, Sync. load   ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|fifo|fifo|data_new[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 7       ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                                                                                                                              ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                                                                                                                               ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                                                                                                                        ; Unassigned ; 29      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                              ; Unassigned ; 24      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                              ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 15      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 16      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~0                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 11      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                            ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                            ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                          ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 11      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~1                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                      ; Unassigned ; 74      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                      ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                    ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 66      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~1                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 57      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_branch|not_valid_or_not_stall_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 16      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x|stall_in_not_or_atax_B4_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 61      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 39      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 30      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                       ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 31      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~0                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 24      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 20      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 9       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 11      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                       ; Unassigned ; 10      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 12      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i46                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                      ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                   ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                     ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                   ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thereaddata_reg_unnamed_atax10_atax4|readdata_reg_unnamed_atax10_atax4_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                      ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                   ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                     ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                   ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thereaddata_reg_unnamed_atax11_atax5|readdata_reg_unnamed_atax11_atax5_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                      ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                   ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                     ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                   ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thereaddata_reg_unnamed_atax12_atax6|readdata_reg_unnamed_atax12_atax6_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                      ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                   ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                     ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                   ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thereaddata_reg_unnamed_atax13_atax7|readdata_reg_unnamed_atax13_atax7_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                     ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                   ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                           ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                           ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                       ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                  ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                    ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                            ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                  ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                            ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thereaddata_reg_unnamed_atax14_atax8|readdata_reg_unnamed_atax14_atax8_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                  ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                        ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                     ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                       ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thereaddata_reg_unnamed_atax7_atax1|readdata_reg_unnamed_atax7_atax1_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                        ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                     ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                       ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~1                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thereaddata_reg_unnamed_atax8_atax2|readdata_reg_unnamed_atax8_atax2_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                        ; Unassigned ; 41      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                     ; Unassigned ; 71      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                       ; Unassigned ; 64      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 21      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; Unassigned ; 8       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 19      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thereaddata_reg_unnamed_atax9_atax3|readdata_reg_unnamed_atax9_atax3_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit145_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit145_atax1|enable~0                                                                                                                                                                                                                        ; Unassigned ; 86      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|stall_out~0                                                                                                                      ; Unassigned ; 62      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp95107_push32_atax53|thei_llvm_fpga_push_i1_notcmp95107_push32_atax1|fifo|do_stall~0                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups86_push30_atax48|thei_llvm_fpga_push_i2_cleanups86_push30_atax1|fifo|do_stall~0                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo|do_stall~0                                                                                                                                                                                                   ; Unassigned ; 30      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax50|thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax1|fifo|do_stall~0                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom106_push31_atax13|thei_llvm_fpga_push_i64_idxprom106_push31_atax1|fifo|do_stall~0                                                                                                                                                                                         ; Unassigned ; 31      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom106_push31_atax13|thei_llvm_fpga_push_i64_idxprom106_push31_atax1|fifo|r_data_NO_SHIFT_REG[5]~0                                                                                                                                                                           ; Unassigned ; 26      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                            ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                               ; Unassigned ; 5       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 120     ; Clock enable, Sync. load   ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ; Unassigned ; 13      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                             ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                ; Unassigned ; 12      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|i33                                                                          ; Unassigned ; 53      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|i43                                                                          ; Unassigned ; 49      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_sticky_ena_q[0]                                                                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_sticky_ena_q[0]                                                                                                                                                                                                                                     ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1|fifo|do_stall~0                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax1|fifo|do_stall~0                                                                                                                                                                 ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 101     ; Clock enable, Sync. load   ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch|not_valid_or_not_stall_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 55      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|theatax_B7_merge_reg_aunroll_x|stall_in_not_or_atax_B7_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 53      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                         ; Unassigned ; 13      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                         ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                     ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                        ; Unassigned ; 5       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|i33                                                                                                                  ; Unassigned ; 54      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                ; Unassigned ; 51      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_4_sticky_ena_q[0]                                                                                                                                                                                                                      ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_8_sticky_ena_q[0]                                                                                                                                                                                                                      ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_4_sticky_ena_q[0]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_8_sticky_ena_q[0]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_sticky_ena_q[0]                                                                                                                                                                                                                                             ; Unassigned ; 33      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                            ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en[0]~0                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[1]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[2]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[3]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|i123~1                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|push|fifo|fifo|fifo|i5                                                                                                                                                                                                     ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|data_new[0]                                                                                                                                                                                                ; Unassigned ; 32      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|data_new[1]                                                                                                                                                                                                ; Unassigned ; 32      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|data_new[2]                                                                                                                                                                                                ; Unassigned ; 32      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                        ; Unassigned ; 32      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|i19                                                                                                                                                                                                        ; Unassigned ; 32      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|i24                                                                                                                                                                                                        ; Unassigned ; 32      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                         ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                         ; Unassigned ; 32      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                  ; Unassigned ; 84      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38112_push40_atax37|thei_llvm_fpga_push_i1_exitcond38112_push40_atax1|fifo|fifo|i5                                                                                                                                                                                                ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked105108_push37_atax33|thei_llvm_fpga_push_i1_forked105108_push37_atax1|fifo|fifo|i5                                                                                                                                                                                                  ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration64_atax7|thei_llvm_fpga_push_i1_lastiniteration64_atax1|fifo|fifo|i5                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74114_push41_atax39|thei_llvm_fpga_push_i1_notcmp74114_push41_atax1|fifo|fifo|i5                                                                                                                                                                                                    ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond72_atax25|thei_llvm_fpga_push_i1_notexitcond72_atax1|fifo|fifo|i5                                                                                                                                                                                                              ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups65_push36_atax28|thei_llvm_fpga_push_i2_cleanups65_push36_atax1|fifo|fifo|i5                                                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data_new[0]                                                                                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data_new[1]                                                                                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|data_new[2]                                                                                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|i14                                                                                                                                                                                                             ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|i19                                                                                                                                                                                                             ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|i24                                                                                                                                                                                                             ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|i5                                                                                                                                                                                                              ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo|i9                                                                                                                                                                                                              ; Unassigned ; 12      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                          ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|i19                                                                                                                                                                                          ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|i24                                                                                                                                                                                          ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                           ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                           ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                    ; Unassigned ; 17      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|data_new[0]                                                                                                                                                                               ; Unassigned ; 7       ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|data_new[1]                                                                                                                                                                               ; Unassigned ; 7       ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|data_new[2]                                                                                                                                                                               ; Unassigned ; 7       ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|i14                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|i19                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|i24                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|i5                                                                                                                                                                                        ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo|i9                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo|i14                                                                                                                                                                              ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo|i19                                                                                                                                                                              ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo|i24                                                                                                                                                                              ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo|i5                                                                                                                                                                               ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo|i9                                                                                                                                                                               ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|staging_reg|r_valid                                                                                                                                                                        ; Unassigned ; 17      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 96      ; Clock enable, Sync. load   ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 14      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                 ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 16      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i66~0                                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                               ; Unassigned ; 13      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                           ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                               ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                           ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                              ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|i33                                                                                                                        ; Unassigned ; 38      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                            ; Unassigned ; 14      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                            ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                          ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i33~0                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i42                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 86      ; Clock enable, Sync. load   ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch|not_valid_or_not_stall_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|stall_in_not_or_atax_B9_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 44      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                         ; Unassigned ; 13      ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                     ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                         ; Unassigned ; 7       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                     ; Unassigned ; 8       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                        ; Unassigned ; 6       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|i33                                                                                                                  ; Unassigned ; 9       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_4_sticky_ena_q[0]                                                                                                                                                                                                                                         ; Unassigned ; 33      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist1_sync_together102_aunroll_x_in_c0_eni6200_1_tpl_1_q[0]                                                                                                                                                                                                                                                    ; Unassigned ; 76      ; Sync. load                 ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_31_atax11_vt_join_q_8_sticky_ena_q[0]                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop48_atax22|thei_llvm_fpga_pop_f32_pop48_atax1|data_out[0]~0                                                                                                                                                                                                                             ; Unassigned ; 32      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_f32_push48_atax23|thei_llvm_fpga_push_f32_push48_atax1|staging_reg|r_valid                                                                                                                                                                                                                   ; Unassigned ; 34      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups49_push44_atax40|thei_llvm_fpga_push_i2_cleanups49_push44_atax1|fifo|do_stall~0                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push43_atax32|thei_llvm_fpga_push_i32_j_235_push43_atax1|fifo|do_stall~0                                                                                                                                                                                                           ; Unassigned ; 11      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax1|fifo|do_stall~0                                                                                                                                                                                     ; Unassigned ; 6       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27110_push45_atax17|thei_llvm_fpga_push_i64_idxprom27110_push45_atax1|fifo|do_stall~0                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27110_push45_atax17|thei_llvm_fpga_push_i64_idxprom27110_push45_atax1|fifo|r_data_NO_SHIFT_REG[1]~0                                                                                                                                                                               ; Unassigned ; 3       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going46_atax6_sr|combined_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 44      ; Sync. clear                ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|valid_out                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 50      ; Sync. clear                ;                      ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going83_atax6_sr|combined_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 58      ; Sync. clear                ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[11].a|mux_intf.req.byteenable[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 34      ; Sync. clear                ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[10].dp|i7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[11].dp|i7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[12].dp|i7~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[13].dp|i7~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[14].dp|i7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 77      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 105     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|i7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 99      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|i7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 99      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp|i7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 99      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp|i7~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[8].dp|i7~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[9].dp|i7~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 72      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 19      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i14                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i5                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i9                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 128     ; Write enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_write[2][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 128     ; Write enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 141     ; Sync. clear, Sync. load    ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 141     ; Sync. clear, Sync. load    ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Clock enable, Write enable ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 128     ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 137     ; Sync. clear, Sync. load    ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 13      ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i14                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i5                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i9                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Async. clear               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 45      ; Sync. clear                ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 32      ; Write enable               ;                      ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 39      ; Sync. clear                ;                      ;
; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 194     ; Clock enable               ;                      ;
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 12137   ; Clock                      ;                      ;
; clock2x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 147     ; Clock                      ;                      ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;                      ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3638    ; Async. clear               ;                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+----------------------+


+---------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                         ;
+----------------+------------+---------+-------------+----------------+----------------------+
; Name           ; Location   ; Fan-Out ; Signal Type ; Promotion Type ; Global Resource Used ;
+----------------+------------+---------+-------------+----------------+----------------------+
; clock          ; Unassigned ; 14121   ; Global      ; Automatic      ; Global Clock Region  ;
; clock2x        ; Unassigned ; 147     ; Global      ; Automatic      ; Global Clock Region  ;
; sync_resetn[2] ; Unassigned ; 3643    ; Global      ; Automatic      ; Global Clock Region  ;
+----------------+------------+---------+-------------+----------------+----------------------+


+-------------------------------------------------------------------+
; Global & Other Fast Signals Details                               ;
+----------------------------------------+--------------------------+
; Property                               ; Value                    ;
+----------------------------------------+--------------------------+
; Name                                   ; clock                    ;
;     -- Source Type                     ; Combinational cell       ;
;     -- Source Location                 ; Unassigned               ;
;     -- Fan-Out                         ; 14121                    ;
;     -- Promotion Type                  ; Automatic Promotion      ;
;     -- Global Buffer                   ; clock~CLKENA0            ;
;     -- Global Buffer Location          ; CLKCTRL_1D_G_I6          ;
;     -- Global Signal Type              ; Global                   ;
;     -- Region Drivable by Buffer       ; Global Clock Region      ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115)     ;
;     -- Clock Region Line               ; 6                        ;
;                                        ;                          ;
; Name                                   ; clock2x                  ;
;     -- Source Type                     ; Combinational cell       ;
;     -- Source Location                 ; Unassigned               ;
;     -- Fan-Out                         ; 147                      ;
;     -- Promotion Type                  ; Automatic Promotion      ;
;     -- Global Buffer                   ; clock2x~CLKENA0          ;
;     -- Global Buffer Location          ; CLKCTRL_2L_G_I21         ;
;     -- Global Signal Type              ; Global                   ;
;     -- Region Drivable by Buffer       ; Global Clock Region      ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115)     ;
;     -- Clock Region Line               ; 21                       ;
;                                        ;                          ;
; Name                                   ; sync_resetn[2]           ;
;     -- Source Type                     ; Register cell            ;
;     -- Source Location                 ; Unassigned               ;
;     -- Fan-Out                         ; 3643                     ;
;     -- Promotion Type                  ; Automatic Promotion      ;
;     -- Global Buffer                   ; atax_inst|resetn~CLKENA0 ;
;     -- Global Buffer Location          ; CLKCTRL_2A_G_I23         ;
;     -- Global Signal Type              ; Global                   ;
;     -- Region Drivable by Buffer       ; Global Clock Region      ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115)     ;
;     -- Clock Region Line               ; 23                       ;
+----------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Floating Point DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+-------------------+-------------------+--------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                              ; Mode                           ; Register Usage   ; Register Use Optimized for Timing ; accumulate_clock ; ax_clock   ; ay_clock   ; az_clock   ; accum_pipeline_clock ; ax_chainin_pl_clock ; mult_pipeline_clock ; accum_adder_clock ; adder_input_clock ; output_clock ; Dedicated Output Adder Chain ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+-------------------+-------------------+--------------+------------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29|block_rsrvd_fix_impl_DSP0 ; Floating Point Sum of Products ; Fully registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Registered          ; --                ; Registered        ; Registered   ; no                           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24|block_rsrvd_fix_impl_DSP0 ; Floating Point Sum of Products ; Fully registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Registered          ; --                ; Registered        ; Registered   ; no                           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27|block_rsrvd_fix_impl_DSP0 ; Floating Point Sum of Products ; Fully registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Registered          ; --                ; Registered        ; Registered   ; no                           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28|block_rsrvd_fix_impl_DSP0 ; Floating Point Sum of Products ; Fully registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Registered          ; --                ; Registered        ; Registered   ; no                           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0    ; Floating Point Sum of Products ; Fully registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Registered          ; --                ; Registered        ; Registered   ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+-------------------+-------------------+--------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                              ;
+-------------------------------------------------------+-------------------------+------------------------+
; Statistic                                             ; |                       ; atax_inst              ;
+-------------------------------------------------------+-------------------------+------------------------+
; ALMs needed [=A-B+C]                                  ; 5688.0 / 80330 ( 7 % )  ; 5469.0 / 80330 ( 6 % ) ;
;     [A] ALMs used in final placement                  ; 7434.5 / 80330 ( 9 % )  ; 7243.0 / 80330 ( 9 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 2000.5 / 80330 ( 2 % )  ; 1826.0 / 80330 ( 2 % ) ;
;     [C] Estimate of ALMs unavailable                  ; 254.0 / 80330 ( < 1 % ) ; 52.0 / 80330 ( < 1 % ) ;
; ALMs used for memory                                  ; 1550.0                  ; 1550.0                 ;
; Combinational ALUTs                                   ; 5532                    ; 5532                   ;
; Dedicated Logic Registers                             ; 9835 / 321320 ( 3 % )   ; 9434 / 321320 ( 2 % )  ;
; I/O Registers                                         ; 0                       ; 0                      ;
; Block Memory Bits                                     ; 155264                  ; 155264                 ;
; M20Ks                                                 ; 24 / 587 ( 4 % )        ; 24 / 587 ( 4 % )       ;
; DSP Blocks                                            ; 5 / 192 ( 2 % )         ; 5 / 192 ( 2 % )        ;
; Pins                                                  ; 0                       ; 0                      ;
; Virtual Pins                                          ; 401                     ; 0                      ;
; IOPLLs                                                ; 0                       ; 0                      ;
;                                                       ;                         ;                        ;
; Region Placement                                      ; -                       ; -                      ;
;                                                       ;                         ;                        ;
; Partition Ports                                       ;                         ;                        ;
;     -- Input Ports                                    ; 0                       ; 261                    ;
;     -- Output Ports                                   ; 0                       ; 140                    ;
;                                                       ;                         ;                        ;
; Connections                                           ;                         ;                        ;
;     -- Input Connections                              ; 14512                   ; 140                    ;
;     -- Registered Input Connections                   ; 645                     ; 135                    ;
;     -- Output Connections                             ; 140                     ; 14512                  ;
;     -- Registered Output Connections                  ; 140                     ; 10468                  ;
;                                                       ;                         ;                        ;
; Internal Connections                                  ;                         ;                        ;
;     -- Total Connections                              ; 15459                   ; 94773                  ;
;     -- Registered Connections                         ; 927                     ; 59252                  ;
;                                                       ;                         ;                        ;
; External Connections                                  ;                         ;                        ;
;     -- |                                              ; 0                       ; 14652                  ;
;     -- atax_inst                                      ; 14652                   ; 0                      ;
+-------------------------------------------------------+-------------------------+------------------------+


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; atax_inst|~GND ; 4723    ; 237              ;
+----------------+---------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                       ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X19_Y43_N0, LAB_X19_Y44_N0, LAB_X23_Y42_N0, LAB_X23_Y41_N0, LAB_X25_Y41_N0                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y53_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X15_Y43_N0, LAB_X15_Y41_N0, LAB_X23_Y46_N0, LAB_X23_Y39_N0, LAB_X25_Y39_N0                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y52_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X17_Y45_N0, LAB_X17_Y44_N0, LAB_X19_Y45_N0, LAB_X23_Y43_N0, LAB_X25_Y43_N0                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y50_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X17_Y42_N0, LAB_X17_Y43_N0, LAB_X19_Y42_N0, LAB_X23_Y40_N0, LAB_X28_Y41_N0                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y48_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 160          ; 32           ; 160          ; yes                    ; no                      ; no                     ; no                      ; 5120   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 0           ; 7     ; None ; LAB_X42_Y33_N0, LAB_X42_Y34_N0, LAB_X42_Y39_N0, LAB_X42_Y36_N0, LAB_X42_Y35_N0, LAB_X42_Y38_N0, LAB_X42_Y37_N0                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                          ; M20K block ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 128                         ; 31                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M20K_X30_Y41_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 256          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; --                          ; --                          ; 256                         ; 1                           ; 256                 ; 1           ; 0     ; None ; M20K_X30_Y48_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None ; LAB_X23_Y48_N0, LAB_X25_Y48_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X17_Y48_N0, LAB_X17_Y47_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X30_Y49_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y55_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y55_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 16     ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 0           ; 1     ; None ; LAB_X28_Y45_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                          ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X30_Y39_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y47_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y49_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y53_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X28_Y42_N0, LAB_X28_Y44_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 64                          ; 32                          ; 64                          ; 2048                ; 0           ; 4     ; None ; LAB_X19_Y48_N0, LAB_X19_Y47_N0, LAB_X17_Y46_N0, LAB_X19_Y46_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                  ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 61                          ; 64                          ; 62                          ; 3968                ; 2           ; 0     ; None ; M20K_X20_Y44_N0, M20K_X20_Y46_N0                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; no                      ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X15_Y48_N0, LAB_X15_Y47_N0, LAB_X15_Y46_N0, LAB_X13_Y46_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 63                          ; 64                          ; 64                          ; 4096                ; 2           ; 0     ; None ; M20K_X20_Y48_N0, M20K_X20_Y47_N0                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                             ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X30_Y50_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y53_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y56_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X23_Y13_N0, LAB_X25_Y13_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X28_Y26_N0, LAB_X28_Y25_N0, LAB_X28_Y24_N0, LAB_X28_Y23_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y19_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y22_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                             ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 5                           ; 64                          ; 6                           ; 384                 ; 1           ; 0     ; None ; M20K_X30_Y21_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X30_Y23_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 55                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X30_Y27_N0, M20K_X30_Y28_N0                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 129          ; 64           ; 129          ; yes                    ; no                      ; yes                    ; yes                     ; 8256   ; 64                          ; 20                          ; 64                          ; 21                          ; 1344                ; 1           ; 0     ; None ; M20K_X20_Y21_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 1                           ; 64                          ; 2                           ; 128                 ; 1           ; 0     ; None ; M20K_X20_Y23_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X17_Y16_N0, LAB_X17_Y17_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X25_Y37_N0, LAB_X25_Y36_N0, LAB_X25_Y29_N0, LAB_X25_Y28_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y25_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X13_Y28_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X15_Y17_N0, LAB_X13_Y17_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X15_Y33_N0, LAB_X15_Y32_N0, LAB_X23_Y29_N0, LAB_X19_Y29_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X17_Y21_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X13_Y19_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X17_Y18_N0, LAB_X19_Y18_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X19_Y33_N0, LAB_X17_Y32_N0, LAB_X19_Y31_N0, LAB_X15_Y31_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y21_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X17_Y27_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X19_Y14_N0, LAB_X19_Y15_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X17_Y34_N0, LAB_X17_Y33_N0, LAB_X17_Y31_N0, LAB_X19_Y30_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y21_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X13_Y27_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X19_Y16_N0, LAB_X19_Y20_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X23_Y37_N0, LAB_X23_Y35_N0, LAB_X25_Y30_N0, LAB_X23_Y27_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X17_Y24_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X13_Y23_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X23_Y17_N0, LAB_X23_Y19_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X28_Y29_N0, LAB_X28_Y28_N0, LAB_X28_Y31_N0, LAB_X28_Y27_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y20_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y24_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X23_Y16_N0, LAB_X23_Y18_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X19_Y34_N0, LAB_X19_Y32_N0, LAB_X23_Y30_N0, LAB_X23_Y28_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y19_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y21_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X17_Y15_N0, LAB_X23_Y15_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X23_Y36_N0, LAB_X28_Y36_N0, LAB_X28_Y37_N0, LAB_X28_Y30_N0                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y19_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y23_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192   ; 32                          ; 47                          ; 32                          ; 47                          ; 1504                ; 0           ; 3     ; None ; LAB_X17_Y12_N0, LAB_X19_Y12_N0, LAB_X19_Y10_N0                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X15_Y12_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X17_Y10_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 320          ; 32           ; 320          ; yes                    ; no                      ; no                     ; yes                     ; 10240  ; 32                          ; 48                          ; 32                          ; 48                          ; 1536                ; 0           ; 3     ; None ; LAB_X28_Y11_N0, LAB_X42_Y12_N0, LAB_X42_Y11_N0                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X28_Y7_N0                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X28_Y9_N0                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X23_Y10_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X23_Y7_N0                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None ; LAB_X28_Y12_N0, LAB_X25_Y11_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 66           ; 16           ; 66           ; yes                    ; no                      ; no                     ; yes                     ; 1056   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None ; LAB_X28_Y13_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X28_Y15_N0, LAB_X25_Y15_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 16     ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 0           ; 1     ; None ; LAB_X28_Y14_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 48           ; 32           ; 48           ; yes                    ; no                      ; no                     ; yes                     ; 1536   ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 0           ; 1     ; None ; LAB_X28_Y18_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 64     ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 0           ; 2     ; None ; LAB_X44_Y22_N0, LAB_X42_Y22_N0                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_31_atax11_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 6            ; 64           ; 6            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 384    ; 6                           ; 4                           ; 6                           ; 4                           ; 24                  ; 0           ; 1     ; None ; LAB_X42_Y21_N0                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; M20K block ; True Dual Port   ; Single Clock ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; yes                     ; yes                    ; yes                     ; 131072 ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 7           ; 0     ; None ; M20K_X30_Y16_N0, M20K_X30_Y20_N0, M20K_X30_Y17_N0, M20K_X30_Y19_N0, M20K_X30_Y18_N0, M20K_X30_Y15_N0, M20K_X30_Y14_N0          ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode            ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X30_Y13_N0                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 160          ; 32           ; 160          ; yes                    ; no                      ; no                     ; yes                     ; 5120   ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 0           ; 8     ; None ; LAB_X44_Y27_N0, LAB_X42_Y27_N0, LAB_X44_Y25_N0, LAB_X42_Y28_N0, LAB_X44_Y26_N0, LAB_X42_Y25_N0, LAB_X44_Y23_N0, LAB_X42_Y26_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X8_Y15_N0                                                                                                                 ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                                           ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X30_Y23_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                  ;
; M20K_X30_Y49_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                ;
; M20K_X30_Y50_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                    ;
; M20K_X20_Y23_N0       ; 128                     ; 0.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                               ;
; M20K_X30_Y48_N0       ; 256                     ; 1.2                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                ;
; M20K_X30_Y21_N0       ; 384                     ; 1.9                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                    ;
; M20K_X30_Y28_N0       ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                            ;
; M20K_X20_Y21_N0       ; 1344                    ; 6.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                               ;
; M20K_X20_Y46_N0       ; 1408                    ; 6.9                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                         ;
; M20K_X20_Y47_N0       ; 1536                    ; 7.5                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                ;
; M20K_X30_Y13_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                               ;
; M20K_X30_Y39_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X8_Y15_N0        ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                ;
; M20K_X20_Y44_N0       ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                         ;
; M20K_X20_Y48_N0       ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                ;
; M20K_X30_Y27_N0       ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                            ;
; M20K_X30_Y41_N0       ; 4096                    ; 20.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X30_Y14_N0       ; 8192                    ; 40.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                 ;
; M20K_X30_Y15_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                 ;
; M20K_X30_Y16_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                 ;
; M20K_X30_Y17_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                 ;
; M20K_X30_Y18_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                 ;
; M20K_X30_Y19_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                 ;
; M20K_X30_Y20_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                 ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------------------------------------+
; Fitter DSP Block Usage Summary               ;
+--------------------------------+-------------+
; Statistic                      ; Number Used ;
+--------------------------------+-------------+
; Floating Point Sum of Products ; 5           ;
; Total number of DSP blocks     ; 5           ;
;                                ;             ;
+--------------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,691 / 80,330        ; 7 %   ;
; ALMs needed [=A-B+C]                                        ; 5,691                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,436 / 80,330        ; 9 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,731                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,497                 ;       ;
;         [c] ALMs used for registers                         ; 2,658                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 1,550                 ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,003 / 80,330        ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 258 / 80,330          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 57                    ;       ;
;         [d] Due to virtual I/Os                             ; 201                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,023 / 8,033         ; 13 %  ;
;     -- Logic LABs                                           ; 868                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 155                   ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,532                 ;       ;
;     -- 7 input functions                                    ; 20                    ;       ;
;     -- 6 input functions                                    ; 822                   ;       ;
;     -- 5 input functions                                    ; 779                   ;       ;
;     -- 4 input functions                                    ; 936                   ;       ;
;     -- <=3 input functions                                  ; 2,975                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,551                 ;       ;
; Memory ALUT usage                                           ; 1,973                 ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 1,973                 ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 10,021                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,776 / 160,660       ; 5 %   ;
;         -- Secondary logic registers                        ; 1,245 / 160,660       ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,835                 ;       ;
;         -- Routing optimization registers                   ; 186                   ;       ;
;                                                             ;                       ;       ;
; ALMs adjustment for power estimation                        ; 1,378                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 401                   ;       ;
; I/O pins                                                    ; 0 / 340               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 16                ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 35                ; 0 %   ;
;                                                             ;                       ;       ;
; M20K blocks                                                 ; 24 / 587              ; 4 %   ;
; Total MLAB memory bits                                      ; 59,460                ;       ;
; Total block memory bits                                     ; 155,264 / 12,021,760  ; 1 %   ;
; Total block memory implementation bits                      ; 491,520 / 12,021,760  ; 4 %   ;
;                                                             ;                       ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 5 / 192               ; 3 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                     ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 5                     ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                     ;       ;
;                                                             ;                       ;       ;
; IOPLLs                                                      ; 0 / 6                 ; 0 %   ;
; FPLLs                                                       ; 0 / 8                 ; 0 %   ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 32                ; 9 %   ;
;     -- Regional clocks                                      ; 0 / 8                 ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 144               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 1                 ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 12                ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 12                ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 12                ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 12                ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 12                ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 12                ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 4                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 7                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 5.8% / 7.3% / 3.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.1% / 37.7% / 22.6% ;       ;
; Maximum fan-out                                             ; 14302                 ;       ;
; Highest non-global fan-out                                  ; 1933                  ;       ;
; Total fan-out                                               ; 89677                 ;       ;
; Average fan-out                                             ; 4.87                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                      ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                                                            ; 5688.0 (219.0)       ; 7434.5 (191.5)                   ; 2000.5 (174.5)                                    ; 254.0 (202.0)                    ; 1550.0 (0.0)         ; 5532 (0)            ; 10021 (401)               ; 0 (0)         ; 155264            ; 24    ; 5          ; 0    ; 401          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartus_compile                                                  ; altera_work  ;
;    |atax_inst|                                                                                                                                               ; 5469.0 (0.5)         ; 7243.0 (0.5)                     ; 1826.0 (0.0)                                      ; 52.0 (0.0)                       ; 1550.0 (0.0)         ; 5532 (1)            ; 9620 (0)                  ; 0 (0)         ; 155264            ; 24    ; 5          ; 0    ; 0            ; 0 (0)  ; atax_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax                                                             ; atax         ;
;       |atax_internal_inst|                                                                                                                                   ; 5468.5 (0.0)         ; 7242.5 (0.0)                     ; 1826.0 (0.0)                                      ; 52.0 (0.0)                       ; 1550.0 (0.0)         ; 5531 (0)            ; 9620 (0)                  ; 0 (0)         ; 155264            ; 24    ; 5          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_internal                                                    ; N/A          ;
;          |atax_internal|                                                                                                                                     ; 4867.0 (0.5)         ; 6166.3 (0.5)                     ; 1347.2 (0.0)                                      ; 47.9 (0.0)                       ; 1470.0 (0.0)         ; 5105 (1)            ; 7603 (0)                  ; 0 (0)         ; 20096             ; 15    ; 5          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_function_wrapper                                            ; N/A          ;
;             |theatax_function|                                                                                                                               ; 4866.5 (0.0)         ; 6165.8 (0.0)                     ; 1347.2 (0.0)                                      ; 47.9 (0.0)                       ; 1470.0 (0.0)         ; 5104 (0)            ; 7603 (0)                  ; 0 (0)         ; 20096             ; 15    ; 5          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_function                                                    ; N/A          ;
;                |thebb_atax_B10|                                                                                                                              ; 6.8 (0.0)            ; 7.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B10                                                      ; N/A          ;
;                   |theatax_B10_branch|                                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_branch                                                                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B10_branch                                                  ; N/A          ;
;                   |thebb_atax_B10_stall_region|                                                                                                              ; 5.8 (1.5)            ; 6.0 (1.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (3)              ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B10_stall_region                                         ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|                                                                                        ; 4.2 (0.0)            ; 4.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i1_memdep_phi_push20_0                     ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|                                                                                     ; 4.2 (0.3)            ; 4.5 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1                                                                                                                                                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 3.2 (1.0)            ; 3.2 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                |thebb_atax_B10_sr_0_aunroll_x|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B10_sr_0                                                 ; N/A          ;
;                |thebb_atax_B11_sr_0_aunroll_x|                                                                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B11_sr_0                                                 ; N/A          ;
;                |thebb_atax_B12_aunroll_x|                                                                                                                    ; 1581.8 (0.0)         ; 1961.1 (0.0)                     ; 395.8 (0.0)                                       ; 16.5 (0.0)                       ; 530.0 (0.0)          ; 1689 (0)            ; 2270 (0)                  ; 0 (0)         ; 14592             ; 9     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B12                                                      ; N/A          ;
;                   |theatax_B12_branch|                                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|theatax_B12_branch                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_B12_branch                                                  ; N/A          ;
;                   |theatax_B12_merge|                                                                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|theatax_B12_merge                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_B12_merge                                                   ; N/A          ;
;                   |thebb_atax_B12_stall_region|                                                                                                              ; 1579.5 (222.2)       ; 1959.0 (222.2)                   ; 396.0 (1.0)                                       ; 16.5 (1.1)                       ; 530.0 (0.0)          ; 1685 (450)          ; 2269 (79)                 ; 0 (0)         ; 14592             ; 9     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                  ; atax_bb_B12_stall_region                                         ; N/A          ;
;                      |i_masked_atax44_delay|                                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|i_masked_atax44_delay                                                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                      |theatax_B12_merge_reg_aunroll_x|                                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; atax_B12_merge_reg                                               ; N/A          ;
;                      |thebubble_out_atax_B12_merge_reg_aunroll_x_1_reg|                                                                                      ; 6.5 (6.5)            ; 7.2 (7.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_atax_B12_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                 ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_20_atax46_1_reg|                                                                                  ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_20_atax46_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_22_atax47_1_reg|                                                                                  ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_22_atax47_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_24_atax48_1_reg|                                                                                  ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_24_atax48_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pipeline_keep_going_atax2_1_reg|                                                                             ; 8.8 (8.8)            ; 9.5 (9.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax2_1_reg                                                                                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i4_initerations_pop26_atax3_1_reg|                                                                       ; 8.7 (8.7)            ; 9.8 (9.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop26_atax3_1_reg                                                                                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_1_reg|                                                                  ; 8.8 (8.8)            ; 9.8 (9.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_1_reg                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x|                                             ; 9.7 (0.0)            ; 22.5 (0.0)                       ; 12.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000unnamed_atax20_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax1|                                                    ; 9.7 (9.7)            ; 22.5 (22.5)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax1                                                                                                                                                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_18_atax45|                                                                                                   ; 99.0 (0.0)           ; 115.5 (0.0)                      ; 17.0 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 67 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_18_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_18_atax1|                                                                                                 ; 99.0 (0.0)           ; 115.5 (0.0)                      ; 17.0 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 67 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                 ; 99.0 (9.0)           ; 115.5 (9.0)                      ; 17.0 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 67 (16)             ; 94 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 65.3 (0.0)           ; 74.2 (0.0)                       ; 9.3 (0.0)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 25 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 65.3 (3.3)           ; 74.2 (4.2)                       ; 9.3 (0.8)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 25 (6)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 24.3 (0.0)           ; 32.3 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 24.3 (3.2)           ; 32.3 (4.5)                       ; 8.0 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (7)              ; 42 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.8 (4.8)            ; 6.8 (5.3)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_20_atax46|                                                                                                   ; 102.8 (0.0)          ; 121.5 (0.0)                      ; 19.2 (0.0)                                        ; 0.6 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_20_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_20_atax1|                                                                                                 ; 102.8 (0.0)          ; 121.5 (0.0)                      ; 19.2 (0.0)                                        ; 0.6 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                 ; 102.8 (12.3)         ; 121.5 (12.2)                     ; 19.2 (0.0)                                        ; 0.6 (0.0)                        ; 60.0 (0.0)           ; 75 (22)             ; 94 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 65.5 (0.0)           ; 76.2 (0.0)                       ; 10.8 (0.0)                                        ; 0.1 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 65.5 (4.4)           ; 76.2 (5.8)                       ; 10.8 (1.5)                                        ; 0.1 (0.1)                        ; 50.0 (0.0)           ; 26 (7)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 4.8 (5.0)            ; 6.5 (5.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.5 (5.7)            ; 8.2 (6.7)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.8 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.8 (2.8)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.0 (0.0)           ; 33.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.0 (3.8)           ; 33.0 (5.3)                       ; 8.5 (1.5)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax46|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_22_atax47|                                                                                                   ; 104.3 (0.0)          ; 119.7 (0.0)                      ; 16.3 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_22_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_22_atax1|                                                                                                 ; 104.3 (0.0)          ; 119.7 (0.0)                      ; 16.3 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                 ; 104.3 (12.0)         ; 119.7 (12.0)                     ; 16.3 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 74 (22)             ; 94 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 66.5 (0.0)           ; 75.3 (0.0)                       ; 9.3 (0.0)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 25 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 66.5 (4.2)           ; 75.3 (4.7)                       ; 9.3 (0.5)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 25 (6)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.8 (6.0)            ; 8.3 (7.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.7 (0.0)           ; 32.3 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.7 (3.8)           ; 32.3 (4.8)                       ; 7.2 (1.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.3 (5.0)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_22_atax47|thei_llvm_fpga_mem_memdep_22_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_24_atax48|                                                                                                   ; 105.8 (0.0)          ; 122.0 (0.0)                      ; 16.7 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_24_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_24_atax1|                                                                                                 ; 105.8 (0.0)          ; 122.0 (0.0)                      ; 16.7 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                 ; 105.8 (12.0)         ; 122.0 (12.5)                     ; 16.7 (0.5)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (22)             ; 96 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 68.2 (0.0)           ; 76.5 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 68.2 (4.7)           ; 76.5 (6.0)                       ; 8.3 (1.3)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 26 (7)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.5 (5.5)            ; 8.0 (6.5)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.7 (0.0)           ; 33.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.7 (3.9)           ; 33.0 (5.5)                       ; 7.8 (1.7)                                         ; 0.5 (0.1)                        ; 10.0 (0.0)           ; 27 (8)              ; 42 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.9 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_24_atax48|thei_llvm_fpga_mem_memdep_24_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_pipeline_keep_going_atax2|                                                                                              ; 19.0 (0.0)           ; 19.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going_0                           ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going_atax1|                                                                                           ; 18.3 (0.0)           ; 18.9 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1                                                                                                                                                                                                                                                                                                                                ; acl_pipeline                                                     ; N/A          ;
;                            |pop1|                                                                                                                            ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|pop1                                                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |pop2|                                                                                                                            ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|pop2                                                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |push|                                                                                                                            ; 14.7 (2.6)           ; 14.9 (2.6)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (4)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push                                                                                                                                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                               |fifo|                                                                                                                         ; 11.8 (0.0)           ; 12.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 9.3 (2.3)            ; 9.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going_atax2_reg|                                                                                       ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax2_reg                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_pipeline_keep_going_2_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax5|                                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax5                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi21_pop23_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax1|                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax5|thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax5_reg|                                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax5|thei_llvm_fpga_pop_i1_memdep_phi21_pop23_atax5_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi21_pop23_5_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6|                                                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi23_pop24_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_reg|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6|thei_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi23_pop24_6_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7|                                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi25_pop25_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax1|                                                                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_reg|                                                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7|thei_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi25_pop25_7_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i32_i_334_pop22_atax4|                                                                                              ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i32_i_334_pop22_0                           ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|                                                                                       ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_pop_i32_i_334_pop22_4_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i4_cleanups_pop27_atax1|                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop27_atax1                                                                                                                                                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i4_cleanups_pop27_0                         ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_cleanups_pop27_atax1_reg|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop27_atax1|thei_llvm_fpga_pop_i4_cleanups_pop27_atax1_reg                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i4_cleanups_pop27_1_reg                     ; N/A          ;
;                      |thei_llvm_fpga_pop_i4_initerations_pop26_atax3|                                                                                        ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop26_atax3                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i4_initerations_pop26_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_initerations_pop26_atax1|                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop26_atax3|thei_llvm_fpga_pop_i4_initerations_pop26_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_initerations_pop26_atax3_reg|                                                                                 ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop26_atax3|thei_llvm_fpga_pop_i4_initerations_pop26_atax3_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i4_initerations_pop26_3_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8|                                                                                   ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax1|                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax1                                                                                                                                                                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_reg|                                                                            ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8|thei_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_atax8_reg                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i5_fpga_indvars_iv39_pop21_8_reg            ; N/A          ;
;                      |thei_llvm_fpga_push_i1_lastiniteration_atax36|                                                                                         ; 9.3 (0.0)            ; 10.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i1_lastiniteration_0                       ; N/A          ;
;                         |thei_llvm_fpga_push_i1_lastiniteration_atax1|                                                                                       ; 9.3 (1.5)            ; 10.0 (1.5)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1                                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 7.8 (0.0)            ; 8.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 5.8 (0.8)            ; 6.3 (0.8)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50|                                                                                     ; 4.4 (0.0)            ; 4.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi21_push23_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi21_push23_atax1|                                                                                   ; 4.4 (1.3)            ; 4.5 (1.5)                        ; 0.3 (0.2)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 8 (2)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 3.1 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 2.3 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 2.3 (2.3)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax50|thei_llvm_fpga_push_i1_memdep_phi21_push23_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51|                                                                                     ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi23_push24_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi23_push24_atax1|                                                                                   ; 5.2 (0.5)            ; 5.2 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 2.7 (0.3)            ; 2.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax51|thei_llvm_fpga_push_i1_memdep_phi23_push24_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52|                                                                                     ; 5.4 (0.0)            ; 5.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi25_push25_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi25_push25_atax1|                                                                                   ; 5.4 (0.5)            ; 5.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 4.9 (0.0)            ; 5.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 3.0 (0.8)            ; 3.0 (1.0)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax52|thei_llvm_fpga_push_i1_memdep_phi25_push25_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_notexitcond_atax34|                                                                                             ; 12.0 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_notexitcond_0                           ; N/A          ;
;                         |thei_llvm_fpga_push_i1_notexitcond_atax1|                                                                                           ; 12.0 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1                                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 12.0 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 10.5 (1.2)           ; 10.5 (1.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (3)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i32_i_334_push22_atax31|                                                                                           ; 61.2 (0.0)           ; 61.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31                                                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i32_i_334_push22_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i32_i_334_push22_atax1|                                                                                         ; 61.2 (0.0)           ; 61.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1                                                                                                                                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 61.2 (15.5)          ; 61.7 (15.5)                      ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (31)             ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 29.5 (0.7)           ; 29.7 (0.7)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 28.5 (28.5)          ; 29.0 (29.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 16.2 (16.2)          ; 16.5 (16.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i4_cleanups_push27_atax53|                                                                                         ; 10.5 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i4_cleanups_push27_0                       ; N/A          ;
;                         |thei_llvm_fpga_push_i4_cleanups_push27_atax1|                                                                                       ; 10.5 (0.5)           ; 10.8 (0.5)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1                                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 10.0 (0.0)           ; 10.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 7.5 (1.0)            ; 7.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (1)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i4_initerations_push26_atax24|                                                                                     ; 8.6 (0.0)            ; 9.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push26_atax24                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i4_initerations_push26_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i4_initerations_push26_atax1|                                                                                   ; 8.6 (0.0)            ; 9.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push26_atax24|thei_llvm_fpga_push_i4_initerations_push26_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 8.6 (0.0)            ; 9.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push26_atax24|thei_llvm_fpga_push_i4_initerations_push26_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 6.3 (1.3)            ; 6.8 (1.3)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push26_atax24|thei_llvm_fpga_push_i4_initerations_push26_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push26_atax24|thei_llvm_fpga_push_i4_initerations_push26_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push26_atax24|thei_llvm_fpga_push_i4_initerations_push26_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|                                                                                ; 13.1 (0.0)           ; 14.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_i5_fpga_indvars_iv39_push21_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|                                                                              ; 13.1 (0.0)           ; 14.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1                                                                                                                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 13.1 (1.2)           ; 14.2 (1.2)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (5)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 9.4 (0.5)            ; 11.2 (1.0)                       ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo|fifo                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 8.9 (8.9)            ; 10.2 (10.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax35|thei_llvm_fpga_push_i5_fpga_indvars_iv39_push21_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                    ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|                                                                      ; 114.6 (0.0)          ; 210.8 (0.0)                      ; 97.7 (0.0)                                        ; 1.5 (0.0)                        ; 70.0 (0.0)           ; 26 (0)              ; 304 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c0_in_for_body69_s_c0_enter22113_atax38             ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|                                                       ; 98.3 (0.3)           ; 152.5 (0.5)                      ; 55.2 (0.2)                                        ; 1.0 (0.0)                        ; 70.0 (0.0)           ; 20 (1)              ; 162 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body69_s_c0_exit228_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|                                          ; 95.0 (0.0)           ; 149.0 (0.0)                      ; 55.0 (0.0)                                        ; 1.0 (0.0)                        ; 70.0 (0.0)           ; 13 (0)              ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t228_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|                                                           ; 95.0 (0.0)           ; 149.0 (0.0)                      ; 55.0 (0.0)                                        ; 1.0 (0.0)                        ; 70.0 (0.0)           ; 13 (0)              ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 95.0 (1.5)           ; 149.0 (2.5)                      ; 55.0 (1.0)                                        ; 1.0 (0.0)                        ; 70.0 (0.0)           ; 13 (3)              ; 156 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 85.5 (0.0)           ; 133.5 (0.0)                      ; 49.0 (0.0)                                        ; 1.0 (0.0)                        ; 70.0 (0.0)           ; 0 (0)               ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 85.5 (85.5)          ; 133.5 (133.5)                    ; 49.0 (49.0)                                       ; 1.0 (1.0)                        ; 70.0 (70.0)          ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                            ; dpram_6r42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_full_detector|                                                ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_full_detector                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_full_detector|                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_full_detector                                                                                                  ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter22113_atax0_aunroll_x|                                                              ; 16.3 (3.2)           ; 58.3 (3.8)                       ; 42.6 (0.6)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 142 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter22113_atax0_aunroll_x                                                                                                                                                                                                                                                                           ; atax_i_sfc_logic_s_c0_in_for_body69_s_c0_enter22113_atax0        ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1713_atax3_aunroll_x|                                                        ; 13.1 (10.1)          ; 54.5 (51.7)                      ; 41.9 (42.2)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (0)               ; 131 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter22113_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1713_atax3_aunroll_x                                                                                                                                                                                                  ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_1713_atax0      ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1713_atax1|                                                               ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter22113_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1713_atax3_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1713_atax1                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter22113_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1713_atax3_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1713_atax1|pipelined_read                                                                                                                    ; lsu_pipelined_read                                               ; N/A          ;
;                      |theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|                                 ; 17.5 (0.0)           ; 26.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 52 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 17.5 (0.0)           ; 26.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 52 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 17.5 (0.0)           ; 26.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 52 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.5 (2.2)           ; 26.0 (3.0)                       ; 9.0 (1.0)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 33 (4)              ; 52 (3)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.8 (6.7)            ; 8.5 (7.0)                        ; 1.8 (0.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                               ; altera_syncram_m382                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                   ; altsyncram_19c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.5 (6.5)            ; 8.5 (7.0)                        ; 2.2 (0.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.0 (-0.0)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist10_i_masked_atax44_q_132_fifo|                                                                                                ; 23.2 (0.0)           ; 29.8 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 56 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo                                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 23.2 (0.0)           ; 29.8 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 56 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 23.2 (0.0)           ; 29.8 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 56 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 23.2 (2.5)           ; 29.8 (3.3)                       ; 6.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (4)              ; 56 (3)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.7 (7.5)            ; 9.0 (7.5)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                              ; altera_syncram_k082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                  ; altsyncram_v5c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 7.5 (7.5)            ; 9.0 (7.7)                        ; 1.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 3.5 (0.0)            ; 4.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 3.5 (3.5)            ; 4.5 (4.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                      |theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|                                                                 ; 42.1 (0.0)           ; 53.3 (0.0)                       ; 12.7 (0.0)                                        ; 1.5 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo                                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 42.1 (0.0)           ; 53.3 (0.0)                       ; 12.7 (0.0)                                        ; 1.5 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo                                                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 42.1 (0.0)           ; 53.3 (0.0)                       ; 12.7 (0.0)                                        ; 1.5 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 42.1 (2.3)           ; 53.3 (2.8)                       ; 12.7 (0.7)                                        ; 1.5 (0.2)                        ; 20.0 (0.0)           ; 21 (4)              ; 70 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 4.6 (4.5)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 28.0 (0.0)           ; 33.0 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 28.0 (28.0)          ; 33.0 (33.0)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                           ; dpram_jp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.2 (4.8)            ; 6.5 (5.0)                        ; 1.9 (0.7)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|                                                                ; 33.0 (0.0)           ; 42.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 33.0 (0.0)           ; 42.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 33.0 (0.0)           ; 42.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 33.0 (1.7)           ; 42.0 (3.2)                       ; 9.5 (1.5)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                          ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|                                                          ; 12.5 (0.0)           ; 18.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 12.5 (0.0)           ; 18.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 12.5 (0.0)           ; 18.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 12.5 (1.8)           ; 18.5 (3.0)                       ; 6.0 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 30 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|                                                          ; 11.5 (0.0)           ; 17.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 11.5 (0.0)           ; 17.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo                                                                                                                                                                                                                                                                                                                                ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 11.5 (0.0)           ; 17.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 11.5 (1.0)           ; 17.0 (2.5)                       ; 5.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.0)            ; 6.5 (5.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|                                                          ; 12.2 (0.0)           ; 17.0 (0.0)                       ; 5.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 12.2 (0.0)           ; 17.0 (0.0)                       ; 5.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 12.2 (0.0)           ; 17.0 (0.0)                       ; 5.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 12.2 (1.3)           ; 17.0 (2.5)                       ; 5.8 (1.3)                                         ; 1.0 (0.1)                        ; 0.0 (0.0)            ; 21 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.0)            ; 6.5 (5.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.2 (5.2)            ; 6.5 (5.0)                        ; 2.0 (0.3)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|                                                                ; 17.2 (0.0)           ; 25.8 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 17.2 (0.0)           ; 25.8 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 17.2 (0.0)           ; 25.8 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.2 (3.0)           ; 25.8 (3.8)                       ; 8.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                              ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                  ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.2 (6.2)            ; 9.2 (7.7)                        ; 3.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.7 (0.0)            ; 2.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|                                                                ; 23.5 (0.0)           ; 30.8 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 23.5 (0.0)           ; 30.8 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 23.5 (0.0)           ; 30.8 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 23.5 (3.0)           ; 30.8 (3.6)                       ; 7.2 (0.6)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (5)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 4.8 (4.8)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                          ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.8 (5.0)            ; 6.4 (5.2)                        ; 1.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|                                                               ; 25.2 (0.0)           ; 31.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 25.2 (0.0)           ; 31.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 25.2 (0.0)           ; 31.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 25.2 (2.5)           ; 31.5 (4.0)                       ; 6.3 (1.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (4)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist19_i_first_cleanup_xor_atax23_q_8_fifo|                                                                                       ; 23.0 (0.0)           ; 29.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 23.0 (0.0)           ; 29.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 23.0 (0.0)           ; 29.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 23.0 (2.9)           ; 29.0 (4.0)                       ; 6.5 (1.2)                                         ; 0.5 (0.1)                        ; 10.0 (0.0)           ; 23 (5)              ; 36 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 4.3 (4.0)            ; 5.5 (4.0)                        ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                 ; dpram_vn42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.5 (4.7)            ; 6.5 (5.0)                        ; 2.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|                                 ; 16.4 (0.0)           ; 23.7 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 16.4 (0.0)           ; 23.7 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 16.4 (0.0)           ; 23.7 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 16.4 (2.2)           ; 23.7 (2.7)                       ; 7.8 (0.7)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.1 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                               ; altera_syncram_i082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                   ; altsyncram_t5c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.0 (-0.0)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist20_i_first_cleanup_xor_atax23_q_39_fifo|                                                                                      ; 25.3 (0.0)           ; 31.3 (0.0)                       ; 7.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 25.3 (0.0)           ; 31.3 (0.0)                       ; 7.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 25.3 (0.0)           ; 31.3 (0.0)                       ; 7.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 25.3 (3.0)           ; 31.3 (4.0)                       ; 7.0 (1.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.8 (6.0)            ; 7.0 (5.5)                        ; 1.7 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist21_i_first_cleanup_xor_atax23_q_70_fifo|                                                                                      ; 24.7 (0.0)           ; 32.2 (0.0)                       ; 7.8 (0.0)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 24.7 (0.0)           ; 32.2 (0.0)                       ; 7.8 (0.0)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 24.7 (0.0)           ; 32.2 (0.0)                       ; 7.8 (0.0)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 24.7 (3.2)           ; 32.2 (4.0)                       ; 7.8 (0.8)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.5 (5.7)            ; 7.2 (5.7)                        ; 2.0 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist22_i_first_cleanup_xor_atax23_q_101_fifo|                                                                                     ; 23.5 (0.0)           ; 30.5 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 23.5 (0.0)           ; 30.5 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 23.5 (0.0)           ; 30.5 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 23.5 (2.5)           ; 30.5 (3.0)                       ; 8.0 (0.8)                                         ; 1.0 (0.3)                        ; 10.0 (0.0)           ; 23 (4)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                               ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.8 (5.0)            ; 6.5 (5.0)                        ; 2.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|                                 ; 36.5 (0.0)           ; 52.5 (0.0)                       ; 16.5 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 36.5 (0.0)           ; 52.5 (0.0)                       ; 16.5 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 36.5 (0.0)           ; 52.5 (0.0)                       ; 16.5 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 36.5 (2.2)           ; 52.5 (3.0)                       ; 16.5 (0.8)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 72 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 23.0 (0.0)           ; 30.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 23.0 (23.0)          ; 30.0 (30.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                           ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.8 (4.8)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo| ; 55.4 (0.0)           ; 64.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 55.4 (0.0)           ; 64.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 55.4 (0.0)           ; 64.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 55.4 (3.0)           ; 64.5 (4.0)                       ; 9.7 (1.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 26 (5)              ; 43 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 40.5 (0.0)           ; 40.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 40.5 (40.5)          ; 40.5 (40.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.3 (5.5)            ; 7.0 (5.5)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|                                                                         ; 17.9 (0.0)           ; 26.0 (0.0)                       ; 8.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 48 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 17.9 (0.0)           ; 26.0 (0.0)                       ; 8.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 48 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo                                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 17.9 (0.0)           ; 26.0 (0.0)                       ; 8.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 48 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.9 (1.9)           ; 26.0 (2.5)                       ; 8.2 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (3)              ; 48 (3)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                       ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.5 (6.5)            ; 8.5 (7.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|                                                                       ; 60.9 (0.0)           ; 83.0 (0.0)                       ; 23.2 (0.0)                                        ; 1.1 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 60.9 (0.0)           ; 83.0 (0.0)                       ; 23.2 (0.0)                                        ; 1.1 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 60.9 (0.0)           ; 83.0 (0.0)                       ; 23.2 (0.0)                                        ; 1.1 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 60.9 (2.1)           ; 83.0 (2.5)                       ; 23.2 (0.7)                                        ; 1.1 (0.3)                        ; 40.0 (0.0)           ; 22 (3)              ; 103 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 45.0 (0.0)           ; 61.0 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 45.0 (45.0)          ; 61.0 (61.0)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                 ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.6 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|                                                                                ; 18.8 (0.0)           ; 26.5 (0.0)                       ; 8.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 18.8 (0.0)           ; 26.5 (0.0)                       ; 8.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 18.8 (0.0)           ; 26.5 (0.0)                       ; 8.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 18.8 (2.4)           ; 26.5 (3.3)                       ; 8.0 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.3 (6.0)            ; 7.5 (6.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                              ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                  ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.5 (6.5)            ; 8.2 (6.7)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|                                                                    ; 18.6 (0.0)           ; 25.5 (0.0)                       ; 7.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 18.6 (0.0)           ; 25.5 (0.0)                       ; 7.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 18.6 (0.0)           ; 25.5 (0.0)                       ; 7.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 18.6 (2.9)           ; 25.5 (3.3)                       ; 7.4 (0.5)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 31 (4)              ; 49 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.6 (6.0)            ; 7.5 (6.0)                        ; 1.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                 ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                  ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                      ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 7.2 (7.2)            ; 8.7 (7.2)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.8 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|                                                                    ; 24.2 (0.0)           ; 32.0 (0.0)                       ; 8.8 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 24.2 (0.0)           ; 32.0 (0.0)                       ; 8.8 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 24.2 (0.0)           ; 32.0 (0.0)                       ; 8.8 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 24.2 (2.5)           ; 32.0 (4.0)                       ; 8.8 (1.5)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                              ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.7 (4.7)            ; 7.0 (5.5)                        ; 2.3 (0.8)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|                                                                   ; 24.1 (0.0)           ; 31.7 (0.0)                       ; 7.8 (0.0)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo                                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 24.1 (0.0)           ; 31.7 (0.0)                       ; 7.8 (0.0)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo                                                                                                                                                                                                                                                                                                                                         ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 24.1 (0.0)           ; 31.7 (0.0)                       ; 7.8 (0.0)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 24.1 (2.8)           ; 31.7 (3.7)                       ; 7.8 (0.8)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 23 (4)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 5.1 (5.0)            ; 7.0 (5.5)                        ; 2.0 (0.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B12_sr_1_aunroll_x|                                                                                                               ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B12_sr_1                                                 ; N/A          ;
;                |thebb_atax_B13|                                                                                                                              ; 4.0 (0.0)            ; 4.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B13                                                      ; N/A          ;
;                   |thebb_atax_B13_stall_region|                                                                                                              ; 4.0 (0.0)            ; 4.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B13_stall_region                                         ; N/A          ;
;                      |thei_iowr_bl_return_atax_unnamed_atax21_atax0|                                                                                         ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax21_atax0                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_iowr_bl_return_unnamed_atax21_atax0                       ; N/A          ;
;                         |theiowr|                                                                                                                            ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax21_atax0|theiowr                                                                                                                                                                                                                                                                                                                                                                      ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                       ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax21_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                            ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                      ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_token_i1_throttle_push_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                   ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo                                                                                                                                                                                                                                                                                                                     ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_atax_B13_sr_0_aunroll_x|                                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B13_sr_0                                                 ; N/A          ;
;                |thebb_atax_B1_start_aunroll_x|                                                                                                               ; 200.8 (0.0)          ; 265.4 (0.0)                      ; 64.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (0)             ; 379 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B1_start                                                 ; N/A          ;
;                   |thebb_atax_B1_start_stall_region|                                                                                                         ; 200.8 (0.7)          ; 265.4 (0.7)                      ; 64.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (1)             ; 379 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B1_start_stall_region                                    ; N/A          ;
;                      |theatax_B1_start_merge_reg|                                                                                                            ; -0.2 (-0.2)          ; 0.2 (0.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|theatax_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                             ; atax_B1_start_merge_reg                                          ; N/A          ;
;                      |thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|                                                                                  ; 12.7 (0.0)           ; 71.9 (0.0)                       ; 59.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x                                                                                                                                                                                                                                                                                                                                                   ; atax_i_iord_bl_call_unnamed_atax2_atax0                          ; N/A          ;
;                         |theiord|                                                                                                                            ; 12.7 (0.0)           ; 71.9 (0.0)                       ; 59.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                           ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                       ; 12.7 (0.0)           ; 71.9 (0.0)                       ; 59.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                 ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                  ; 12.7 (12.7)          ; 71.9 (71.9)                      ; 59.2 (59.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 189 (189)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|                                            ; 187.0 (0.0)          ; 192.0 (0.0)                      ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_ffwd_source_s_struct_z40000_unnamed_atax3_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|                                                   ; 187.0 (187.0)        ; 192.0 (192.0)                    ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (188)           ; 188 (188)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                                                     ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                  ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|                                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg              ; N/A          ;
;                |thebb_atax_B2_sr_0_aunroll_x|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B2_sr_0                                                  ; N/A          ;
;                |thebb_atax_B3_aunroll_x|                                                                                                                     ; 401.4 (0.0)          ; 496.0 (0.0)                      ; 99.6 (0.0)                                        ; 5.0 (0.0)                        ; 80.0 (0.0)           ; 499 (0)             ; 676 (0)                   ; 0 (0)         ; 4032              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B3                                                       ; N/A          ;
;                   |theatax_B3_merge|                                                                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|theatax_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B3_merge                                                    ; N/A          ;
;                   |thebb_atax_B3_stall_region|                                                                                                               ; 400.4 (56.9)         ; 495.3 (56.6)                     ; 99.9 (0.0)                                        ; 5.0 (0.3)                        ; 80.0 (0.0)           ; 497 (150)           ; 676 (22)                  ; 0 (0)         ; 4032              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B3_stall_region                                          ; N/A          ;
;                      |i_notcmp95_atax16_delay|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|i_notcmp95_atax16_delay                                                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                      |theatax_B3_merge_reg_aunroll_x|                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theatax_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B3_merge_reg                                                ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pipeline_keep_going97_atax0_1_reg|                                                                           ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going97_atax0_1_reg                                                                                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_1_reg|                                                                 ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_1_reg                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x|                                              ; 13.4 (0.0)           ; 19.3 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax4_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1|                                                     ; 13.4 (13.4)          ; 19.3 (19.3)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1                                                                                                                                                                                                                                            ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_15_atax10|                                                                                                   ; 9.5 (0.0)            ; 10.4 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10                                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_memdep_15_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_15_atax1|                                                                                                 ; 9.5 (0.0)            ; 10.4 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1                                                                                                                                                                                                                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                 ; 9.5 (6.7)            ; 10.4 (6.7)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (14)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                             ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 2.0 (0.0)            ; 3.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                                           ; 2.0 (2.0)            ; 3.8 (2.5)                        ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_16_atax12|                                                                                                   ; 8.3 (0.0)            ; 9.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12                                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_memdep_16_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_16_atax1|                                                                                                 ; 8.3 (0.0)            ; 9.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1                                                                                                                                                                                                                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                 ; 8.3 (5.7)            ; 9.5 (5.7)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                             ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 1.8 (0.0)            ; 3.8 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                                           ; 1.8 (2.0)            ; 3.8 (2.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_atax8|                                                                                                       ; 7.0 (0.0)            ; 9.3 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8                                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_mem_memdep_0                                    ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_atax1|                                                                                                    ; 7.0 (0.0)            ; 9.3 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1                                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                 ; 7.0 (5.0)            ; 9.3 (5.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 2.0 (0.0)            ; 4.3 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                                           ; 2.0 (2.0)            ; 4.3 (2.8)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax5_atax6|                                                                                                ; 152.8 (0.0)          ; 200.9 (0.0)                      ; 49.6 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 134 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_5_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax5_atax1|                                                                                             ; 148.7 (0.0)          ; 187.6 (0.0)                      ; 40.4 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 133 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 148.7 (14.3)         ; 187.6 (20.0)                     ; 40.4 (5.7)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 133 (43)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 34.5 (0.0)           ; 43.9 (0.0)                       ; 10.4 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 34.5 (2.7)           ; 43.9 (3.0)                       ; 10.4 (0.5)                                        ; 1.0 (0.2)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.2 (4.8)            ; 6.2 (4.8)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.3 (5.5)            ; 8.2 (6.7)                        ; 3.3 (1.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 52.8 (0.0)           ; 63.7 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 52.8 (2.2)           ; 63.7 (3.7)                       ; 10.8 (1.4)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 26.0 (0.0)           ; 32.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 26.0 (4.0)           ; 32.0 (4.5)                       ; 6.5 (0.8)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 26 (7)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.9 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 21.0 (0.0)           ; 28.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 21.0 (5.2)           ; 28.0 (6.0)                       ; 7.0 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 4.8 (4.8)            ; 7.5 (6.0)                        ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax5_atax0|                                                                                                ; 4.2 (4.2)            ; 13.3 (13.3)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thereaddata_reg_unnamed_atax5_atax0                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_5_atax0                                ; N/A          ;
;                      |thei_llvm_fpga_pipeline_keep_going97_atax0|                                                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going97_atax0                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going97_0                         ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going97_atax0_reg|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going97_atax0|thei_llvm_fpga_pipeline_keep_going97_atax0_reg                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pipeline_keep_going97_0_reg                     ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going97_atax1|                                                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going97_atax0|thei_llvm_fpga_pipeline_keep_going97_atax1                                                                                                                                                                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                            |asr|                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going97_atax0|thei_llvm_fpga_pipeline_keep_going97_atax1|asr                                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_i32_i_040_pop17_atax3|                                                                                              ; 16.5 (0.0)           ; 16.6 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_040_pop17_0                           ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|                                                                                       ; 16.5 (16.5)          ; 16.6 (16.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_i32_i_040_pop17_3_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13|                                                                                  ; 5.2 (0.0)            ; 4.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13                                                                                                                                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax1|                                                                                ; 2.2 (2.2)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax1                                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_reg|                                                                           ; 2.9 (2.9)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_atax13_reg                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop16_13_reg           ; N/A          ;
;                      |thei_llvm_fpga_push_i1_notexitcond98_atax17|                                                                                           ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond98_atax17                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_notexitcond98_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i1_notexitcond98_atax1|                                                                                         ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond98_atax17|thei_llvm_fpga_push_i1_notexitcond98_atax1                                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |staging_reg|                                                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond98_atax17|thei_llvm_fpga_push_i1_notexitcond98_atax1|staging_reg                                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i32_i_040_push17_atax21|                                                                                           ; 32.0 (0.0)           ; 45.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_040_push17_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i32_i_040_push17_atax1|                                                                                         ; 32.0 (0.0)           ; 45.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1                                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 32.0 (0.0)           ; 45.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 30.0 (0.8)           ; 30.0 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (2)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 29.2 (29.2)          ; 29.2 (29.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 2.0 (2.0)            ; 15.0 (15.0)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|                                                                                ; 14.6 (0.0)           ; 16.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv27_push16_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|                                                                              ; 14.6 (0.0)           ; 16.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                            ; 14.6 (0.0)           ; 16.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                         ; 11.3 (0.5)           ; 11.2 (1.0)                       ; 0.4 (0.5)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|fifo                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                      ; 10.7 (10.7)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                  ; 3.3 (3.3)            ; 5.5 (5.5)                        ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push16_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                      |theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|                                                                                  ; 18.7 (0.0)           ; 25.0 (0.0)                       ; 7.8 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 18.7 (0.0)           ; 25.0 (0.0)                       ; 7.8 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo                                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 18.7 (0.0)           ; 25.0 (0.0)                       ; 7.8 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 18.7 (3.2)           ; 25.0 (3.5)                       ; 7.8 (0.3)                                         ; 1.5 (0.1)                        ; 0.0 (0.0)            ; 32 (5)              ; 49 (4)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.7 (6.5)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                 ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                  ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                      ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.7 (6.5)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist1_i_notcmp95_atax16_q_33_fifo|                                                                                                ; 19.0 (0.0)           ; 29.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 19.0 (0.0)           ; 29.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 19.0 (0.0)           ; 29.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 19.0 (2.2)           ; 29.0 (3.2)                       ; 10.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (4)              ; 49 (4)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.8 (7.8)            ; 9.7 (8.2)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                    ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 7.0 (7.0)            ; 10.2 (8.7)                       ; 3.2 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_i_idxprom_atax4_vt_join_q_33_fifo|                                                                                          ; 22.0 (0.0)           ; 30.5 (0.0)                       ; 9.3 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 48 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 22.0 (0.0)           ; 30.5 (0.0)                       ; 9.3 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 48 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 22.0 (0.0)           ; 30.5 (0.0)                       ; 9.3 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 48 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 22.0 (3.8)           ; 30.5 (4.0)                       ; 9.3 (0.3)                                         ; 0.8 (0.2)                        ; 0.0 (0.0)            ; 34 (6)              ; 48 (3)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.0 (7.0)            ; 8.5 (7.0)                        ; 1.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.0 (-0.0)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                          ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                              ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 7.8 (7.7)            ; 10.0 (8.5)                       ; 2.7 (1.2)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 2.0 (0.0)            ; 3.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.3 (0.0)            ; 3.0 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B3_sr_1_aunroll_x|                                                                                                                ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B3_sr_1                                                  ; N/A          ;
;                |thebb_atax_B4_aunroll_x|                                                                                                                     ; 1764.2 (0.0)         ; 2180.7 (0.0)                     ; 437.7 (0.0)                                       ; 21.2 (0.0)                       ; 640.0 (0.0)          ; 1894 (0)            ; 2269 (0)                  ; 0 (0)         ; 1472              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B4                                                       ; N/A          ;
;                   |theatax_B4_branch|                                                                                                                        ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B4_branch                                                   ; N/A          ;
;                   |theatax_B4_merge|                                                                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B4_merge                                                    ; N/A          ;
;                   |thebb_atax_B4_stall_region|                                                                                                               ; 1762.0 (15.6)        ; 2178.2 (15.6)                    ; 437.4 (0.0)                                       ; 21.1 (0.0)                       ; 640.0 (0.0)          ; 1890 (26)           ; 2267 (10)                 ; 0 (0)         ; 1472              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B4_stall_region                                          ; N/A          ;
;                      |theatax_B4_merge_reg_aunroll_x|                                                                                                        ; 29.4 (29.4)          ; 29.2 (29.2)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B4_merge_reg                                                ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                             ; 18.0 (0.0)           ; 23.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 1344              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 18.0 (0.0)           ; 23.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 1344              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 18.0 (0.0)           ; 23.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 1344              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 18.0 (2.0)           ; 23.8 (2.8)                       ; 6.3 (0.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 1344              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1344              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1344              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_0482                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1344              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_b9c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.3 (6.5)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 2.0 (0.0)            ; 2.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thecoalesced_delay_1_fifo|                                                                                                             ; 17.7 (0.0)           ; 26.0 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 17.7 (0.0)           ; 26.0 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 17.7 (0.0)           ; 26.0 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.7 (2.0)           ; 26.0 (2.8)                       ; 8.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 48 (3)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_ct72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_n2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 6.0 (6.2)            ; 10.2 (8.7)                       ; 4.2 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax10_atax6|                                                                                               ; 162.7 (0.0)          ; 199.5 (0.0)                      ; 39.3 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 192 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_10_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax10_atax1|                                                                                            ; 159.3 (0.0)          ; 189.7 (0.0)                      ; 32.8 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 159.3 (21.7)         ; 189.7 (21.7)                     ; 32.8 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 159 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 34.5 (0.0)           ; 43.0 (0.0)                       ; 10.0 (0.0)                                        ; 1.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 34.5 (2.5)           ; 43.0 (2.8)                       ; 10.0 (0.8)                                        ; 1.5 (0.5)                        ; 20.0 (0.0)           ; 23 (4)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.3 (5.2)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.4 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.2 (5.1)            ; 7.7 (6.2)                        ; 2.7 (1.2)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 54.2 (0.0)           ; 65.0 (0.0)                       ; 11.3 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 54.2 (2.7)           ; 65.0 (4.0)                       ; 11.3 (1.5)                                        ; 0.5 (0.2)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.5 (5.0)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 8.0 (6.5)                        ; 3.2 (1.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.0 (-0.0)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 26.5 (0.0)           ; 32.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 26.5 (3.3)           ; 32.0 (4.5)                       ; 5.5 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 42 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 21.5 (0.0)           ; 28.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 21.5 (4.2)           ; 28.0 (6.2)                       ; 7.0 (1.9)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.4 (5.2)            ; 7.5 (6.0)                        ; 2.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax10_atax4|                                                                                               ; 3.3 (3.3)            ; 9.8 (9.8)                        ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thereaddata_reg_unnamed_atax10_atax4                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_10_atax4                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax11_atax7|                                                                                               ; 161.4 (0.0)          ; 200.7 (0.0)                      ; 40.3 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 195 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_11_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax11_atax1|                                                                                            ; 158.2 (0.0)          ; 189.8 (0.0)                      ; 32.6 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 162 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 158.2 (21.3)         ; 189.8 (21.3)                     ; 32.6 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 162 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 33.5 (0.0)           ; 43.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 33.5 (2.2)           ; 43.5 (2.8)                       ; 10.0 (0.7)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.3 (5.3)            ; 7.7 (6.2)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 56.2 (0.0)           ; 65.0 (0.0)                       ; 9.3 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 56.2 (2.3)           ; 65.0 (4.2)                       ; 9.3 (1.8)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.2)            ; 8.0 (6.5)                        ; 3.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.0 (0.0)           ; 32.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.0 (3.8)           ; 32.5 (5.0)                       ; 7.5 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 42 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 21.0 (0.0)           ; 27.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 21.0 (4.5)           ; 27.5 (5.7)                       ; 7.0 (1.2)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.2 (4.8)            ; 7.3 (6.0)                        ; 2.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.8 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax11_atax5|                                                                                               ; 3.2 (3.2)            ; 10.8 (10.8)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thereaddata_reg_unnamed_atax11_atax5                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_11_atax5                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax12_atax8|                                                                                               ; 155.5 (0.0)          ; 201.2 (0.0)                      ; 47.3 (0.0)                                        ; 1.7 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 193 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_12_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax12_atax1|                                                                                            ; 155.0 (0.0)          ; 189.3 (0.0)                      ; 35.8 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 160 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 155.0 (20.0)         ; 189.3 (21.8)                     ; 35.8 (1.8)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 160 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 33.0 (0.0)           ; 42.5 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 33.0 (2.0)           ; 42.5 (2.8)                       ; 9.5 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 7.7 (6.2)                        ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 54.5 (0.0)           ; 65.0 (0.0)                       ; 11.5 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 54.5 (2.5)           ; 65.0 (4.2)                       ; 11.5 (1.7)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 8.0 (6.5)                        ; 3.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 24.8 (0.0)           ; 32.5 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 24.8 (3.8)           ; 32.5 (5.0)                       ; 7.7 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 22.7 (0.0)           ; 27.5 (0.0)                       ; 5.3 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 22.7 (5.3)           ; 27.5 (5.3)                       ; 5.3 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax12_atax6|                                                                                               ; 0.5 (0.5)            ; 11.8 (11.8)                      ; 11.5 (11.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thereaddata_reg_unnamed_atax12_atax6                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_12_atax6                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax13_atax9|                                                                                               ; 169.7 (0.0)          ; 199.3 (0.0)                      ; 32.0 (0.0)                                        ; 2.4 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 194 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_13_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax13_atax1|                                                                                            ; 161.6 (0.0)          ; 189.0 (0.0)                      ; 29.8 (0.0)                                        ; 2.4 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 161.6 (21.3)         ; 189.0 (21.5)                     ; 29.8 (0.2)                                        ; 2.4 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 161 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 33.5 (0.0)           ; 43.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 33.5 (2.4)           ; 43.5 (3.0)                       ; 10.5 (0.8)                                        ; 0.5 (0.2)                        ; 20.0 (0.0)           ; 23 (4)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (4.9)            ; 7.5 (6.0)                        ; 2.7 (1.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 56.9 (0.0)           ; 64.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.9 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 56.9 (3.1)           ; 64.0 (3.7)                       ; 8.0 (0.7)                                         ; 0.9 (0.1)                        ; 40.0 (0.0)           ; 24 (5)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.7 (5.5)            ; 8.0 (6.5)                        ; 3.0 (1.5)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 27.3 (0.0)           ; 32.5 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 27.3 (3.8)           ; 32.5 (5.0)                       ; 5.7 (1.2)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 42 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 22.5 (0.0)           ; 27.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 22.5 (5.2)           ; 27.5 (5.7)                       ; 5.5 (0.5)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax13_atax7|                                                                                               ; 8.2 (8.2)            ; 10.3 (10.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thereaddata_reg_unnamed_atax13_atax7                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_13_atax7                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax14_atax10|                                                                                              ; 161.2 (0.0)          ; 198.3 (0.0)                      ; 39.6 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_mem_unnamed_14_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax14_atax1|                                                                                            ; 154.9 (0.0)          ; 188.7 (0.0)                      ; 36.3 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 158 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1                                                                                                                                                                                                                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 154.9 (16.2)         ; 188.7 (21.2)                     ; 36.3 (5.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 158 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 33.0 (0.0)           ; 43.0 (0.0)                       ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 33.0 (2.2)           ; 43.0 (3.0)                       ; 10.5 (0.8)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.3 (4.5)            ; 7.3 (6.0)                        ; 3.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.7 (2.7)                        ; 2.2 (2.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 56.8 (0.0)           ; 65.0 (0.0)                       ; 9.2 (0.0)                                         ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 56.8 (2.5)           ; 65.0 (3.7)                       ; 9.2 (1.3)                                         ; 1.0 (0.2)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                           ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.7 (5.5)            ; 8.3 (7.0)                        ; 2.8 (1.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.4 (0.0)           ; 31.5 (0.0)                       ; 7.1 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.4 (3.9)           ; 31.5 (4.2)                       ; 7.1 (0.2)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                       ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                               ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.3 (5.5)            ; 6.3 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.8 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 23.5 (0.0)           ; 28.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 23.5 (5.2)           ; 28.0 (6.0)                       ; 4.5 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                       ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                               ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.3 (5.3)            ; 7.5 (6.0)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax14_atax8|                                                                                               ; 6.3 (6.3)            ; 9.7 (9.7)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thereaddata_reg_unnamed_atax14_atax8                                                                                                                                                                                                                                                                                                                                      ; atax_readdata_reg_unnamed_14_atax8                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax7_atax3|                                                                                                ; 156.5 (0.0)          ; 200.8 (0.0)                      ; 46.3 (0.0)                                        ; 2.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_7_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax7_atax1|                                                                                             ; 153.8 (0.0)          ; 190.0 (0.0)                      ; 38.3 (0.0)                                        ; 2.0 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 153.8 (18.6)         ; 190.0 (21.3)                     ; 38.3 (2.8)                                        ; 2.0 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 156 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 33.5 (0.0)           ; 42.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 33.5 (2.2)           ; 42.0 (2.8)                       ; 9.0 (0.7)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 55.2 (0.0)           ; 65.5 (0.0)                       ; 11.3 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 55.2 (3.4)           ; 65.5 (4.0)                       ; 11.3 (0.8)                                        ; 1.0 (0.2)                        ; 40.0 (0.0)           ; 24 (5)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.7 (5.5)            ; 8.5 (7.0)                        ; 3.5 (2.0)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.5 (0.0)           ; 32.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.5 (4.3)           ; 32.5 (4.8)                       ; 7.5 (0.8)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.1 (5.0)            ; 6.7 (5.2)                        ; 1.7 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 21.0 (0.0)           ; 28.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 21.0 (5.2)           ; 28.7 (6.5)                       ; 7.7 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 4.8 (4.8)            ; 7.5 (6.0)                        ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax7_atax1|                                                                                                ; 2.8 (2.8)            ; 10.8 (10.8)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thereaddata_reg_unnamed_atax7_atax1                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_7_atax1                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax8_atax4|                                                                                                ; 160.7 (0.0)          ; 201.2 (0.0)                      ; 43.5 (0.0)                                        ; 3.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 195 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_8_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax8_atax1|                                                                                             ; 160.3 (0.0)          ; 190.3 (0.0)                      ; 33.0 (0.0)                                        ; 3.0 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 162 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 160.3 (21.7)         ; 190.3 (21.8)                     ; 33.0 (0.2)                                        ; 3.0 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 162 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 34.5 (0.0)           ; 43.0 (0.0)                       ; 9.5 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 34.5 (2.2)           ; 43.0 (2.8)                       ; 9.5 (0.7)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 43 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.3 (5.5)            ; 7.7 (6.2)                        ; 2.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.8 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 55.0 (0.0)           ; 65.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 55.0 (3.0)           ; 65.5 (4.0)                       ; 11.0 (1.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.5 (5.5)            ; 8.5 (7.0)                        ; 3.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.8 (0.0)           ; 32.3 (0.0)                       ; 7.5 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.8 (3.7)           ; 32.3 (4.8)                       ; 7.5 (1.2)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 42 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 5.7 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 23.3 (0.0)           ; 27.7 (0.0)                       ; 4.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 23.3 (5.5)           ; 27.7 (5.5)                       ; 4.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 19 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax8_atax2|                                                                                                ; 0.3 (0.3)            ; 10.8 (10.8)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thereaddata_reg_unnamed_atax8_atax2                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_8_atax2                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax9_atax5|                                                                                                ; 158.8 (0.0)          ; 195.7 (0.0)                      ; 39.5 (0.0)                                        ; 2.7 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 194 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_9_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax9_atax1|                                                                                             ; 156.9 (0.0)          ; 185.8 (0.0)                      ; 31.4 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 136 (0)             ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 156.9 (20.5)         ; 185.8 (20.5)                     ; 31.4 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 136 (44)            ; 161 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 33.5 (0.0)           ; 43.2 (0.0)                       ; 10.7 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 33.5 (2.1)           ; 43.2 (3.0)                       ; 10.7 (1.0)                                        ; 1.0 (0.1)                        ; 20.0 (0.0)           ; 23 (4)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.6 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.5 (4.7)            ; 7.5 (6.0)                        ; 3.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.7 (0.0)            ; 2.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 2.7 (2.7)                        ; 2.2 (2.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 55.0 (0.0)           ; 63.0 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 55.0 (2.5)           ; 63.0 (3.5)                       ; 9.0 (1.0)                                         ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 25.0 (0.0)           ; 32.5 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 25.0 (3.7)           ; 32.5 (5.0)                       ; 8.0 (1.3)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 42 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 4.7 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 21.0 (0.0)           ; 26.7 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 21.0 (4.2)           ; 26.7 (5.0)                       ; 5.7 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 5.5 (5.5)            ; 7.2 (5.7)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax9_atax3|                                                                                                ; 1.9 (1.9)            ; 9.8 (9.8)                        ; 8.1 (8.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thereaddata_reg_unnamed_atax9_atax3                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_9_atax3                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|                                                                        ; 360.9 (0.2)          ; 372.3 (0.3)                      ; 12.6 (0.1)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 677 (1)             ; 256 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                     ; atax_i_sfc_s_c0_in_for_body9_s_c0_enter14314_atax1               ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit145_atax1_aunroll_x|                                                        ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit145_atax1_aunroll_x                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body9_s_c0_exit145_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit145_atax1|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit145_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit145_atax1                                                                                                                                                                                                       ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|                                                               ; 360.3 (286.3)        ; 371.7 (285.3)                    ; 12.5 (0.0)                                        ; 1.1 (1.0)                        ; 0.0 (0.0)            ; 675 (585)           ; 256 (70)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x                                                                                                                                                                                                                                                                                ; atax_i_sfc_logic_s_c0_in_for_body9_s_c0_enter14314_atax0         ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|                                        ; 21.7 (0.0)           ; 34.6 (0.0)                       ; 12.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x                                                                                                                                                                                       ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax6_atax0 ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|                                               ; 21.7 (21.7)          ; 34.6 (34.6)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going83_atax6|                                                                                      ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going83_atax6                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_pipeline_keep_going83_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going83_atax1|                                                                                   ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going83_atax6|thei_llvm_fpga_pipeline_keep_going83_atax1                                                                                                                                                                                          ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going83_atax6|thei_llvm_fpga_pipeline_keep_going83_atax1|pop2                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                                      ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going83_atax6|thei_llvm_fpga_pipeline_keep_going83_atax1|push                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going83_atax6|thei_llvm_fpga_pipeline_keep_going83_atax1|push|staging_reg                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp95107_pop32_atax52|                                                                                  ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp95107_pop32_atax52                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i1_notcmp95107_pop32_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp95107_pop32_atax1|                                                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp95107_pop32_atax52|thei_llvm_fpga_pop_i1_notcmp95107_pop32_atax1                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups86_pop30_atax2|                                                                                    ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups86_pop30_atax2                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i2_cleanups86_pop30_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups86_pop30_atax1|                                                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups86_pop30_atax2|thei_llvm_fpga_pop_i2_cleanups86_pop30_atax1                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_039_pop29_atax10|                                                                                       ; 1.4 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop29_atax10                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i32_j_039_pop29_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_039_pop29_atax1|                                                                                     ; 1.4 (1.4)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop29_atax10|thei_llvm_fpga_pop_i32_j_039_pop29_atax1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop28_atax41|                                                                              ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop28_atax41                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop28_0                  ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop28_atax1|                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop28_atax41|thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop28_atax1                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom106_pop31_atax12|                                                                                  ; 7.5 (0.0)            ; 8.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom106_pop31_atax12                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i64_idxprom106_pop31_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom106_pop31_atax1|                                                                                ; 7.5 (7.5)            ; 8.7 (8.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom106_pop31_atax12|thei_llvm_fpga_pop_i64_idxprom106_pop31_atax1                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration85_atax7|                                                                                  ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration85_atax7                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i1_lastiniteration85_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration85_atax1|                                                                               ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration85_atax7|thei_llvm_fpga_push_i1_lastiniteration85_atax1                                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration85_atax7|thei_llvm_fpga_push_i1_lastiniteration85_atax1|staging_reg                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp95107_push32_atax53|                                                                                ; 1.4 (0.0)            ; 1.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp95107_push32_atax53                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_i1_notcmp95107_push32_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp95107_push32_atax1|                                                                              ; 1.4 (0.2)            ; 1.4 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp95107_push32_atax53|thei_llvm_fpga_push_i1_notcmp95107_push32_atax1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp95107_push32_atax53|thei_llvm_fpga_push_i1_notcmp95107_push32_atax1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond93_atax45|                                                                                     ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond93_atax45                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i1_notexitcond93_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond93_atax1|                                                                                   ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond93_atax45|thei_llvm_fpga_push_i1_notexitcond93_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond93_atax45|thei_llvm_fpga_push_i1_notexitcond93_atax1|staging_reg                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups86_push30_atax48|                                                                                 ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups86_push30_atax48                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i2_cleanups86_push30_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups86_push30_atax1|                                                                               ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups86_push30_atax48|thei_llvm_fpga_push_i2_cleanups86_push30_atax1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups86_push30_atax48|thei_llvm_fpga_push_i2_cleanups86_push30_atax1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_039_push29_atax40|                                                                                     ; 8.7 (0.0)            ; 10.6 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i32_j_039_push29_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_039_push29_atax1|                                                                                   ; 8.7 (0.2)            ; 10.6 (0.3)                       ; 1.9 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 8.4 (8.4)            ; 10.2 (10.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push29_atax40|thei_llvm_fpga_push_i32_j_039_push29_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax50|                                                                            ; 1.9 (0.0)            ; 2.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax50                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_i4_fpga_indvars_iv_push28_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax1|                                                                          ; 1.9 (0.2)            ; 2.0 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax50|thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax50|thei_llvm_fpga_push_i4_fpga_indvars_iv_push28_atax1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom106_push31_atax13|                                                                                ; 10.7 (0.0)           ; 18.9 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom106_push31_atax13                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_i64_idxprom106_push31_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom106_push31_atax1|                                                                              ; 10.7 (0.3)           ; 18.9 (0.3)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom106_push31_atax13|thei_llvm_fpga_push_i64_idxprom106_push31_atax1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 10.3 (10.3)          ; 18.6 (18.6)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter14314_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter14314_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom106_push31_atax13|thei_llvm_fpga_push_i64_idxprom106_push31_atax1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|                                                                            ; 32.6 (0.0)           ; 114.7 (0.0)                      ; 83.6 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 304 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x                                                                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_s_c1_in_for_body9_s_c1_enter_atax12                   ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|                                                           ; 11.0 (0.4)           ; 14.0 (0.5)                       ; 3.8 (0.2)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body9_s_c1_exit_atax0     ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|                                              ; 7.3 (0.0)            ; 10.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000exit_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|                                                               ; 7.3 (0.0)            ; 10.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 7.3 (2.1)            ; 10.5 (2.5)                       ; 3.7 (0.7)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 12 (4)              ; 17 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector|                                                    ; 3.3 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector                                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector|                                                 ; 3.3 (3.3)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector                                                                                                                      ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|                                                                    ; 21.6 (21.2)          ; 100.7 (100.0)                    ; 79.8 (79.4)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 2 (0)               ; 281 (281)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c1_in_for_body9_s_c1_enter_atax0              ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_19_atax6_aunroll_x|                                                                                    ; 0.0 (0.0)            ; 0.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_19_atax6_aunroll_x                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_memdep_19_0                                 ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_19_atax1|                                                                                           ; 0.0 (0.0)            ; 0.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_19_atax6_aunroll_x|thei_llvm_fpga_mem_memdep_19_atax1                                                                                                                                                                                                         ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                                           ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_19_atax6_aunroll_x|thei_llvm_fpga_mem_memdep_19_atax1|pipelined_write                                                                                                                                                                                         ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_8_atax3_aunroll_x|                                                                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_8_atax3_aunroll_x                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_memdep_8_0                                  ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_8_atax1|                                                                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_8_atax3_aunroll_x|thei_llvm_fpga_mem_memdep_8_atax1                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_8_atax3_aunroll_x|thei_llvm_fpga_mem_memdep_8_atax1|pipelined_write                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                |thebb_atax_B4_sr_1_aunroll_x|                                                                                                                ; 2.8 (2.8)            ; 28.0 (28.0)                      ; 25.5 (25.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B4_sr_1                                                  ; N/A          ;
;                |thebb_atax_B5|                                                                                                                               ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B5                                                       ; N/A          ;
;                   |theatax_B5_branch|                                                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B5_branch                                                   ; N/A          ;
;                |thebb_atax_B5_sr_0_aunroll_x|                                                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B5_sr_0                                                  ; N/A          ;
;                |thebb_atax_B6|                                                                                                                               ; 87.0 (0.0)           ; 120.0 (0.0)                      ; 33.0 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 63 (0)              ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B6                                                       ; N/A          ;
;                   |thebb_atax_B6_stall_region|                                                                                                               ; 87.0 (1.0)           ; 120.0 (1.0)                      ; 33.0 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 63 (1)              ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B6_stall_region                                          ; N/A          ;
;                      |theatax_B6_merge_reg_aunroll_x|                                                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|theatax_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B6_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|                                                             ; 84.7 (0.2)           ; 117.5 (0.5)                      ; 32.8 (0.2)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 59 (1)              ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                    ; atax_i_sfc_s_c0_in_for_cond24_preheader_s_c0_enter14812_atax1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|                                             ; 41.2 (0.0)           ; 49.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 20 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000r_s_c0_exit156_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|                                ; 38.2 (0.0)           ; 46.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x                                                                                                                                                            ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t156_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|                                                 ; 38.2 (0.0)           ; 46.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 38.2 (1.8)           ; 46.0 (3.0)                       ; 7.8 (1.2)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 28 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 4.8 (4.8)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_cr42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_full_detector|                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_full_detector                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_full_detector|                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|                                                    ; 43.2 (12.0)          ; 68.0 (18.4)                      ; 24.8 (6.4)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 38 (25)             ; 103 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x                                                                                                                                                                                                                                                                    ; atax_i_sfc_logic_s_c0_in_for_cond24_preh0000_c0_enter14812_atax0 ; N/A          ;
;                            |redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|                                                                                  ; 10.2 (0.0)           ; 13.7 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem                                                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.2 (0.0)           ; 13.7 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                      ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 10.2 (10.2)          ; 13.7 (13.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|                                                                               ; 10.2 (0.0)           ; 13.7 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem                                                                                                                                                                                                                  ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.2 (0.0)           ; 13.7 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                   ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 10.2 (10.2)          ; 13.7 (13.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                       ; altsyncram_lla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_arrayidx28_promoted14_atax6|                                                                                  ; 3.3 (3.3)            ; 14.6 (14.6)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_mem_arrayidx28_promoted14_atax6                                                                                                                                                                                                                     ; atax_i_llvm_fpga_mem_arrayidx28_promoted14_0                     ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going76_atax2|                                                                                      ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going76_atax2                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going76_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going76_atax1|                                                                                   ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going76_atax2|thei_llvm_fpga_pipeline_keep_going76_atax1                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_138_pop19_atax3|                                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_138_pop19_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_138_pop19_atax1|                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3|thei_llvm_fpga_pop_i32_i_138_pop19_atax1                                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv36_pop18_atax7|                                                                             ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv36_pop18_atax7                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv36_pop18_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv36_pop18_atax1|                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv36_pop18_atax7|thei_llvm_fpga_pop_i7_fpga_indvars_iv36_pop18_atax1                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_138_push19_atax15|                                                                                     ; 2.6 (0.0)            ; 2.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_138_push19_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_138_push19_atax1|                                                                                   ; 2.6 (0.2)            ; 2.7 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1|fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax13|                                                                          ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax13                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv36_push18_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax1|                                                                        ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv36_push18_atax1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B6_sr_1_aunroll_x|                                                                                                                ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B6_sr_1                                                  ; N/A          ;
;                |thebb_atax_B7|                                                                                                                               ; 480.1 (0.0)          ; 566.4 (0.0)                      ; 87.8 (0.0)                                        ; 1.4 (0.0)                        ; 90.0 (0.0)           ; 495 (0)             ; 834 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B7                                                       ; N/A          ;
;                   |theatax_B7_branch|                                                                                                                        ; 3.4 (3.4)            ; 16.7 (16.7)                      ; 13.7 (13.7)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B7_branch                                                   ; N/A          ;
;                   |theatax_B7_merge|                                                                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B7_merge                                                    ; N/A          ;
;                   |thebb_atax_B7_stall_region|                                                                                                               ; 476.0 (0.0)          ; 548.8 (0.0)                      ; 73.8 (0.0)                                        ; 1.0 (0.0)                        ; 90.0 (0.0)           ; 491 (0)             ; 786 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B7_stall_region                                          ; N/A          ;
;                      |theatax_B7_merge_reg_aunroll_x|                                                                                                        ; 24.3 (24.3)          ; 24.5 (24.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|theatax_B7_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B7_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|                                                                       ; 451.7 (0.0)          ; 524.3 (0.5)                      ; 73.7 (0.5)                                        ; 1.0 (0.0)                        ; 90.0 (0.0)           ; 490 (1)             ; 737 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body26_s_c0_enter16615_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|                                                       ; 42.7 (0.3)           ; 48.5 (0.5)                       ; 5.8 (0.2)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit178_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|                                          ; 39.3 (0.0)           ; 45.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t178_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|                                                           ; 39.3 (0.0)           ; 45.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 39.3 (1.3)           ; 45.0 (3.0)                       ; 5.7 (1.7)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_4r42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_full_detector|                                                ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_full_detector|                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|                                                              ; 409.0 (40.0)         ; 475.3 (53.6)                     ; 67.3 (13.7)                                       ; 1.0 (0.1)                        ; 60.0 (0.0)           ; 468 (60)            ; 704 (127)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body26_s_c0_enter16615_atax0        ; N/A          ;
;                            |i_masked71_atax31_delay|                                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|i_masked71_atax31_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist17_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_4_mem_dmem|                                            ; 10.2 (0.0)           ; 11.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_4_mem_dmem                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.2 (0.0)           ; 11.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                    ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 10.2 (10.2)          ; 11.0 (11.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                        ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist18_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_8_mem_dmem|                                            ; 11.8 (0.0)           ; 14.0 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_8_mem_dmem                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 11.8 (0.0)           ; 14.0 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_8_mem_dmem|auto_generated                                                                                                                                                                                    ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 11.8 (11.8)          ; 14.0 (14.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34_out_data_out_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                        ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist19_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_4_mem_dmem|                                                  ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_4_mem_dmem                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                          ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                              ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist20_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_8_mem_dmem|                                                  ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_8_mem_dmem                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_8_mem_dmem|auto_generated                                                                                                                                                                                          ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 12.2 (12.2)          ; 14.0 (14.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27109_pop38_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                              ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist22_i_llvm_fpga_pop_i1_notcmp74114_pop41_atax38_out_data_out_6|                                                             ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp74114_pop41_atax38_out_data_out_6                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist23_i_llvm_fpga_pop_i1_forked105108_pop37_atax32_out_data_out_6|                                                            ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist23_i_llvm_fpga_pop_i1_forked105108_pop37_atax32_out_data_out_6                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist24_i_llvm_fpga_pop_i1_exitcond38112_pop40_atax36_out_data_out_6|                                                           ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist24_i_llvm_fpga_pop_i1_exitcond38112_pop40_atax36_out_data_out_6                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|                                                                   ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                           ; altera_syncram_q172                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                               ; altsyncram_dla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add_atax17|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17                                                                                                                                                                                                                                              ; atax_flt_i_sfc_logic_s_c0_in_for_body26_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax16_atax13|                                                                                        ; 42.9 (10.6)          ; 44.6 (10.6)                      ; 2.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 56 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_16_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax16_atax1|                                                                                      ; 32.3 (0.0)           ; 34.0 (0.0)                       ; 2.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 32.3 (23.2)          ; 34.0 (23.2)                      ; 2.1 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 52 (36)             ; 24 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                                     |req_fifo|                                                                                                               ; 8.6 (0.0)            ; 10.8 (0.0)                       ; 2.6 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                        |llreg.acl_low_latency_fifo_inst|                                                                                     ; 8.6 (8.6)            ; 10.8 (9.5)                       ; 2.6 (1.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 16 (16)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                               ; acl_low_latency_fifo                                             ; N/A          ;
;                                           |acl_reset_handler_inst|                                                                                           ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax17_atax15|                                                                                        ; 0.0 (0.0)            ; 15.5 (15.5)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax15                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_17_atax0                            ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going62_atax6|                                                                                      ; 13.4 (0.0)           ; 14.4 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going62_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going62_atax1|                                                                                   ; 13.4 (0.0)           ; 14.4 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|pop1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                                                                      ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                                      ; 11.6 (0.0)           ; 11.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |fifo|                                                                                                                   ; 11.6 (0.0)           ; 11.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|push|fifo                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                ; 9.8 (0.7)            ; 10.0 (0.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|push|fifo|fifo                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                           |fifo|                                                                                                             ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|push|fifo|fifo|fifo                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                                        |staging_reg|                                                                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|push|fifo|staging_reg                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_add41_pop34_atax16|                                                                                       ; 17.0 (0.0)           ; 17.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop34_atax16                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_f32_add41_pop34_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_add41_pop34_atax1|                                                                                     ; 17.0 (17.0)          ; 17.0 (17.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop34_atax16|thei_llvm_fpga_pop_f32_add41_pop34_atax1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond38112_pop40_atax36|                                                                                ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond38112_pop40_atax36                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i1_exitcond38112_pop40_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond38112_pop40_atax1|                                                                              ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond38112_pop40_atax36|thei_llvm_fpga_pop_i1_exitcond38112_pop40_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_forked105108_pop37_atax32|                                                                                 ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked105108_pop37_atax32                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i1_forked105108_pop37_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_forked105108_pop37_atax1|                                                                               ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked105108_pop37_atax32|thei_llvm_fpga_pop_i1_forked105108_pop37_atax1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp74114_pop41_atax38|                                                                                  ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp74114_pop41_atax38                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i1_notcmp74114_pop41_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp74114_pop41_atax1|                                                                                ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp74114_pop41_atax38|thei_llvm_fpga_pop_i1_notcmp74114_pop41_atax1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups65_pop36_atax2|                                                                                    ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups65_pop36_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups65_pop36_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups65_pop36_atax1|                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups65_pop36_atax2|thei_llvm_fpga_pop_i2_cleanups65_pop36_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_137_pop35_atax8|                                                                                        ; 1.6 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop35_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_137_pop35_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_137_pop35_atax1|                                                                                     ; 1.6 (1.6)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop35_atax8|thei_llvm_fpga_pop_i32_j_137_pop35_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom27109_pop38_atax10|                                                                                ; 2.9 (0.0)            ; 3.5 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27109_pop38_atax10                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i64_idxprom27109_pop38_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom27109_pop38_atax1|                                                                              ; 2.9 (2.9)            ; 3.5 (3.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27109_pop38_atax10|thei_llvm_fpga_pop_i64_idxprom27109_pop38_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv30_pop33_atax21|                                                                            ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv30_pop33_atax21                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv30_pop33_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv30_pop33_atax1|                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv30_pop33_atax21|thei_llvm_fpga_pop_i7_fpga_indvars_iv30_pop33_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34|                                                                          ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_0              ; N/A          ;
;                               |thei_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax1|                                                                        ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax34|thei_llvm_fpga_pop_p67f32_arrayidx2812111_pop39_atax1                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add41_push34_atax18|                                                                                     ; 73.6 (0.0)           ; 87.7 (0.0)                       ; 14.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_f32_add41_push34_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_f32_add41_push34_atax1|                                                                                   ; 73.6 (0.0)           ; 87.7 (0.0)                       ; 14.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 73.6 (8.4)           ; 87.7 (9.1)                       ; 14.5 (0.7)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 52 (32)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 55.2 (0.7)           ; 68.5 (0.7)                       ; 13.7 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                ; 54.5 (54.5)          ; 67.8 (67.8)                      ; 13.7 (13.7)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 18 (18)             ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|fifo|fifo                                                                                                                                                                                  ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                                            ; 10.0 (10.0)          ; 10.1 (10.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push34_atax18|thei_llvm_fpga_push_f32_add41_push34_atax1|fifo|staging_reg                                                                                                                                                                                ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond38112_push40_atax37|                                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38112_push40_atax37                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i1_exitcond38112_push40_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond38112_push40_atax1|                                                                            ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38112_push40_atax37|thei_llvm_fpga_push_i1_exitcond38112_push40_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 9.5 (0.5)            ; 9.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38112_push40_atax37|thei_llvm_fpga_push_i1_exitcond38112_push40_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38112_push40_atax37|thei_llvm_fpga_push_i1_exitcond38112_push40_atax1|fifo|fifo                                                                                                                                                                         ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_forked105108_push37_atax33|                                                                               ; 9.4 (0.0)            ; 9.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked105108_push37_atax33                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i1_forked105108_push37_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_forked105108_push37_atax1|                                                                             ; 9.4 (0.0)            ; 9.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked105108_push37_atax33|thei_llvm_fpga_push_i1_forked105108_push37_atax1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 9.4 (0.5)            ; 9.4 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked105108_push37_atax33|thei_llvm_fpga_push_i1_forked105108_push37_atax1|fifo                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 8.9 (8.9)            ; 8.9 (8.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked105108_push37_atax33|thei_llvm_fpga_push_i1_forked105108_push37_atax1|fifo|fifo                                                                                                                                                                           ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration64_atax7|                                                                                  ; 3.3 (0.0)            ; 3.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration64_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration64_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration64_atax1|                                                                               ; 3.3 (0.0)            ; 3.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration64_atax7|thei_llvm_fpga_push_i1_lastiniteration64_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 3.3 (0.3)            ; 3.8 (0.3)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration64_atax7|thei_llvm_fpga_push_i1_lastiniteration64_atax1|fifo                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration64_atax7|thei_llvm_fpga_push_i1_lastiniteration64_atax1|fifo|fifo                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp74114_push41_atax39|                                                                                ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74114_push41_atax39                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_notcmp74114_push41_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp74114_push41_atax1|                                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74114_push41_atax39|thei_llvm_fpga_push_i1_notcmp74114_push41_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 9.5 (0.9)            ; 9.5 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74114_push41_atax39|thei_llvm_fpga_push_i1_notcmp74114_push41_atax1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74114_push41_atax39|thei_llvm_fpga_push_i1_notcmp74114_push41_atax1|fifo|fifo                                                                                                                                                                             ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond72_atax25|                                                                                     ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond72_atax25                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond72_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond72_atax1|                                                                                   ; 10.9 (0.0)           ; 10.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond72_atax25|thei_llvm_fpga_push_i1_notexitcond72_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 10.9 (0.8)           ; 10.9 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond72_atax25|thei_llvm_fpga_push_i1_notexitcond72_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond72_atax25|thei_llvm_fpga_push_i1_notexitcond72_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups65_push36_atax28|                                                                                 ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups65_push36_atax28                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups65_push36_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups65_push36_atax1|                                                                               ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups65_push36_atax28|thei_llvm_fpga_push_i2_cleanups65_push36_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 10.5 (0.7)           ; 10.5 (0.8)                       ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups65_push36_atax28|thei_llvm_fpga_push_i2_cleanups65_push36_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups65_push36_atax28|thei_llvm_fpga_push_i2_cleanups65_push36_atax1|fifo|fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_137_push35_atax20|                                                                                     ; 27.9 (0.0)           ; 33.4 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_137_push35_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_137_push35_atax1|                                                                                   ; 27.9 (0.0)           ; 33.4 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 27.9 (0.6)           ; 33.4 (0.6)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 27.0 (27.0)          ; 32.8 (32.8)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push35_atax20|thei_llvm_fpga_push_i32_j_137_push35_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|                                                                              ; 22.7 (0.0)           ; 24.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i64_idxprom27109_push38_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|                                                                            ; 22.7 (0.0)           ; 24.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 22.7 (1.5)           ; 24.3 (1.7)                       ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 18.9 (0.7)           ; 20.0 (1.5)                       ; 1.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                ; 18.2 (18.2)          ; 18.5 (18.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo                                                                                                                                                                    ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                                            ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|staging_reg                                                                                                                                                                  ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|                                                                          ; 19.3 (0.0)           ; 22.0 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv30_push33_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|                                                                        ; 19.3 (0.0)           ; 22.0 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 19.3 (0.8)           ; 22.0 (0.8)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 18.5 (18.5)          ; 21.2 (21.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv30_push33_atax1|fifo|fifo                                                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|                                                                        ; 20.9 (0.0)           ; 23.0 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_p67f32_arrayidx2812111_push39_0            ; N/A          ;
;                               |thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|                                                                      ; 20.9 (0.0)           ; 23.0 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 20.9 (1.5)           ; 23.0 (1.5)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                   ; 17.2 (1.0)           ; 19.2 (1.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                ; 16.2 (16.2)          ; 18.2 (18.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|fifo|fifo                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812111_push39_atax1|fifo|staging_reg                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                |thebb_atax_B7_sr_1_aunroll_x|                                                                                                                ; 5.2 (5.2)            ; 21.3 (21.3)                      ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B7_sr_1                                                  ; N/A          ;
;                |thebb_atax_B8|                                                                                                                               ; 109.4 (0.0)          ; 148.1 (0.0)                      ; 39.2 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 87 (0)              ; 216 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B8                                                       ; N/A          ;
;                   |thebb_atax_B8_stall_region|                                                                                                               ; 109.4 (3.6)          ; 148.1 (4.0)                      ; 39.2 (0.4)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 87 (9)              ; 216 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B8_stall_region                                          ; N/A          ;
;                      |thebubble_out_stall_entry_1_reg|                                                                                                       ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                             ; 21.8 (0.0)           ; 30.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 21.8 (0.0)           ; 30.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 21.8 (0.0)           ; 30.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 21.8 (2.7)           ; 30.5 (3.5)                       ; 9.2 (0.8)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 3.8 (4.0)            ; 5.5 (4.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                   ; dpram_qp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.3 (4.5)            ; 6.0 (4.5)                        ; 2.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                                                          ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0                       ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0_reg                   ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1                                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|                                                                          ; 54.0 (0.3)           ; 76.4 (0.5)                       ; 22.4 (0.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (1)              ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c0_in_for_inc40_s_c0_enter189_atax3                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|                                                        ; 31.5 (0.0)           ; 39.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x                                                                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_inc40_s_c0_exit193_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|                                           ; 28.5 (0.0)           ; 36.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x                                                                                                                                                                                               ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000t193_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|                                                            ; 28.5 (0.0)           ; 36.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 28.5 (2.5)           ; 36.0 (3.3)                       ; 7.5 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.0 (5.0)            ; 6.3 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                               ; dpram_pp42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_full_detector|                                                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_full_detector                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_full_detector|                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_full_detector                                                                                                                     ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter189_atax0_aunroll_x|                                                                 ; 22.2 (21.5)          ; 36.9 (24.0)                      ; 14.7 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 85 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter189_atax0_aunroll_x                                                                                                                                                                                                                                                                                              ; atax_i_sfc_logic_s_c0_in_for_inc40_s_c0_enter189_atax0           ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax18_atax3|                                                                                         ; 0.7 (0.7)            ; 12.9 (12.9)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter189_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax18_atax3                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_mem_unnamed_18_atax0                            ; N/A          ;
;                      |theredist1_stall_entry_o6_9_fifo|                                                                                                      ; 22.5 (0.0)           ; 29.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                               ; 22.5 (0.0)           ; 29.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                   ; 22.5 (0.0)           ; 29.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 22.5 (3.7)           ; 29.3 (4.5)                       ; 6.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (4)              ; 36 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 4.0 (4.0)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                            ; dpram_vn42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                         ; 4.0 (4.0)            ; 6.0 (4.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                          ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B8_sr_0_aunroll_x|                                                                                                                ; 10.0 (10.0)          ; 23.3 (23.3)                      ; 13.3 (13.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B8_sr_0                                                  ; N/A          ;
;                |thebb_atax_B9|                                                                                                                               ; 175.3 (0.0)          ; 293.6 (0.0)                      ; 121.1 (0.0)                                       ; 2.8 (0.0)                        ; 40.0 (0.0)           ; 105 (0)             ; 574 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B9                                                       ; N/A          ;
;                   |theatax_B9_branch|                                                                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B9_branch                                                   ; N/A          ;
;                   |theatax_B9_merge|                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B9_merge                                                    ; N/A          ;
;                   |thebb_atax_B9_stall_region|                                                                                                               ; 173.5 (0.0)          ; 291.2 (0.0)                      ; 120.6 (0.0)                                       ; 2.8 (0.0)                        ; 40.0 (0.0)           ; 101 (0)             ; 571 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B9_stall_region                                          ; N/A          ;
;                      |theatax_B9_merge_reg_aunroll_x|                                                                                                        ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B9_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|                                                                       ; 152.5 (0.3)          ; 270.2 (0.5)                      ; 120.4 (0.2)                                       ; 2.6 (0.0)                        ; 40.0 (0.0)           ; 100 (1)             ; 529 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body48_s_c0_enter20116_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|                                                       ; 21.7 (0.3)           ; 29.3 (0.5)                       ; 8.1 (0.2)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body48_s_c0_exit213_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|                                          ; 18.3 (0.0)           ; 26.0 (0.0)                       ; 8.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t213_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|                                                           ; 18.3 (0.0)           ; 26.0 (0.0)                       ; 8.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 18.3 (1.8)           ; 26.0 (3.0)                       ; 8.2 (1.2)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 30 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_rp42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_full_detector|                                                ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_full_detector|                                             ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|                                                              ; 130.5 (37.8)         ; 240.4 (52.5)                     ; 112.1 (15.1)                                      ; 2.1 (0.4)                        ; 30.0 (0.0)           ; 78 (34)             ; 493 (118)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body48_s_c0_enter20116_atax0        ; N/A          ;
;                            |i_masked55_atax43_delay|                                                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|i_masked55_atax43_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist10_i_masked55_atax43_q_9|                                                                                                  ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist10_i_masked55_atax43_q_9                                                                                                                                                                                                                                                         ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist12_i_llvm_fpga_pop_i1_notcmp74115_pop47_atax46_out_data_out_9|                                                             ; 0.0 (0.0)            ; 2.2 (2.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist12_i_llvm_fpga_pop_i1_notcmp74115_pop47_atax46_out_data_out_9                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist14_i_llvm_fpga_pop_i1_exitcond38113_pop46_atax44_out_data_out_9|                                                           ; 0.5 (0.5)            ; 2.2 (2.2)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist14_i_llvm_fpga_pop_i1_exitcond38113_pop46_atax44_out_data_out_9                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist16_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_4_mem_dmem|                                                               ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_4_mem_dmem                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                                       ; altera_syncram_k172                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 20.0 (20.0)          ; 20.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop48_atax22_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                           ; altsyncram_7la4                                                  ; N/A          ;
;                            |redist20_i_first_cleanup_xor52_atax4_q_8|                                                                                        ; 0.0 (0.0)            ; 2.2 (2.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist20_i_first_cleanup_xor52_atax4_q_8                                                                                                                                                                                                                                               ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist8_sync_together102_aunroll_x_in_i_valid_8|                                                                                 ; 0.2 (0.2)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist8_sync_together102_aunroll_x_in_i_valid_8                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist9_i_memcoalesce_bitcast_atax_fpgaunique_31_atax11_vt_join_q_8_mem_dmem|                                                    ; 10.0 (0.0)           ; 11.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_31_atax11_vt_join_q_8_mem_dmem                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.0 (0.0)           ; 11.5 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_31_atax11_vt_join_q_8_mem_dmem|auto_generated                                                                                                                                                                                            ; altera_syncram_a272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                               ; 10.0 (10.0)          ; 11.5 (11.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_31_atax11_vt_join_q_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; altsyncram_tla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add117_atax24|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add117_atax24                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add118_atax27|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add118_atax27                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add119_atax28|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add119_atax28                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add120_atax29|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add120_atax29                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1510_atax20_aunroll_x|                                                       ; 17.9 (16.0)          ; 60.4 (58.6)                      ; 43.5 (43.6)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 131 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1510_atax20_aunroll_x                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_1510_atax0      ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1510_atax1|                                                               ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1510_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1510_atax1                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1510_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1510_atax1|pipelined_read                                                                                                                                ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1612_atax14_aunroll_x|                                                       ; 19.2 (16.9)          ; 48.9 (46.4)                      ; 30.2 (30.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (0)               ; 131 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1612_atax14_aunroll_x                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_1612_atax0      ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1612_atax1|                                                               ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1612_atax14_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1612_atax1                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1612_atax14_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1612_atax1|pipelined_read                                                                                                                                ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_511_atax30_aunroll_x|                                                                                  ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_511_atax30_aunroll_x                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_mem_memdep_511_0                                ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_511_atax1|                                                                                          ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_511_atax30_aunroll_x|thei_llvm_fpga_mem_memdep_511_atax1                                                                                                                                                                                                     ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                                           ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_511_atax30_aunroll_x|thei_llvm_fpga_mem_memdep_511_atax1|pipelined_write                                                                                                                                                                                     ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going46_atax6|                                                                                      ; 1.8 (0.0)            ; 1.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going46_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going46_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going46_atax1|                                                                                   ; 1.8 (0.0)            ; 1.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going46_atax6|thei_llvm_fpga_pipeline_keep_going46_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going46_atax6|thei_llvm_fpga_pipeline_keep_going46_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                                      ; 1.2 (0.0)            ; 1.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going46_atax6|thei_llvm_fpga_pipeline_keep_going46_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                                            ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going46_atax6|thei_llvm_fpga_pipeline_keep_going46_atax1|push|staging_reg                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_pop48_atax22|                                                                                             ; 0.4 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop48_atax22                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_pop_f32_pop48_0                                 ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_pop48_atax1|                                                                                           ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop48_atax22|thei_llvm_fpga_pop_f32_pop48_atax1                                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond38113_pop46_atax44|                                                                                ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond38113_pop46_atax44                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i1_exitcond38113_pop46_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond38113_pop46_atax1|                                                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond38113_pop46_atax44|thei_llvm_fpga_pop_i1_exitcond38113_pop46_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp74115_pop47_atax46|                                                                                  ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp74115_pop47_atax46                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i1_notcmp74115_pop47_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp74115_pop47_atax1|                                                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp74115_pop47_atax46|thei_llvm_fpga_pop_i1_notcmp74115_pop47_atax1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups49_pop44_atax2|                                                                                    ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups49_pop44_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups49_pop44_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups49_pop44_atax1|                                                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups49_pop44_atax2|thei_llvm_fpga_pop_i2_cleanups49_pop44_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_235_pop43_atax8|                                                                                        ; 1.0 (0.0)            ; 1.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop43_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_235_pop43_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_235_pop43_atax1|                                                                                     ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop43_atax8|thei_llvm_fpga_pop_i32_j_235_pop43_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i5_fpga_indvars_iv33_pop42_atax33|                                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv33_pop42_atax33                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i5_fpga_indvars_iv33_pop42_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i5_fpga_indvars_iv33_pop42_atax1|                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv33_pop42_atax33|thei_llvm_fpga_pop_i5_fpga_indvars_iv33_pop42_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom27110_pop45_atax16|                                                                                ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27110_pop45_atax16                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i64_idxprom27110_pop45_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom27110_pop45_atax1|                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27110_pop45_atax16|thei_llvm_fpga_pop_i64_idxprom27110_pop45_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_push48_atax23|                                                                                           ; 4.9 (0.0)            ; 14.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_f32_push48_atax23                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_push_f32_push48_0                               ; N/A          ;
;                               |thei_llvm_fpga_push_f32_push48_atax1|                                                                                         ; 4.9 (0.0)            ; 14.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_f32_push48_atax23|thei_llvm_fpga_push_f32_push48_atax1                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 4.9 (4.9)            ; 14.3 (14.3)                      ; 9.5 (9.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_f32_push48_atax23|thei_llvm_fpga_push_f32_push48_atax1|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond38113_push46_atax45|                                                                              ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38113_push46_atax45                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i1_exitcond38113_push46_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond38113_push46_atax1|                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38113_push46_atax45|thei_llvm_fpga_push_i1_exitcond38113_push46_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond38113_push46_atax45|thei_llvm_fpga_push_i1_exitcond38113_push46_atax1|staging_reg                                                                                                                                                                       ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration48_atax7|                                                                                  ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration48_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration48_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration48_atax1|                                                                               ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration48_atax7|thei_llvm_fpga_push_i1_lastiniteration48_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration48_atax7|thei_llvm_fpga_push_i1_lastiniteration48_atax1|staging_reg                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp74115_push47_atax47|                                                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74115_push47_atax47                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_notcmp74115_push47_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp74115_push47_atax1|                                                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74115_push47_atax47|thei_llvm_fpga_push_i1_notcmp74115_push47_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp74115_push47_atax47|thei_llvm_fpga_push_i1_notcmp74115_push47_atax1|staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond56_atax37|                                                                                     ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond56_atax37                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond56_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond56_atax1|                                                                                   ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond56_atax37|thei_llvm_fpga_push_i1_notexitcond56_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                               ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond56_atax37|thei_llvm_fpga_push_i1_notexitcond56_atax1|staging_reg                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups49_push44_atax40|                                                                                 ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups49_push44_atax40                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups49_push44_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups49_push44_atax1|                                                                               ; 1.0 (0.2)            ; 1.1 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups49_push44_atax40|thei_llvm_fpga_push_i2_cleanups49_push44_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups49_push44_atax40|thei_llvm_fpga_push_i2_cleanups49_push44_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_235_push43_atax32|                                                                                     ; 3.6 (0.0)            ; 4.0 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push43_atax32                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_235_push43_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_235_push43_atax1|                                                                                   ; 3.6 (0.2)            ; 4.0 (0.3)                        ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push43_atax32|thei_llvm_fpga_push_i32_j_235_push43_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push43_atax32|thei_llvm_fpga_push_i32_j_235_push43_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42|                                                                          ; 1.8 (0.0)            ; 2.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i5_fpga_indvars_iv33_push42_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax1|                                                                        ; 1.8 (0.0)            ; 2.1 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 1.8 (1.8)            ; 2.1 (2.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom27110_push45_atax17|                                                                              ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27110_push45_atax17                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i64_idxprom27110_push45_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom27110_push45_atax1|                                                                            ; 2.0 (0.2)            ; 3.0 (0.2)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27110_push45_atax17|thei_llvm_fpga_push_i64_idxprom27110_push45_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                      ; 1.8 (1.8)            ; 2.8 (2.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27110_push45_atax17|thei_llvm_fpga_push_i64_idxprom27110_push45_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B9_sr_1_aunroll_x|                                                                                                                ; 5.4 (5.4)            ; 18.5 (18.5)                      ; 13.3 (13.3)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B9_sr_1                                                  ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going46_atax6_sr|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going46_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going46_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going62_atax6_sr|                                                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going62_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going62_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|                                                                                       ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pipeline_keep_going62_6_valid_fifo              ; N/A          ;
;                   |thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|                                                                                    ; 2.3 (0.3)            ; 2.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                      |fifo|                                                                                                                                  ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |counter|                                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going62_atax6_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going76_atax2_sr|                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going76_atax2_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going76_2_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going83_atax6_sr|                                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going83_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going83_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going97_atax0_sr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going97_atax0_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going97_0_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_atax2_sr|                                                                                                 ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pipeline_keep_going_2_sr                        ; N/A          ;
;                |theloop_limiter_atax0|                                                                                                                       ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_0                                              ; N/A          ;
;                   |thelimiter|                                                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax1|                                                                                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_1                                              ; N/A          ;
;                   |thelimiter|                                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax2|                                                                                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_2                                              ; N/A          ;
;                   |thelimiter|                                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax3|                                                                                                                       ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_3                                              ; N/A          ;
;                   |thelimiter|                                                                                                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax4|                                                                                                                       ; 3.0 (0.0)            ; 3.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_4                                              ; N/A          ;
;                   |thelimiter|                                                                                                                               ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax5|                                                                                                                       ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_5                                              ; N/A          ;
;                   |thelimiter|                                                                                                                               ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                                                        ; 431.2 (0.0)          ; 699.4 (0.0)                      ; 271.2 (0.0)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 378 (0)             ; 1283 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_internal_ic_5328540651880857193                             ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[10].a|                                                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[10].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[11].a|                                                                                                                                        ; 174.3 (174.3)        ; 173.9 (173.9)                    ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 290 (290)           ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[11].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[1].a|                                                                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[2].a|                                                                                                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[3].a|                                                                                                                                         ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[4].a|                                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[5].a|                                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[5].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[6].a|                                                                                                                                         ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[6].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[7].a|                                                                                                                                         ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[7].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[8].a|                                                                                                                                         ; 0.7 (0.7)            ; 1.8 (1.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[8].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[9].a|                                                                                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[9].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                                                                       ; 17.4 (17.4)          ; 39.9 (39.9)                      ; 22.7 (22.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[10].dp|                                                                                                                                      ; 21.2 (21.2)          ; 21.2 (21.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[10].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[11].dp|                                                                                                                                      ; 9.4 (9.4)            ; 27.8 (27.8)                      ; 18.5 (18.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[11].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[12].dp|                                                                                                                                      ; 9.5 (9.5)            ; 24.5 (24.5)                      ; 15.0 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[12].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[13].dp|                                                                                                                                      ; 12.3 (12.3)          ; 24.2 (24.2)                      ; 12.2 (12.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[13].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[14].dp|                                                                                                                                      ; 21.7 (21.7)          ; 21.8 (21.8)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[14].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                                                       ; 25.7 (25.7)          ; 25.5 (25.5)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                                                                       ; 5.3 (5.3)            ; 29.7 (29.7)                      ; 24.3 (24.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[3].dp|                                                                                                                                       ; 7.5 (7.5)            ; 45.5 (45.5)                      ; 38.2 (38.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[4].dp|                                                                                                                                       ; 18.9 (18.9)          ; 39.5 (39.5)                      ; 20.8 (20.8)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[5].dp|                                                                                                                                       ; 1.4 (1.4)            ; 39.2 (39.2)                      ; 38.0 (38.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[6].dp|                                                                                                                                       ; 27.9 (27.9)          ; 36.3 (36.3)                      ; 8.5 (8.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[7].dp|                                                                                                                                       ; 9.8 (9.8)            ; 28.0 (28.0)                      ; 18.7 (18.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[8].dp|                                                                                                                                       ; 6.6 (6.6)            ; 27.2 (27.2)                      ; 20.6 (20.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[8].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[9].dp|                                                                                                                                       ; 5.8 (5.8)            ; 30.3 (30.3)                      ; 25.0 (25.0)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[9].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[0].m_endp|                                                                                                                                    ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[10].m_endp|                                                                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[10].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[11].m_endp|                                                                                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[11].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[12].m_endp|                                                                                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[12].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[4].m_endp|                                                                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[4].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[5].m_endp|                                                                                                                                    ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[5].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[6].m_endp|                                                                                                                                    ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[6].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[7].m_endp|                                                                                                                                    ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[7].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[8].m_endp|                                                                                                                                    ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[8].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[9].m_endp|                                                                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[9].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |s.s_endp|                                                                                                                                       ; 29.4 (0.0)           ; 42.0 (0.0)                       ; 12.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                         ; 28.2 (21.3)          ; 40.2 (30.7)                      ; 12.0 (9.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 88 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                                                ; 6.8 (6.8)            ; 9.5 (9.5)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; N/A          ;
;                |wrp|                                                                                                                                         ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_slave_wrp                                                 ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                                             ; -0.2 (-0.2)          ; 0.2 (0.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_to_avm                                                    ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                                                         ; 24.2 (24.2)          ; 112.6 (112.6)                    ; 88.9 (88.9)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 285 (285)                 ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower_m20k_true_dual_port                                ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                               ; altera_syncram_sm33                                              ; N/A          ;
;                            |altsyncram1|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                   ; altsyncram_4jd4                                                  ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_9309735034147785079                             ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|                                                                                ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_17338530708377668974                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                                                         ; 7.2 (7.2)            ; 19.9 (19.9)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 45 (45)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                             ; altera_syncram_oo82                                              ; N/A          ;
;                            |altsyncram1|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; altsyncram_0ba4                                                  ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                                                         ; 95.5 (14.5)          ; 143.8 (62.5)                     ; 48.8 (48.5)                                       ; 0.5 (0.5)                        ; 80.0 (0.0)           ; 0 (0)               ; 149 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 81.0 (0.0)           ; 81.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_ECC.hld_ram_ecc_inst|                                                                                                                    ; 81.0 (0.0)           ; 81.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; hld_ram_ecc                                                      ; N/A          ;
;                   |hld_ram_tall_depth_stitch_inst|                                                                                                           ; 81.0 (0.0)           ; 81.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_ram_tall_depth_stitch                                        ; N/A          ;
;                      |GEN_BOT.hld_ram_remaining_width_inst|                                                                                                  ; 81.0 (0.0)           ; 81.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst                                                                                                                                                                                                                                                                                                                                  ; hld_ram_remaining_width                                          ; N/A          ;
;                         |GEN_LEFT.hld_ram_bits_per_enable_inst|                                                                                              ; 81.0 (0.0)           ; 81.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst                                                                                                                                                                                                                                                                                            ; hld_ram_bits_per_enable                                          ; N/A          ;
;                            |GEN_LOWER.hld_ram_lower_inst|                                                                                                    ; 81.0 (0.0)           ; 81.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                               ; hld_ram_lower                                                    ; N/A          ;
;                               |MLAB.hld_ram_lower_mlab_simple_dual_port_inst|                                                                                ; 81.0 (1.0)           ; 81.3 (1.3)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                 ; hld_ram_lower_mlab_simple_dual_port                              ; N/A          ;
;                                  |altdpram_inst|                                                                                                             ; 80.0 (0.0)           ; 80.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst                                                                                                                                                                                                   ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 80.0 (80.0)          ; 80.0 (80.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 80.0 (80.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                    ; dpram_e282                                                       ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_12496951709681246220                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                                                                ; 8.3 (0.0)            ; 10.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_8690174899679214966                             ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;             |s.s_endp|                                                                                                                                       ; 6.5 (0.0)            ; 8.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                         ; 6.5 (1.2)            ; 8.5 (1.8)                        ; 2.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                                                ; 5.3 (5.3)            ; 6.7 (6.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|                                                                                         ; 26.8 (26.8)          ; 81.3 (79.8)                      ; 54.5 (53.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 236 (233)                 ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem2x                                                        ; N/A          ;
;             |acl_mem1x_inst|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;                |hld_ram_inst|                                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                   |GEN_LOWER.hld_ram_lower_inst|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                      |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                         |altera_syncram_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                            |auto_generated|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                              ; altera_syncram_1l82                                              ; N/A          ;
;                               |altsyncram1|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                  ; altsyncram_97a4                                                  ; N/A          ;
;             |acl_reset_handler_clk2x_inst|                                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 3.6 (0.0)            ; 3.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_11364079139611906517                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 22,102 / 664,374 ( 3 % )  ;
; C27 interconnects            ; 40 / 12,769 ( < 1 % )     ;
; C4 interconnects             ; 11,297 / 514,392 ( 2 % )  ;
; Direct links                 ; 3,554 / 664,374 ( < 1 % ) ;
; Global clocks                ; 3 / 32 ( 9 % )            ;
; Periphery clocks             ; 0 / 410 ( 0 % )           ;
; R3 interconnects             ; 7,904 / 246,936 ( 3 % )   ;
; R32 interconnects            ; 33 / 28,257 ( < 1 % )     ;
; R32/C27 interconnect drivers ; 66 / 74,920 ( < 1 % )     ;
; R6 interconnects             ; 13,597 / 527,108 ( 3 % )  ;
; Regional clock lefts         ; 0 / 8 ( 0 % )             ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )             ;
; Regional clock out tops      ; 0 / 8 ( 0 % )             ;
; Regional clock rights        ; 0 / 8 ( 0 % )             ;
; Regional clocks              ; 0 / 8 ( 0 % )             ;
; Spine buffers                ; 6 / 220 ( 3 % )           ;
; Spine clocks                 ; 10 / 330 ( 3 % )          ;
; Spine feedthroughs           ; 0 / 224 ( 0 % )           ;
+------------------------------+---------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 2586.6            ;
; clock           ; clock2x              ; 86.8              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][4]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][4]                                                                                                                                                                                                                                                                                                                                       ; 1.805             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][4]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]                                                                                                                                                                                                                                                                                                                                       ; 1.771             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][2]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][2]                                                                                                                                                                                                                                                                                                                                       ; 1.766             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][3]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]                                                                                                                                                                                                                                                                                                                                       ; 1.765             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][5]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]                                                                                                                                                                                                                                                                                                                                       ; 1.754             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][0]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][0]                                                                                                                                                                                                                                                                                                                                     ; 1.752             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][2]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]                                                                                                                                                                                                                                                                                                                                       ; 1.749             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][0]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]                                                                                                                                                                                                                                                                                                                                       ; 1.741             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_write_1x[1]                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                                                                                                                                                                                                                                                                                            ; 1.736             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][3]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][3]                                                                                                                                                                                                                                                                                                                                     ; 1.735             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][18]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][18]                                                                                                                                                                                                                                                                                                                                    ; 1.733             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|toggle_1x                                                                                                                                                                                                                                                                                    ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|toggle_2x                                                                                                                                                                                                                                                                                                                                              ; 1.732             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[3][1]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]                                                                                                                                                                                                                                                                                                                                       ; 1.715             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][2]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][2]                                                                                                                                                                                                                                                                                                                                     ; 1.707             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][22]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][22]                                                                                                                                                                                                                                                                                                                                    ; 1.705             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][0]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][0]                                                                                                                                                                                                                                                                                                                                       ; 1.704             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][23]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][23]                                                                                                                                                                                                                                                                                                                                    ; 1.696             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][16]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][16]                                                                                                                                                                                                                                                                                                                                    ; 1.689             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][13]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][13]                                                                                                                                                                                                                                                                                                                                    ; 1.683             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][14]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][14]                                                                                                                                                                                                                                                                                                                                    ; 1.680             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][5]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][5]                                                                                                                                                                                                                                                                                                                                       ; 1.678             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][10]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][10]                                                                                                                                                                                                                                                                                                                                    ; 1.678             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][21]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][21]                                                                                                                                                                                                                                                                                                                                    ; 1.673             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][6]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][6]                                                                                                                                                                                                                                                                                                                                     ; 1.671             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][3]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][3]                                                                                                                                                                                                                                                                                                                                       ; 1.671             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][5]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][5]                                                                                                                                                                                                                                                                                                                                     ; 1.670             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][31]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][31]                                                                                                                                                                                                                                                                                                                                    ; 1.667             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][15]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][15]                                                                                                                                                                                                                                                                                                                                    ; 1.667             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][7]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][7]                                                                                                                                                                                                                                                                                                                                     ; 1.667             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][20]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][20]                                                                                                                                                                                                                                                                                                                                    ; 1.663             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][17]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][17]                                                                                                                                                                                                                                                                                                                                    ; 1.660             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][19]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][19]                                                                                                                                                                                                                                                                                                                                    ; 1.653             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][26]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][26]                                                                                                                                                                                                                                                                                                                                    ; 1.649             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][28]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][28]                                                                                                                                                                                                                                                                                                                                    ; 1.642             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][11]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][11]                                                                                                                                                                                                                                                                                                                                    ; 1.640             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][8]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][8]                                                                                                                                                                                                                                                                                                                                     ; 1.639             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][25]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][25]                                                                                                                                                                                                                                                                                                                                    ; 1.638             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][1]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][1]                                                                                                                                                                                                                                                                                                                                     ; 1.637             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][12]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][12]                                                                                                                                                                                                                                                                                                                                    ; 1.636             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][1]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][1]                                                                                                                                                                                                                                                                                                                                       ; 1.631             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][4]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][4]                                                                                                                                                                                                                                                                                                                                     ; 1.629             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][27]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][27]                                                                                                                                                                                                                                                                                                                                    ; 1.629             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[1][0]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[1][0]                                                                                                                                                                                                                                                                                                                                       ; 1.629             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][24]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][24]                                                                                                                                                                                                                                                                                                                                    ; 1.623             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][30]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][30]                                                                                                                                                                                                                                                                                                                                    ; 1.613             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][9]                                                                                                                                                                                                                                                                       ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][9]                                                                                                                                                                                                                                                                                                                                     ; 1.612             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][3]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][3]                                                                                                                                                                                                                                                                                                                                       ; 1.587             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][5]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][5]                                                                                                                                                                                                                                                                                                                                       ; 1.572             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][1]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][1]                                                                                                                                                                                                                                                                                                                                       ; 1.572             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_writedata_1x[1][29]                                                                                                                                                                                                                                                                      ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|writedata_2x[1][29]                                                                                                                                                                                                                                                                                                                                    ; 1.566             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][4]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][4]                                                                                                                                                                                                                                                                                                                                       ; 1.516             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_address_1x[4][2]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|address_2x[2][2]                                                                                                                                                                                                                                                                                                                                       ; 1.496             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|staging_reg|r_valid                                                                                                                                                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.905             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax34|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|fifo|data[0][0]                                                                                                                                                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.880             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond56_atax37|thei_llvm_fpga_push_i1_notexitcond56_atax1|staging_reg|r_valid                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.800             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                       ; 0.798             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.797             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond56_atax37|thei_llvm_fpga_push_i1_notexitcond56_atax1|staging_reg|r_data[0]                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.790             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist1_sync_together102_aunroll_x_in_c0_eni6200_1_tpl_1_q[0]                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.786             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[10].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                       ; 0.752             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[9].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                       ; 0.749             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[8].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                       ; 0.742             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax42|thei_llvm_fpga_push_i5_fpga_indvars_iv33_push42_atax1|fifo|r_data_NO_SHIFT_REG[4] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.723             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                       ; 0.714             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.700             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg|r_valid                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.700             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going62_atax6|thei_llvm_fpga_pipeline_keep_going62_atax1|push|fifo|staging_reg|r_valid                      ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                   ; 0.686             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|data[0][0]                                                                                                                                                   ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.680             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.679             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                       ; 0.678             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                       ; 0.650             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop27_atax1|thei_llvm_fpga_pop_i4_cleanups_pop27_atax1_reg|i_llvm_fpga_pop_i4_cleanups_pop27_atax1_reg_valid_reg_q[0]                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push27_atax53|thei_llvm_fpga_push_i4_cleanups_push27_atax1|fifo|fifo|fifo|data[0][0]                                                                                                                                                                                                         ; 0.608             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax45|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                      ; 0.536             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[14].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                       ; 0.535             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                                                                                                                                                    ; 0.533             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo|data[0][0]                                                                                                                                               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.525             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going46_atax6|thei_llvm_fpga_pipeline_keep_going46_atax1|push|staging_reg|r_valid                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.523             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|staging_reg|r_data[0]                                                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.514             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[1]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                   ; 0.505             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                                                                                                                                                    ; 0.502             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_16_atax12|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ_high_reset[1]~reg0                                                                                                                                                                         ; 0.490             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going46_atax6_sr|sr_valid_q[0]                                                                                                                                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.489             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.488             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                   ; 0.482             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[13].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                       ; 0.482             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                              ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                                  ; 0.481             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[2]                                                                                                                                                                                                                                                                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                   ; 0.479             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_atax_B12_merge_reg_aunroll_x_fromReg2[0]                                                                                                                                                                                                                                                                              ; 0.479             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                                  ; 0.476             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|redist7_sync_together102_aunroll_x_in_i_valid_1_q[0]                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.473             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_i_next_initerations_atax12_vt_join_fromReg1[0]                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop26_atax3_fromReg0[0]                                                                                                                                                                                                                                                               ; 0.470             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_15_atax10|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ_high_reset[1]~reg0                                                                                                                                                                         ; 0.469             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax31|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|staging_reg|r_valid                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|SE_out_atax_B12_merge_reg_aunroll_x_fromReg2[0]                                                                                                                                                                                                                                                                              ; 0.467             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax36|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|staging_reg|r_valid                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                         ; 0.467             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups49_push44_atax40|thei_llvm_fpga_push_i2_cleanups49_push44_atax1|fifo|r_data_NO_SHIFT_REG[0]               ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.464             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                                  ; 0.464             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                            ; 0.462             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|fifo|fifo|data[0][4]           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter16615_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27109_push38_atax11|thei_llvm_fpga_push_i64_idxprom27109_push38_atax1|fifo|staging_reg|r_data[4]                                                                    ; 0.462             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter20116_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going46_atax6|thei_llvm_fpga_pipeline_keep_going46_atax1|push|staging_reg|r_data[0]                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|valid_out_ES ; 0.462             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                                                                                                                                ; 0.459             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                           ;
+--------------------------------------------------------+---------------+------+
; Resource                                               ; Usage         ; %    ;
+--------------------------------------------------------+---------------+------+
;                                                        ;               ;      ;
; Programmable power technology high-speed tiles         ; 397 / 3,531   ; 11 % ;
; Programmable power technology low-power tiles          ; 3,134 / 3,531 ; 89 % ;
;     -- low-power tiles that are used by the design     ; 212 / 3,134   ; 7 %  ;
;     -- unused tiles (low-power)                        ; 2,922 / 3,134 ; 93 % ;
;                                                        ;               ;      ;
; Programmable power technology high-speed LAB tiles     ; 368 / 2,642   ; 14 % ;
; Programmable power technology low-power LAB tiles      ; 2,274 / 2,642 ; 86 % ;
;     -- low-power LAB tiles that are used by the design ; 177 / 2,274   ; 8 %  ;
;     -- unused LAB tiles (low-power)                    ; 2,097 / 2,274 ; 92 % ;
;                                                        ;               ;      ;
+--------------------------------------------------------+---------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit228_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                            ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist0_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_1_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_masked_atax44_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist12_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_llvm_fpga_pop_i1_memdep_phi25_pop25_atax7_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_i_llvm_fpga_pop_i1_memdep_phi23_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_i_first_cleanup_xor_atax23_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_i_first_cleanup_xor_atax23_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_i_first_cleanup_xor_atax23_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_first_cleanup_xor_atax23_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                               ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter22113_atax38_aunroll_x_out_c0_exit228_3_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_arrayidx73_atax0_dupName_0_trunc_sel_x_b_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_arrayidx7124_atax0_shift_join_x_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                              ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                              ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                             ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                              ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp95_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                            ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                      ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter14812_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit156_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter16615_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit178_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter189_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit193_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                               ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                            ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter20116_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit213_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                  ;
+----------------------+----------------------------------------------------------------------------+
; Option               ; Usage                                                                      ;
+----------------------+----------------------------------------------------------------------------+
; Initialization file: ; /home/slowe8/HLSDataset/polybench/atax/src/atax_10.prj/quartus/quartus.ini ;
+----------------------+----------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 00:07:05 2023
    Info: System process ID: 454146
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_10.prj/quartus/quartus.ini
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "component_atax".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02.
Info (119006): Selected device 10CX220YF780I5G for design "quartus_compile"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:09
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AE10
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 12 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 12 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (13173): clock~CLKENA0 (14121 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1D_G_I6
    Info (13173): clock2x~CLKENA0 (147 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21
    Info (13173): atax_inst|resetn~CLKENA0 (3643 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I23
Info (20360): 4 wire LUT(s) were inserted to tie-off unconnected input partition boundary ports in the design.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
    Info (332111):    0.500      clock2x
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1673 registers into blocks of type MLAB cell
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:00:30
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during Placement is 2.19 seconds.
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 2.64 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:29
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:22
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5171 megabytes
    Info: Processing ended: Wed Dec 13 00:09:25 2023
    Info: Elapsed time: 00:02:20
    Info: System process ID: 454146


