Checking out Encounter license ...
[05/15 15:26:06     0s] Virtuoso_Digital_Implem 14.1 license checkout succeeded.
[05/15 15:26:06     0s] 	Maximum number of instance allowed (1 x 50000).
[05/15 15:26:06     0s] SGN Version : 10.10-p122 (27-Nov-2013) (64 bit executable)
[05/15 15:26:07     0s] This Encounter release has been compiled with OA version 22.43-p033.
[05/15 15:26:08     0s] 
[05/15 15:26:08     1s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[05/15 15:26:11     3s] @(#)CDS: Encounter v14.14-s028_1 (64bit) 09/15/2014 13:21 (Linux 2.6)
[05/15 15:26:11     3s] @(#)CDS: NanoRoute v14.14-s012 NR140903-2301/14_14-UB (database version 2.30, 241.6.1) {superthreading v1.19}
[05/15 15:26:11     3s] @(#)CDS: CeltIC v14.14-s011_1 (64bit) 09/01/2014 04:04:31 (Linux 2.6.18-194.el5)
[05/15 15:26:11     3s] @(#)CDS: AAE 14.14-s011 (64bit) 09/15/2014 (Linux 2.6.18-194.el5)
[05/15 15:26:11     3s] @(#)CDS: CTE 14.14-s011_1 (64bit) Sep  3 2014 06:24:39 (Linux 2.6.18-194.el5)
[05/15 15:26:11     3s] @(#)CDS: CPE v14.14-s022
[05/15 15:26:11     3s] @(#)CDS: IQRC/TQRC 13.2.0-s451 (64bit) Tue Jul 22 19:06:40 PDT 2014 (Linux 2.6.18-194.el5)
[05/15 15:26:11     3s] --- Starting "Encounter v14.14-s028_1" on Mon May 15 15:26:11 2017 (mem=97.7M) ---
[05/15 15:26:11     3s] --- Running on clayface.ece.northwestern.edu (x86_64 w/Linux 2.6.32-642.6.2.el6.x86_64) ---
[05/15 15:26:11     3s] This version was compiled on Mon Sep 15 13:21:48 PDT 2014.
[05/15 15:26:11     3s] Set DBUPerIGU to 1000.
[05/15 15:26:11     3s] Set net toggle Scale Factor to 1.00
[05/15 15:26:11     3s] Set Shrink Factor to 1.00000
[05/15 15:26:11     3s] 
[05/15 15:26:12     3s] **INFO:  MMMC transition support version v31-84 
[05/15 15:26:12     3s] 
[05/15 15:26:12     3s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/15 15:26:12     3s] <CMD> suppressMessage ENCEXT-2799
[05/15 15:26:12     3s] <CMD> win
[05/15 15:26:12     3s] <CMD> loadRTLConfig ../../alu_conv.conf
[05/15 15:26:38     6s] Loaded in RTL config file ../../alu_conv.conf.
[05/15 15:26:38     6s] <CMD> compileDesign -noCommit
[05/15 15:26:54     8s] Prepare to launch compileDesign.
[05/15 15:26:54     8s]       synEffort = medium
[05/15 15:26:54     8s]       mapEffort = high
[05/15 15:26:54     8s]       incrEffort = high
[05/15 15:26:54     8s]       opCond = 
[05/15 15:26:54     8s]       wlmName = 
[05/15 15:26:54     8s]       wlmLibrary = 
[05/15 15:26:54     8s]       wlmMode = 
[05/15 15:26:54     8s]       rcVar = 
[05/15 15:26:54     8s]       rcAttr = 
[05/15 15:26:54     8s]       preloadInclude = 
[05/15 15:26:54     8s]       postloadInclude = 
[05/15 15:26:54     8s]       prewriteInclude = 
[05/15 15:26:54     8s]       endInclude = 
[05/15 15:26:54     8s]       report = all
[05/15 15:26:54     8s]       outDir = ./r2g_output
[05/15 15:26:54     8s]       setupOnly = 0
[05/15 15:26:54     8s]       removeTempFiles = 0
[05/15 15:26:54     8s] 
[05/15 15:26:54     8s] Launching rc -f ./r2g_input/r2g.tcl -logfile /dev/null ...
[05/15 15:26:54     8s] Finished loading tool scripts (5 seconds elapsed)
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s]                        Cadence Encounter(R) RTL Compiler
[05/15 15:26:59     8s]           Version RC14.20 - v14.20-p005_1 (64-bit), built Oct 28 2014
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] Copyright notice: Copyright 1997-2014 Cadence Design Systems, Inc. All rights 
[05/15 15:26:59     8s] reserved worldwide. 
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] WARNING: This version of RC is 930 days old.
[05/15 15:26:59     8s]          Visit downloads.cadence.com for the latest release of RC.
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] ================================================================================
[05/15 15:26:59     8s]                   Welcome to Cadence Encounter(R) RTL Compiler
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] Here is a quick introduction on how to access our product information.  
[05/15 15:26:59     8s] If you do not want this message to appear in the future, create an 
[05/15 15:26:59     8s] initialization file (an empty file will do) in your home directory 
[05/15 15:26:59     8s] called '~/.cadence/.synth_init'.
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s]   To access the product documentation in HTML and PDF, type 'cdnshelp'
[05/15 15:26:59     8s]     at the system prompt. 
[05/15 15:26:59     8s]   For a list of available commands, type 'help'. 
[05/15 15:26:59     8s]   To view a man page for a command, type 'man <commandName>'.
[05/15 15:26:59     8s]   To view a man page for an error message, type 'man <messageID>'.
[05/15 15:26:59     8s]   For a list of all possible object types, type 'get_attribute -help'.
[05/15 15:26:59     8s]   For a list of all available attributes by object type, type
[05/15 15:26:59     8s]     'get_attribute * <object_type> -help'.
[05/15 15:26:59     8s]   For a list of all attributes for every object type, type
[05/15 15:26:59     8s]     'get_attribute * * -help'
[05/15 15:26:59     8s]   To list only writable attributes, substitute 'get_attribute' with
[05/15 15:26:59     8s]     'set_attribute'.
[05/15 15:26:59     8s]   To get a template script to run RTL Compiler, use the 'write_template'
[05/15 15:26:59     8s]     command.
[05/15 15:26:59     8s]   To get a template script to run Conformal based on the current RTL
[05/15 15:26:59     8s]     Compiler session, use the 'write_do_lec' command.
[05/15 15:26:59     8s]   
[05/15 15:26:59     8s]   Obsolete attributes in the current tool version.
[05/15 15:26:59     8s]   To learn more, type 'get_attribute -help <attribute> <object>'.
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s]             object  attribute
[05/15 15:26:59     8s]             ------  ---------
[05/15 15:26:59     8s]        cpf_command  synthesize_complex_expressions
[05/15 15:26:59     8s]     cpf_command_id  current_set_instance_macro
[05/15 15:26:59     8s]     cpf_command_id  current_set_instance_module
[05/15 15:26:59     8s]     cpf_command_id  done_in_apply_cpf
[05/15 15:26:59     8s]     cpf_command_id  done_in_write_cpf
[05/15 15:26:59     8s]     cpf_command_id  macro_definition_command
[05/15 15:26:59     8s]     cpf_command_id  rc_command
[05/15 15:26:59     8s]             design  disable_power_mode_factorization
[05/15 15:26:59     8s]             design  dp_perform_rewriting_operations
[05/15 15:26:59     8s]             design  lp_clock_gating_hierarchical
[05/15 15:26:59     8s]             design  lp_map_to_srpg_cells
[05/15 15:26:59     8s]             design  lp_optimize_dynamic_power_first
[05/15 15:26:59     8s]             design  lp_srpg_pg_driver
[05/15 15:26:59     8s]           instance  black_box
[05/15 15:26:59     8s]           instance  dft_inherited_dont_scan
[05/15 15:26:59     8s]           instance  gint_has_connected_pg_pin
[05/15 15:26:59     8s]           instance  lp_map_to_srpg_cells
[05/15 15:26:59     8s]           instance  lp_map_to_srpg_type
[05/15 15:26:59     8s]           instance  lp_srpg_pg_driver
[05/15 15:26:59     8s]            libcell  black_box
[05/15 15:26:59     8s]            libcell  location
[05/15 15:26:59     8s]                net  hier_net
[05/15 15:26:59     8s]                net  logic0_driven
[05/15 15:26:59     8s]                net  logic1_driven
[05/15 15:26:59     8s]       power_domain  shutoff_signal
[05/15 15:26:59     8s]       power_domain  shutoff_signal_polarity
[05/15 15:26:59     8s]               root  auto_ungroup_min_effort
[05/15 15:26:59     8s]               root  degenerate_complex_seqs
[05/15 15:26:59     8s]               root  disable_power_mode
[05/15 15:26:59     8s]               root  dp_perform_csa_operations
[05/15 15:26:59     8s]               root  dp_perform_rewriting_operations
[05/15 15:26:59     8s]               root  dp_perform_sharing_operations
[05/15 15:26:59     8s]               root  dp_perform_speculation_operations
[05/15 15:26:59     8s]               root  driver_for_unloaded_ports
[05/15 15:26:59     8s]               root  enable_parallel_iopt
[05/15 15:26:59     8s]               root  enc_in_place_opt
[05/15 15:26:59     8s]               root  enc_opt_drv
[05/15 15:26:59     8s]               root  hdl_flatten_array
[05/15 15:26:59     8s]               root  hdl_old_reg_naming
[05/15 15:26:59     8s]               root  hdl_reg_naming_style_scalar
[05/15 15:26:59     8s]               root  hdl_reg_naming_style_vector
[05/15 15:26:59     8s]               root  hdl_trim_target_index
[05/15 15:26:59     8s]               root  ignore_unknown_embedded_commands
[05/15 15:26:59     8s]               root  lbr_async_clr_pre_seqs_interchangable
[05/15 15:26:59     8s]               root  lp_clock_gating_hierarchical
[05/15 15:26:59     8s]               root  lp_insert_clock_gating_incremental
[05/15 15:26:59     8s]               root  lp_iopt_mvt_multipass_flow
[05/15 15:26:59     8s]               root  lp_multi_vt_optimization_effort
[05/15 15:26:59     8s]               root  ovf_mode
[05/15 15:26:59     8s]               root  ovf_verification_directory
[05/15 15:26:59     8s]               root  ple_parameter_source_priority
[05/15 15:26:59     8s]               root  power_optimization_effort
[05/15 15:26:59     8s]               root  pqos_virtual_buffer
[05/15 15:26:59     8s]               root  retime_preserve_state_points
[05/15 15:26:59     8s]               root  wlec_env_var
[05/15 15:26:59     8s]               root  wlec_flat_r2n
[05/15 15:26:59     8s]               root  wlec_no_exit
[05/15 15:26:59     8s]               root  wlec_old_lp_ec_flow
[05/15 15:26:59     8s]               root  wlec_save_ssion
[05/15 15:26:59     8s]               root  wlec_sim_lib
[05/15 15:26:59     8s]               root  wlec_sim_plus_lib
[05/15 15:26:59     8s]               root  wlec_skip_iso_check_hier_compare
[05/15 15:26:59     8s]               root  wlec_skip_lvl_check_hier_compare
[05/15 15:26:59     8s]               root  wlec_verbose
[05/15 15:26:59     8s]          subdesign  allow_csa_subdesign
[05/15 15:26:59     8s]          subdesign  allow_sharing_subdesign
[05/15 15:26:59     8s]          subdesign  allow_speculation_subdesign
[05/15 15:26:59     8s]          subdesign  auto_ungroup_ok
[05/15 15:26:59     8s]          subdesign  dp_perform_rewriting_operations
[05/15 15:26:59     8s]          subdesign  lp_clock_gating_hierarchical
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] Send us feedback at rc_feedback@cadence.com.
[05/15 15:26:59     8s] ================================================================================
[05/15 15:26:59     8s] 
[05/15 15:26:59     8s] Sourcing './r2g_input/r2g.tcl' (Mon May 15 15:26:59 -0500 2017)...
[05/15 15:26:59     8s] Start at: 05/15/2017 15:27:00
[05/15 15:27:00     8s] Sourcing '/vol/cadence2014/RC142/tools.lnx86/lib/etc/load_etc.tcl' (Mon May 15 15:27:00 -0500 2017)...
[05/15 15:27:00     8s] Sourcing '/vol/cadence2014/RC142/tools.lnx86/lib/etc/toolbox/insert_io_buffers.tcl' (Mon May 15 15:27:00 -0500 2017)...
[05/15 15:27:00     8s] Sourcing '/vol/cadence2014/RC142/tools.lnx86/lib/etc/toolbox/performance_statistics.tcl' (Mon May 15 15:27:00 -0500 2017)...
[05/15 15:27:00     8s]   Setting attribute of root '/': 'information_level' = 9
[05/15 15:27:00     8s]   Setting attribute of root '/': 'hdl_max_loop_limit' = 1024
[05/15 15:27:00     8s]   Setting attribute of root '/': 'hdl_reg_naming_style' = %s_reg%s
[05/15 15:27:00     8s]   Setting attribute of root '/': 'gen_module_prefix' = G2C_DP_
[05/15 15:27:00     8s]   Setting attribute of root '/': 'optimize_constant_0_flops' = false
[05/15 15:27:00     8s]   Setting attribute of root '/': 'optimize_constant_1_flops' = false
[05/15 15:27:00     8s]   Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys get2chip g2c
[05/15 15:27:00     8s]   Setting attribute of root '/': 'synthesis_off_command' = translate_off
[05/15 15:27:00     8s]   Setting attribute of root '/': 'synthesis_on_command' = translate_on
[05/15 15:27:00     8s]   Setting attribute of root '/': 'input_case_cover_pragma' = full_case
[05/15 15:27:00     8s]   Setting attribute of root '/': 'input_case_decode_pragma' = parallel_case
[05/15 15:27:00     8s]   Setting attribute of root '/': 'input_synchro_reset_pragma' = sync_set_reset
[05/15 15:27:00     8s]   Setting attribute of root '/': 'input_synchro_reset_blk_pragma' = sync_set_reset_local
[05/15 15:27:00     8s]   Setting attribute of root '/': 'input_asynchro_reset_pragma' = async_set_reset
[05/15 15:27:00     8s]   Setting attribute of root '/': 'input_asynchro_reset_blk_pragma' = async_set_reset_local
[05/15 15:27:00     8s]   Setting attribute of root '/': 'script_begin' = dc_script_begin
[05/15 15:27:00     8s]   Setting attribute of root '/': 'script_end' = dc_script_end
[05/15 15:27:00     8s]   Setting attribute of message 'LBR-30': 'max_print' = 0
[05/15 15:27:00     8s]   Setting attribute of message 'LBR-31': 'max_print' = 0
[05/15 15:27:00     8s]   Setting attribute of root '/': 'shrink_factor' = 1.0
[05/15 15:27:00     8s]   Setting attribute of root '/': 'hdl_search_path' = ./
[05/15 15:27:00     8s]   Setting attribute of root '/': 'lib_search_path' = ./
[05/15 15:27:00     8s]     Loading library /vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib
[05/15 15:27:00     8s] Info    : An unsupported construct was detected in this library. [LBR-40]
[05/15 15:27:00     8s]         : (NangateOpenCellLibrary_typical.lib, block starting at: 48) Unknown Liberty attribute (library_features) encountered. Ignoring
[05/15 15:27:00     8s]         : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
[05/15 15:27:00     8s] Info    : Could not find an attribute in the library. [LBR-436]
[05/15 15:27:00     8s]         : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s]   Message Summary for Library /vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib:
[05/15 15:27:00     8s]   **********************************************************************************************
[05/15 15:27:00     8s]   Could not find an attribute in the library. [LBR-436]: 147
[05/15 15:27:00     8s]   An unsupported construct was detected in this library. [LBR-40]: 1
[05/15 15:27:00     8s]   **********************************************************************************************
[05/15 15:27:00     8s]  
[05/15 15:27:00     8s] Info    : Created nominal operating condition. [LBR-412]
[05/15 15:27:00     8s]         : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'NangateOpenCellLibrary_typical.lib'.
[05/15 15:27:00     8s]         : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'ANTENNA_X1' must have an output pin.
[05/15 15:27:00     8s]         : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'ANTENNA_X1' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X1' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X1' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X2' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X2' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X4' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X4' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X8' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X8' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X16' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X16' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X32' must have an output pin.
[05/15 15:27:00     8s] Warning : Library cell has no output pins defined. [LBR-9]
[05/15 15:27:00     8s]         : Library cell 'FILLCELL_X32' must have an output pin.
[05/15 15:27:00     8s]   Setting attribute of root '/': 'library' = /vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_4' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_1' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_2' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_3' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_5' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_6' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_7' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via1_8' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_8' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_4' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_5' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_7' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_6' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_1' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_2' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via2_3' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via3_2' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via3_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via3_1' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via4_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via5_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via6_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via7_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via8_0' has no resistance value.
[05/15 15:27:00     8s] Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
[05/15 15:27:00     8s]         : Via 'via9_0' has no resistance value.
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s]   According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] Warning : The variant range of wire parameters is too large. [PHYS-12]
[05/15 15:27:00     8s]         : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
[05/15 15:27:00     8s]         : Make sure to check the consistency of the parameters.
[05/15 15:27:00     8s] Warning : The variant range of wire parameters is too large. [PHYS-12]
[05/15 15:27:00     8s]         : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
[05/15 15:27:00     8s] Warning : The variant range of wire parameters is too large. [PHYS-12]
[05/15 15:27:00     8s]         : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA_X1'.
[05/15 15:27:00     8s]         : Setting the 'timing_sense' to non_unate.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X2'.
[05/15 15:27:00     8s] Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
[05/15 15:27:00     8s]         : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
[05/15 15:27:00     8s]         : The 'timing_sense' attribute will be respected.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X2'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X2'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X1'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X2'.
[05/15 15:27:00     8s] Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
[05/15 15:27:00     8s]         : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X2'.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
[05/15 15:27:00     8s]         : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
[05/15 15:27:00     8s] Info    : Found unusable library cells. [LBR-415]
[05/15 15:27:00     8s]         : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
[05/15 15:27:00     8s] 	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
[05/15 15:27:00     8s]         : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
[05/15 15:27:00     8s]   Setting attribute of root '/': 'lef_library' = /vol/ece303/encounter_tutorial/NangateOpenCellLibrary.lef
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] EC INFO: Total cpu-time and memory after SETUP: 5 sec., 115.00 MBytes.
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s]   Setting attribute of root '/': 'hdl_language' = v2001
[05/15 15:27:00     8s]             Reading Verilog file './../../alu_conv.v'
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] EC INFO: Total cpu-time and memory after LOAD: 5 sec., 115.00 MBytes.
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
[05/15 15:27:00     8s]         : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
[05/15 15:27:00     8s] Warning : Non-monotonic wireload model found. [LBR-81]
[05/15 15:27:00     8s]         : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
[05/15 15:27:00     8s] Info    : Found unusable library cells. [LBR-415]
[05/15 15:27:00     8s]         : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
[05/15 15:27:00     8s] 	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
[05/15 15:27:00     8s] Info    : Elaborating Design. [ELAB-1]
[05/15 15:27:00     8s]         : Elaborating top-level block 'alu_conv' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'mux2_n' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Warning : Using default parameter value for module elaboration. [CDFG-818]
[05/15 15:27:00     8s]         : Elaborating block 'mux2_n' with default parameters value.
[05/15 15:27:00     8s] Info    : An implementation was inferred. [CWD-19]
[05/15 15:27:00     8s]         : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
[05/15 15:27:00     8s]         : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file './../../alu_conv.v' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'alu_main' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'add' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : An implementation was inferred. [CWD-19]
[05/15 15:27:00     8s]         : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 68 in the file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
[05/15 15:27:00     8s]         : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 68 in the file './../../alu_conv.v' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'sub' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : An implementation was inferred. [CWD-19]
[05/15 15:27:00     8s]         : The implementation '/hdl_libraries/GB/components/sub_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 75 in the file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
[05/15 15:27:00     8s]         : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=8 B=8 Z=8) at line 75 in the file './../../alu_conv.v' will be considered in the following order: {'/hdl_libraries/GB/components/sub_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/sub_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/sub_unsigned/implementations/slow' (priority 1)}
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'lsl' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
[05/15 15:27:00     8s]         : The binding '/hdl_libraries/GB/components/decoder/bindings/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=8 SH=3 Z=8) because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
[05/15 15:27:00     8s] Info    : An implementation was inferred. [CWD-19]
[05/15 15:27:00     8s]         : The implementation '/hdl_libraries/GB/components/sll/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=8 SH=3 Z=8).
[05/15 15:27:00     8s] Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
[05/15 15:27:00     8s]         : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=8 SH=3 Z=8) will be considered in the following order: {'/hdl_libraries/GB/components/sll/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/sll/implementations/slow' (priority 1)}
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'lsr' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : An implementation was inferred. [CWD-19]
[05/15 15:27:00     8s]         : The implementation '/hdl_libraries/GB/components/srl/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=8 SH=3 Z=8).
[05/15 15:27:00     8s] Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
[05/15 15:27:00     8s]         : The implementations for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=8 SH=3 Z=8) will be considered in the following order: {'/hdl_libraries/GB/components/srl/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/srl/implementations/slow' (priority 1)}
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'cmp' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Bitwidth mismatch in assignment. [CDFG-372]
[05/15 15:27:00     8s]         : Width of left hand side 'out' [8] doesn't match the width of right hand side [32] in assignment in file './../../alu_conv.v' on line 98.
[05/15 15:27:00     8s] Info    : An implementation was inferred. [CWD-19]
[05/15 15:27:00     8s]         : The implementation '/hdl_libraries/GB/components/geq_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'GEQ_UNS_OP' (pin widths: A=8 B=8 Z=1) at line 98 in the file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
[05/15 15:27:00     8s]         : The implementations for the call to synthetic operator 'GEQ_UNS_OP' (pin widths: A=8 B=8 Z=1) at line 98 in the file './../../alu_conv.v' will be considered in the following order: {'/hdl_libraries/GB/components/geq_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/geq_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/geq_unsigned/implementations/slow' (priority 1)}
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'xor_n_n8' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Warning : Using default parameter value for module elaboration. [CDFG-818]
[05/15 15:27:00     8s]         : Elaborating block 'xor_n' with default parameters value.
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'mux2_n_n8' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Warning : Using default parameter value for module elaboration. [CDFG-818]
[05/15 15:27:00     8s]         : Elaborating block 'mux2_n' with default parameters value.
[05/15 15:27:00     8s] Info    : An implementation was inferred. [CWD-19]
[05/15 15:27:00     8s]         : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file './../../alu_conv.v'.
[05/15 15:27:00     8s] Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
[05/15 15:27:00     8s]         : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file './../../alu_conv.v' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
[05/15 15:27:00     8s] Warning : Undriven module input port. [ELABUTL-127]
[05/15 15:27:00     8s]         : Undriven bits of port 'sel' of instance 'mux_n_1' of module 'mux2_n_n8' in file './../../alu_conv.v' on line 163, column 20.
[05/15 15:27:00     8s]         : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven input port during elaboration.
[05/15 15:27:00     8s] Warning : Undriven module output port. [ELABUTL-123]
[05/15 15:27:00     8s]         : Undriven bits of output port 'out_tbd' in module 'alu_main' in file './../../alu_conv.v' on line 131, column 27.
[05/15 15:27:00     8s]         : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
[05/15 15:27:00     8s] Info    : Elaborating Subdesign. [ELAB-2]
[05/15 15:27:00     8s]         : Elaborating block 'mux8_n' from file './../../alu_conv.v'.
[05/15 15:27:00     8s] Warning : Using default parameter value for module elaboration. [CDFG-818]
[05/15 15:27:00     8s]         : Elaborating block 'mux8_n' with default parameters value.
[05/15 15:27:00     8s] Info    : Unused module input port. [CDFG-500]
[05/15 15:27:00     8s]         : Input port 'sel' is not used in module 'alu_conv' in file './../../alu_conv.v' on line 17.
[05/15 15:27:00     8s]         : The value of the input port is not used within the design.
[05/15 15:27:00     8s] Info    : Done Elaborating Design. [ELAB-3]
[05/15 15:27:00     8s]         : Done elaborating 'alu_conv'.
[05/15 15:27:00     8s]         Computing net loads.
[05/15 15:27:00     8s]   Setting attribute of root '/': 'remove_assigns' = true
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] EC INFO: Total cpu-time and memory after ELAB: 5 sec., 113.00 MBytes.
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s]   Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
[05/15 15:27:00     8s]             Reading file '/home/bwj4163/eecs303/lab/alu/synthesis/../../alu_conv.sdc'
[05/15 15:27:00     8s] Statistics for commands executed by read_sdc:
[05/15 15:27:00     8s]  "all_inputs"              - successful      2 , failed      0 (runtime  0.00)
[05/15 15:27:00     8s]  "all_outputs"             - successful      2 , failed      0 (runtime  0.00)
[05/15 15:27:00     8s]  "current_design"          - successful      1 , failed      0 (runtime  0.00)
[05/15 15:27:00     8s]  "set_load"                - successful      1 , failed      0 (runtime  0.00)
[05/15 15:27:00     8s]  "set_max_capacitance"     - successful      1 , failed      0 (runtime  0.00)
[05/15 15:27:00     8s]  "set_max_delay"           - successful      1 , failed      0 (runtime  1.00)
[05/15 15:27:00     8s]  "set_max_transition"      - successful      1 , failed      0 (runtime  0.00)
[05/15 15:27:00     8s] Total runtime 0
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] EC INFO: Total cpu-time and memory after CONSTRAINT: 6 sec., 113.00 MBytes.
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
[05/15 15:27:00     8s]         : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
[05/15 15:27:00     8s] Info    : Found unusable library cells. [LBR-415]
[05/15 15:27:00     8s]         : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
[05/15 15:27:00     8s] 	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] EC INFO: Total numbers of exceptions: 2
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s] EC INFO: Total cpu-time and memory after POST-SDC: 6 sec., 113.00 MBytes.
[05/15 15:27:00     8s] 
[05/15 15:27:00     8s]         Tracing clock networks.
[05/15 15:27:00     8s]         Levelizing the circuit.
[05/15 15:27:00     8s]         Computing net loads.
[05/15 15:27:00     8s]         Computing delays.
[05/15 15:27:00     8s]         Computing arrivals and requireds.
[05/15 15:27:01     8s]         Initializing DRC engine.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s]         : Use 'report timing -lint' for more information.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] EC INFO: Reporting Initial QoR below...
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] ============================================================
[05/15 15:27:01     8s]   Generated by:           Encounter(R) RTL Compiler RC14.20 - v14.20-p005_1
[05/15 15:27:01     8s]   Generated on:           May 15 2017  03:27:01 pm
[05/15 15:27:01     8s]   Module:                 alu_conv
[05/15 15:27:01     8s]   Technology library:     NangateOpenCellLibrary revision 1.0
[05/15 15:27:01     8s]   Operating conditions:   typical 
[05/15 15:27:01     8s]   Interconnect mode:      global
[05/15 15:27:01     8s]   Area mode:              physical library
[05/15 15:27:01     8s] ============================================================
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Warning : No clock. [RPT-10]
[05/15 15:27:01     8s]         : There are no clocks in the design.
[05/15 15:27:01     8s]         : Clock is not defined.
[05/15 15:27:01     8s] Timing
[05/15 15:27:01     8s] -------
[05/15 15:27:01     8s]   Cost    Critical       Violating 
[05/15 15:27:01     8s]  Group   Path Slack TNS    Paths   
[05/15 15:27:01     8s] -----------------------------------
[05/15 15:27:01     8s] default    No paths   0            
[05/15 15:27:01     8s] I2O           608.6   0          0 
[05/15 15:27:01     8s] -----------------------------------
[05/15 15:27:01     8s] Total                 0          0 
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Instance Count
[05/15 15:27:01     8s] --------------
[05/15 15:27:01     8s] Leaf Instance Count             349 
[05/15 15:27:01     8s] Sequential Instance Count         0 
[05/15 15:27:01     8s] Combinational Instance Count    349 
[05/15 15:27:01     8s] Hierarchical Instance Count      34 
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Area
[05/15 15:27:01     8s] ----
[05/15 15:27:01     8s] Cell Area                          703.795
[05/15 15:27:01     8s] Physical Cell Area                 0.000
[05/15 15:27:01     8s] Total Cell Area (Cell+Physical)    703.795
[05/15 15:27:01     8s] Net Area                           18.697
[05/15 15:27:01     8s] Total Area (Cell+Physical+Net)     722.492
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Max Fanout                         25 (b[0])
[05/15 15:27:01     8s] Min Fanout                         1 (a0_mux[0])
[05/15 15:27:01     8s] Average Fanout                     2.0
[05/15 15:27:01     8s] Terms to net ratio                 2.8
[05/15 15:27:01     8s] Terms to instance ratio            3.3
[05/15 15:27:01     8s] Runtime                            6.000 seconds
[05/15 15:27:01     8s] Elapsed Runtime                    7 seconds
[05/15 15:27:01     8s] RC peak memory usage:              116.00 
[05/15 15:27:01     8s] EDI peak memory usage:             no_value 
[05/15 15:27:01     8s] Hostname                           clayface.ece.northwestern.edu
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] EC INFO: Reporting Initial Summary below...
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] ============================================================
[05/15 15:27:01     8s]   Generated by:           Encounter(R) RTL Compiler RC14.20 - v14.20-p005_1
[05/15 15:27:01     8s]   Generated on:           May 15 2017  03:27:01 pm
[05/15 15:27:01     8s]   Module:                 alu_conv
[05/15 15:27:01     8s]   Technology library:     NangateOpenCellLibrary revision 1.0
[05/15 15:27:01     8s]   Operating conditions:   typical 
[05/15 15:27:01     8s]   Interconnect mode:      global
[05/15 15:27:01     8s]   Area mode:              physical library
[05/15 15:27:01     8s] ============================================================
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] 	Timing
[05/15 15:27:01     8s] 	------
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]  Slack      Endpoint    Cost Group 
[05/15 15:27:01     8s] ----------------------------------------
[05/15 15:27:01     8s]  +609ps alu_conv/out[5] I2O        
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] 	Area
[05/15 15:27:01     8s] 	----
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Instance  Cells  Cell Area  Net Area  Total Area 
[05/15 15:27:01     8s] -------------------------------------------------
[05/15 15:27:01     8s] alu_conv    349        704        19         722 
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] 	Design Rule Check
[05/15 15:27:01     8s] 	-----------------
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Max_transition design rule: no violations.
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Max_capacitance design rule: no violations.
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Current PLE settings:
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Aspect ratio        : 1.00
[05/15 15:27:01     8s] Shrink factor       : 1.00
[05/15 15:27:01     8s] Scale of res/length : 1.00
[05/15 15:27:01     8s] Scale of cap/length : 1.00
[05/15 15:27:01     8s] Net derating factor : 1.00
[05/15 15:27:01     8s] Thermal factor      : 1.00
[05/15 15:27:01     8s] Via Resistance      : 0.00 ohm (from default)
[05/15 15:27:01     8s] Site size           : 1.59 um (from lef [tech+cell])
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]                                    Capacitance  
[05/15 15:27:01     8s]   Layer                             / Length         Data source:
[05/15 15:27:01     8s] Name        Direction Utilization  (pF/micron)       lef_library
[05/15 15:27:01     8s] ------------------------------------------------
[05/15 15:27:01     8s] metal1          H         1.00        0.000060  
[05/15 15:27:01     8s] metal2          V         1.00        0.000053  
[05/15 15:27:01     8s] metal3          H         1.00        0.000052  
[05/15 15:27:01     8s] metal4          V         1.00        0.000065  
[05/15 15:27:01     8s] metal5          H         1.00        0.000007  
[05/15 15:27:01     8s] metal6          V         1.00        0.000049  
[05/15 15:27:01     8s] metal7          H         1.00        0.000068  
[05/15 15:27:01     8s] metal8          V         1.00        0.000050  
[05/15 15:27:01     8s] metal9          H         1.00        0.000065  
[05/15 15:27:01     8s] metal10         V         1.00        0.000049  
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]                                     Resistance   
[05/15 15:27:01     8s]   Layer                              / Length         Data source:
[05/15 15:27:01     8s] Name        Direction Utilization  (ohm/micron)       lef_library
[05/15 15:27:01     8s] -------------------------------------------------
[05/15 15:27:01     8s] metal1          H         1.00         5.428571  
[05/15 15:27:01     8s] metal2          V         1.00         3.571429  
[05/15 15:27:01     8s] metal3          H         1.00         3.571429  
[05/15 15:27:01     8s] metal4          V         1.00         1.500000  
[05/15 15:27:01     8s] metal5          H         1.00         1.500000  
[05/15 15:27:01     8s] metal6          V         1.00         1.500000  
[05/15 15:27:01     8s] metal7          H         1.00         0.187500  
[05/15 15:27:01     8s] metal8          V         1.00         0.187500  
[05/15 15:27:01     8s] metal9          H         1.00         0.037500  
[05/15 15:27:01     8s] metal10         V         1.00         0.037500  
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]                                         Area     
[05/15 15:27:01     8s]   Layer                               / Length        Data source:
[05/15 15:27:01     8s] Name        Direction Utilization     (micron)        lef_library
[05/15 15:27:01     8s] -------------------------------------------------
[05/15 15:27:01     8s] metal1          H         1.00         0.070000  
[05/15 15:27:01     8s] metal2          V         1.00         0.070000  
[05/15 15:27:01     8s] metal3          H         1.00         0.070000  
[05/15 15:27:01     8s] metal4          V         1.00         0.140000  
[05/15 15:27:01     8s] metal5          H         1.00         0.140000  
[05/15 15:27:01     8s] metal6          V         1.00         0.140000  
[05/15 15:27:01     8s] metal7          H         1.00         0.400000  
[05/15 15:27:01     8s] metal8          V         1.00         0.400000  
[05/15 15:27:01     8s] metal9          H         1.00         0.800000  
[05/15 15:27:01     8s] metal10         V         1.00         0.800000  
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Info    : Synthesizing. [SYNTH-1]
[05/15 15:27:01     8s]         : Synthesizing 'alu_conv' to generic gates using 'medium' effort.
[05/15 15:27:01     8s] Info    : Optimizing RTL. [RTLOPT-1]
[05/15 15:27:01     8s]         : Optimizing RTL in 'alu_conv' using 'medium' effort.
[05/15 15:27:01     8s] Info    : Done optimizing RTL. [RTLOPT-2]
[05/15 15:27:01     8s]         : Done optimizing RTL in 'alu_conv'.
[05/15 15:27:01     8s]       Removing temporary intermediate hierarchies under alu_conv
[05/15 15:27:01     8s]               Optimizing muxes in design 'cmp'.
[05/15 15:27:01     8s]               Optimizing muxes in design 'lsl'.
[05/15 15:27:01     8s]               Optimizing muxes in design 'lsr'.
[05/15 15:27:01     8s]               Optimizing muxes in design 'mux2_n'.
[05/15 15:27:01     8s]               Optimizing muxes in design 'mux2_n_n8'.
[05/15 15:27:01     8s] Info    : Done synthesizing. [SYNTH-2]
[05/15 15:27:01     8s]         : Done synthesizing 'alu_conv' to generic gates.
[05/15 15:27:01     8s]         Computing net loads.
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] EC INFO: Total cpu-time and memory after SYN2GEN: 6 sec., 115.00 MBytes.
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]         Tracing clock networks.
[05/15 15:27:01     8s]         Levelizing the circuit.
[05/15 15:27:01     8s]         Computing delays.
[05/15 15:27:01     8s]         Computing arrivals and requireds.
[05/15 15:27:01     8s]         Initializing DRC engine.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:01     8s]         : The design is 'alu_conv'.
[05/15 15:27:01     8s] Current PLE settings:
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Aspect ratio        : 1.00
[05/15 15:27:01     8s] Shrink factor       : 1.00
[05/15 15:27:01     8s] Scale of res/length : 1.00
[05/15 15:27:01     8s] Scale of cap/length : 1.00
[05/15 15:27:01     8s] Net derating factor : 1.00
[05/15 15:27:01     8s] Thermal factor      : 1.00
[05/15 15:27:01     8s] Via Resistance      : 0.00 ohm (from default)
[05/15 15:27:01     8s] Site size           : 1.59 um (from lef [tech+cell])
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]                                    Capacitance  
[05/15 15:27:01     8s]   Layer                             / Length         Data source:
[05/15 15:27:01     8s] Name        Direction Utilization  (pF/micron)       lef_library
[05/15 15:27:01     8s] ------------------------------------------------
[05/15 15:27:01     8s] metal1          H         1.00        0.000060  
[05/15 15:27:01     8s] metal2          V         1.00        0.000053  
[05/15 15:27:01     8s] metal3          H         1.00        0.000052  
[05/15 15:27:01     8s] metal4          V         1.00        0.000065  
[05/15 15:27:01     8s] metal5          H         1.00        0.000007  
[05/15 15:27:01     8s] metal6          V         1.00        0.000049  
[05/15 15:27:01     8s] metal7          H         1.00        0.000068  
[05/15 15:27:01     8s] metal8          V         1.00        0.000050  
[05/15 15:27:01     8s] metal9          H         1.00        0.000065  
[05/15 15:27:01     8s] metal10         V         1.00        0.000049  
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]                                     Resistance   
[05/15 15:27:01     8s]   Layer                              / Length         Data source:
[05/15 15:27:01     8s] Name        Direction Utilization  (ohm/micron)       lef_library
[05/15 15:27:01     8s] -------------------------------------------------
[05/15 15:27:01     8s] metal1          H         1.00         5.428571  
[05/15 15:27:01     8s] metal2          V         1.00         3.571429  
[05/15 15:27:01     8s] metal3          H         1.00         3.571429  
[05/15 15:27:01     8s] metal4          V         1.00         1.500000  
[05/15 15:27:01     8s] metal5          H         1.00         1.500000  
[05/15 15:27:01     8s] metal6          V         1.00         1.500000  
[05/15 15:27:01     8s] metal7          H         1.00         0.187500  
[05/15 15:27:01     8s] metal8          V         1.00         0.187500  
[05/15 15:27:01     8s] metal9          H         1.00         0.037500  
[05/15 15:27:01     8s] metal10         V         1.00         0.037500  
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s]                                         Area     
[05/15 15:27:01     8s]   Layer                               / Length        Data source:
[05/15 15:27:01     8s] Name        Direction Utilization     (micron)        lef_library
[05/15 15:27:01     8s] -------------------------------------------------
[05/15 15:27:01     8s] metal1          H         1.00         0.070000  
[05/15 15:27:01     8s] metal2          V         1.00         0.070000  
[05/15 15:27:01     8s] metal3          H         1.00         0.070000  
[05/15 15:27:01     8s] metal4          V         1.00         0.140000  
[05/15 15:27:01     8s] metal5          H         1.00         0.140000  
[05/15 15:27:01     8s] metal6          V         1.00         0.140000  
[05/15 15:27:01     8s] metal7          H         1.00         0.400000  
[05/15 15:27:01     8s] metal8          V         1.00         0.400000  
[05/15 15:27:01     8s] metal9          H         1.00         0.800000  
[05/15 15:27:01     8s] metal10         V         1.00         0.800000  
[05/15 15:27:01     8s] 
[05/15 15:27:01     8s] Info    : Mapping. [SYNTH-4]
[05/15 15:27:01     8s]         : Mapping 'alu_conv' using 'high' effort.
[05/15 15:27:01     8s]       Mapping 'alu_conv'...
[05/15 15:27:01     8s]         Preparing the circuit
[05/15 15:27:01     8s]           Pruning unused logic
[05/15 15:27:01     8s] Multi-threaded constant propagation [1|1] ...
[05/15 15:27:01     8s] Info    : A datapath component has been ungrouped. [GB-6]
[05/15 15:27:01     8s]         : The instance 'add_68_17' of datapath component 'G2C_DP_add_unsigned'.
[05/15 15:27:01     8s] Info    : A datapath component has been ungrouped. [GB-6]
[05/15 15:27:01     8s]         : The instance 'gte_98_18' of datapath component 'G2C_DP_geq_unsigned'.
[05/15 15:27:01     8s] Info    : A datapath component has been ungrouped. [GB-6]
[05/15 15:27:01     8s]         : The instance 'sll_83_20' of datapath component 'G2C_DP_shift_left_vlog_unsigned'.
[05/15 15:27:01     8s] Info    : A datapath component has been ungrouped. [GB-6]
[05/15 15:27:01     8s]         : The instance 'srl_91_20' of datapath component 'G2C_DP_shift_right_vlog_unsigned'.
[05/15 15:27:01     8s] Info    : A datapath component has been ungrouped. [GB-6]
[05/15 15:27:01     8s]         : The instance 'sub_75_17' of datapath component 'G2C_DP_sub_unsigned'.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_1_3' in module 'mux8_n' would be automatically ungrouped.
[05/15 15:27:01     8s]         : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'add_1' in module 'alu_main' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'muxGroup_input' in module 'alu_conv' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_3_1' in module 'mux8_n' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_2_2' in module 'mux8_n' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_2_1' in module 'mux8_n' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_1_4' in module 'mux8_n' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_1_2' in module 'mux8_n' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_1_1' in module 'mux8_n' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'xor_n_1' in module 'alu_main' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'sub_1' in module 'alu_main' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'mux_n_1' in module 'alu_main' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'lsr_1' in module 'alu_main' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'lsl_1' in module 'alu_main' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'cmp_1' in module 'alu_main' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'muxGroup_ouput' in module 'alu_conv' would be automatically ungrouped.
[05/15 15:27:01     8s] Info    : Hierarchical instance automatically ungrouped. [GLO-51]
[05/15 15:27:01     8s]         : Instance 'alu' in module 'alu_conv' would be automatically ungrouped.
[05/15 15:27:01     8s]           Analyzing hierarchical boundaries
[05/15 15:27:01     8s] Warning : Internal Tcl control variable has been changed. [TUI-668]
[05/15 15:27:01     8s]         : Variable 'case_handle_real_constants_too', value: '0' (default: '1')
[05/15 15:27:01     8s]         : Some Tcl variables are used internally to enable features that are not officially supported.
[05/15 15:27:01     8s]           Propagating constants
[05/15 15:27:01     8s]         Done preparing the circuit
[05/15 15:27:01     8s]           Structuring (delay-based) alu_conv...
[05/15 15:27:01     8s] Warning : Internal Tcl control variable has been changed. [TUI-668]
[05/15 15:27:01     8s]         : Variable 'prcode_bt_scale', value: '100' (default: '50')
[05/15 15:27:01     8s]             Starting partial collapsing (xors only) alu_conv
[05/15 15:27:01     8s]             Finished partial collapsing.
[05/15 15:27:01     8s]             Starting partial collapsing  alu_conv
[05/15 15:27:01     8s]             Finished partial collapsing.
[05/15 15:27:01     8s]             Starting redundancy-removal...
[05/15 15:27:01     8s]             Finished redundancy-removal...
[05/15 15:27:01     8s]             Starting redundancy-removal...
[05/15 15:27:02     8s]             Finished redundancy-removal...
[05/15 15:27:02     8s]           Done structuring (delay-based) alu_conv
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s] Global mapping target info
[05/15 15:27:02     8s] ==========================
[05/15 15:27:02     8s] Cost Group 'I2O' target slack:    30 ps
[05/15 15:27:02     8s] Target path end-point (Port: alu_conv/out[7])
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:02     8s]         : The design is 'alu_conv'.
[05/15 15:27:02     8s]    Pin               Type          Fanout Load Arrival  
[05/15 15:27:02     8s]                                           (fF)   (ps)   
[05/15 15:27:02     8s] --------------------------------------------------------
[05/15 15:27:02     8s] a_sel      (u)  in port                16 80.0          
[05/15 15:27:02     8s] g2480/in_1                                              
[05/15 15:27:02     8s] g2480/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2461/in_1                                              
[05/15 15:27:02     8s] g2461/z    (u)  unmapped_nand2          8 40.0          
[05/15 15:27:02     8s] g1779/in_0                                              
[05/15 15:27:02     8s] g1779/z    (u)  unmapped_complex2       2 10.0          
[05/15 15:27:02     8s] g2363/in_0                                              
[05/15 15:27:02     8s] g2363/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2334/in_0                                              
[05/15 15:27:02     8s] g2334/z    (u)  unmapped_nand2          2 10.0          
[05/15 15:27:02     8s] g2319/in_1                                              
[05/15 15:27:02     8s] g2319/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2296/in_0                                              
[05/15 15:27:02     8s] g2296/z    (u)  unmapped_nand2          2 10.0          
[05/15 15:27:02     8s] g2256/in_1                                              
[05/15 15:27:02     8s] g2256/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2230/in_0                                              
[05/15 15:27:02     8s] g2230/z    (u)  unmapped_nand2          2 10.0          
[05/15 15:27:02     8s] g2215/in_1                                              
[05/15 15:27:02     8s] g2215/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2213/in_0                                              
[05/15 15:27:02     8s] g2213/z    (u)  unmapped_nand2          2 10.0          
[05/15 15:27:02     8s] g2203/in_1                                              
[05/15 15:27:02     8s] g2203/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2193/in_1                                              
[05/15 15:27:02     8s] g2193/z    (u)  unmapped_nand2          2 10.0          
[05/15 15:27:02     8s] g2185/in_1                                              
[05/15 15:27:02     8s] g2185/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2181/in_1                                              
[05/15 15:27:02     8s] g2181/z    (u)  unmapped_nand2          2 10.0          
[05/15 15:27:02     8s] g2176/in_0                                              
[05/15 15:27:02     8s] g2176/z    (u)  unmapped_complex2       1  5.0          
[05/15 15:27:02     8s] g2167/in_1                                              
[05/15 15:27:02     8s] g2167/z    (u)  unmapped_nand2          2 10.0          
[05/15 15:27:02     8s] g2162/in_0                                              
[05/15 15:27:02     8s] g2162/z    (u)  unmapped_complex2       1  5.0          
[05/15 15:27:02     8s] g2163/in_1                                              
[05/15 15:27:02     8s] g2163/z    (u)  unmapped_nand2          1  5.0          
[05/15 15:27:02     8s] g2159/in_0                                              
[05/15 15:27:02     8s] g2159/z    (u)  unmapped_complex2       1  5.0          
[05/15 15:27:02     8s] g2156/in_1                                              
[05/15 15:27:02     8s] g2156/z    (u)  unmapped_complex2       1  5.0          
[05/15 15:27:02     8s] g2153/in_0                                              
[05/15 15:27:02     8s] g2153/z    (u)  unmapped_complex2       1  5.0          
[05/15 15:27:02     8s] g2152/in_1                                              
[05/15 15:27:02     8s] g2152/z         unmapped_complex2       1  0.5          
[05/15 15:27:02     8s] out[7]     <<<  out port                                
[05/15 15:27:02     8s] --------------------------------------------------------
[05/15 15:27:02     8s] Exception    : 'path_delays/alu_conv.sdc_line_13'    1000ps
[05/15 15:27:02     8s] Cost Group   : 'I2O' (path_group 'I2O')
[05/15 15:27:02     8s] Start-point  : a_sel
[05/15 15:27:02     8s] End-point    : out[7]
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] (u) : Net has unmapped pin(s).
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] The global mapper estimates a slack for this path of 641ps.
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s]           Restructuring (delay-based) alu_conv...
[05/15 15:27:02     8s]           Done restructuring (delay-based) alu_conv
[05/15 15:27:02     8s]         Optimizing component alu_conv...
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s] Global mapping timing result
[05/15 15:27:02     8s] ============================
[05/15 15:27:02     8s]         Tracing clock networks.
[05/15 15:27:02     8s]         Levelizing the circuit.
[05/15 15:27:02     8s]         Computing net loads.
[05/15 15:27:02     8s]         Computing delays.
[05/15 15:27:02     8s]         Computing arrivals and requireds.
[05/15 15:27:02     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:02     8s]         : The design is 'alu_conv'.
[05/15 15:27:02     8s]   Pin          Type      Fanout Load Slew Delay Arrival   
[05/15 15:27:02     8s]                                 (fF) (ps)  (ps)   (ps)    
[05/15 15:27:02     8s] ----------------------------------------------------------
[05/15 15:27:02     8s] a_sel         in port         8 17.0    0    +0       0 R 
[05/15 15:27:02     8s] g3986/S                                      +0       0   
[05/15 15:27:02     8s] g3986/Z       MUX2_X1         5 11.5   20   +74      74 F 
[05/15 15:27:02     8s] g3968/A1                                     +0      74   
[05/15 15:27:02     8s] g3968/ZN      NOR2_X1         1  2.1   18   +30     104 R 
[05/15 15:27:02     8s] g3908/A1                                     +0     104   
[05/15 15:27:02     8s] g3908/ZN      OAI22_X1        2  3.0   13   +22     127 F 
[05/15 15:27:02     8s] g3882/A                                      +0     127   
[05/15 15:27:02     8s] g3882/ZN      OAI21_X1        1  2.1   21   +23     150 R 
[05/15 15:27:02     8s] g3874/A                                      +0     150   
[05/15 15:27:02     8s] g3874/ZN      OAI21_X1        2  3.0   12   +24     174 F 
[05/15 15:27:02     8s] g3853/A                                      +0     174   
[05/15 15:27:02     8s] g3853/ZN      OAI21_X1        1  2.1   21   +22     196 R 
[05/15 15:27:02     8s] g3849/A                                      +0     196   
[05/15 15:27:02     8s] g3849/ZN      OAI21_X1        2  3.0   12   +24     221 F 
[05/15 15:27:02     8s] g3831/A                                      +0     221   
[05/15 15:27:02     8s] g3831/ZN      OAI21_X1        1  2.1   21   +22     243 R 
[05/15 15:27:02     8s] g3830/A                                      +0     243   
[05/15 15:27:02     8s] g3830/ZN      OAI21_X1        2  3.0   12   +24     268 F 
[05/15 15:27:02     8s] g3821/A                                      +0     268   
[05/15 15:27:02     8s] g3821/ZN      OAI21_X1        1  2.1   21   +22     290 R 
[05/15 15:27:02     8s] g3820/A                                      +0     290   
[05/15 15:27:02     8s] g3820/ZN      OAI21_X1        2  3.0   12   +24     314 F 
[05/15 15:27:02     8s] g3814/A                                      +0     314   
[05/15 15:27:02     8s] g3814/ZN      OAI21_X1        1  2.1   21   +22     337 R 
[05/15 15:27:02     8s] g3813/A                                      +0     337   
[05/15 15:27:02     8s] g3813/ZN      OAI21_X1        1  1.3    9   +20     357 F 
[05/15 15:27:02     8s] g3806/B                                      +0     357   
[05/15 15:27:02     8s] g3806/Z       MUX2_X1         2  3.6   12   +63     420 F 
[05/15 15:27:02     8s] g3800/A1                                     +0     420   
[05/15 15:27:02     8s] g3800/ZN      NAND2_X1        1  2.0   10   +17     437 R 
[05/15 15:27:02     8s] g3797/A                                      +0     437   
[05/15 15:27:02     8s] g3797/ZN      OAI211_X1       1  1.9   19   +27     464 F 
[05/15 15:27:02     8s] g3793/A                                      +0     464   
[05/15 15:27:02     8s] g3793/ZN      AOI21_X1        1  2.1   24   +46     510 R 
[05/15 15:27:02     8s] g3792/A                                      +0     510   
[05/15 15:27:02     8s] g3792/ZN      INV_X1          1  0.5    6    +6     516 F 
[05/15 15:27:02     8s] out[7]   <<<  out port                       +0     516 F 
[05/15 15:27:02     8s] ----------------------------------------------------------
[05/15 15:27:02     8s] Exception    : 'path_delays/alu_conv.sdc_line_13'    1000ps
[05/15 15:27:02     8s] Cost Group   : 'I2O' (path_group 'I2O')
[05/15 15:27:02     8s] Timing slack :     484ps 
[05/15 15:27:02     8s] Start-point  : a_sel
[05/15 15:27:02     8s] End-point    : out[7]
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s] Global mapping status
[05/15 15:27:02     8s] =====================
[05/15 15:27:02     8s]                                    Group   
[05/15 15:27:02     8s]                                   Tot Wrst 
[05/15 15:27:02     8s]                            Total  Weighted 
[05/15 15:27:02     8s] Operation                   Area   Slacks  
[05/15 15:27:02     8s] -------------------------------------------------------------------------------
[05/15 15:27:02     8s]  global_map                 1275        0 
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s]     Cost Group            Target    Slack    Clock
[05/15 15:27:02     8s] --------------------------------------------------
[05/15 15:27:02     8s]            I2O                30      484     N.A. 
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s] Global incremental target info
[05/15 15:27:02     8s] ==============================
[05/15 15:27:02     8s] Cost Group 'I2O' target slack:    20 ps
[05/15 15:27:02     8s] Target path end-point (Port: alu_conv/out[7])
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:02     8s]         : The design is 'alu_conv'.
[05/15 15:27:02     8s]   Pin          Type      Fanout Load Arrival  
[05/15 15:27:02     8s]                                 (fF)   (ps)   
[05/15 15:27:02     8s] ----------------------------------------------
[05/15 15:27:02     8s] a_sel         in port         8 17.0          
[05/15 15:27:02     8s] g3986/S                                       
[05/15 15:27:02     8s] g3986/Z       MUX2_X1         5 11.5          
[05/15 15:27:02     8s] g3968/A1                                      
[05/15 15:27:02     8s] g3968/ZN      NOR2_X1         1  2.1          
[05/15 15:27:02     8s] g3908/A1                                      
[05/15 15:27:02     8s] g3908/ZN      OAI22_X1        2  3.0          
[05/15 15:27:02     8s] g3882/A                                       
[05/15 15:27:02     8s] g3882/ZN      OAI21_X1        1  2.1          
[05/15 15:27:02     8s] g3874/A                                       
[05/15 15:27:02     8s] g3874/ZN      OAI21_X1        2  3.0          
[05/15 15:27:02     8s] g3853/A                                       
[05/15 15:27:02     8s] g3853/ZN      OAI21_X1        1  2.1          
[05/15 15:27:02     8s] g3849/A                                       
[05/15 15:27:02     8s] g3849/ZN      OAI21_X1        2  3.0          
[05/15 15:27:02     8s] g3831/A                                       
[05/15 15:27:02     8s] g3831/ZN      OAI21_X1        1  2.1          
[05/15 15:27:02     8s] g3830/A                                       
[05/15 15:27:02     8s] g3830/ZN      OAI21_X1        2  3.0          
[05/15 15:27:02     8s] g3821/A                                       
[05/15 15:27:02     8s] g3821/ZN      OAI21_X1        1  2.1          
[05/15 15:27:02     8s] g3820/A                                       
[05/15 15:27:02     8s] g3820/ZN      OAI21_X1        2  3.0          
[05/15 15:27:02     8s] g3814/A                                       
[05/15 15:27:02     8s] g3814/ZN      OAI21_X1        1  2.1          
[05/15 15:27:02     8s] g3813/A                                       
[05/15 15:27:02     8s] g3813/ZN      OAI21_X1        1  1.3          
[05/15 15:27:02     8s] g3806/B                                       
[05/15 15:27:02     8s] g3806/Z       MUX2_X1         2  3.6          
[05/15 15:27:02     8s] g3800/A1                                      
[05/15 15:27:02     8s] g3800/ZN      NAND2_X1        1  2.0          
[05/15 15:27:02     8s] g3797/A                                       
[05/15 15:27:02     8s] g3797/ZN      OAI211_X1       1  1.9          
[05/15 15:27:02     8s] g3793/A                                       
[05/15 15:27:02     8s] g3793/ZN      AOI21_X1        1  2.1          
[05/15 15:27:02     8s] g3792/A                                       
[05/15 15:27:02     8s] g3792/ZN      INV_X1          1  0.5          
[05/15 15:27:02     8s] out[7]   <<<  out port                        
[05/15 15:27:02     8s] ----------------------------------------------
[05/15 15:27:02     8s] Exception    : 'path_delays/alu_conv.sdc_line_13'    1000ps
[05/15 15:27:02     8s] Cost Group   : 'I2O' (path_group 'I2O')
[05/15 15:27:02     8s] Start-point  : a_sel
[05/15 15:27:02     8s] End-point    : out[7]
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] The global mapper estimates a slack for this path of 480ps.
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s] Global incremental timing result
[05/15 15:27:02     8s] ================================
[05/15 15:27:02     8s]         Tracing clock networks.
[05/15 15:27:02     8s]         Levelizing the circuit.
[05/15 15:27:02     8s]         Computing net loads.
[05/15 15:27:02     8s]         Computing delays.
[05/15 15:27:02     8s]         Computing arrivals and requireds.
[05/15 15:27:02     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:02     8s]         : The design is 'alu_conv'.
[05/15 15:27:02     8s]   Pin          Type      Fanout Load Slew Delay Arrival   
[05/15 15:27:02     8s]                                 (fF) (ps)  (ps)   (ps)    
[05/15 15:27:02     8s] ----------------------------------------------------------
[05/15 15:27:02     8s] a_sel         in port         8 17.0    0    +0       0 R 
[05/15 15:27:02     8s] g3986/S                                      +0       0   
[05/15 15:27:02     8s] g3986/Z       MUX2_X1         5 10.1   19   +72      72 F 
[05/15 15:27:02     8s] g3978/A                                      +0      72   
[05/15 15:27:02     8s] g3978/ZN      INV_X1          4  7.6   20   +32     104 R 
[05/15 15:27:02     8s] g3908/B1                                     +0     104   
[05/15 15:27:02     8s] g3908/ZN      OAI22_X1        2  3.0   13   +25     129 F 
[05/15 15:27:02     8s] g3882/A                                      +0     129   
[05/15 15:27:02     8s] g3882/ZN      OAI21_X1        1  2.1   20   +23     152 R 
[05/15 15:27:02     8s] g3874/A                                      +0     152   
[05/15 15:27:02     8s] g3874/ZN      OAI21_X1        2  3.0   12   +24     176 F 
[05/15 15:27:02     8s] g3853/A                                      +0     176   
[05/15 15:27:02     8s] g3853/ZN      OAI21_X1        1  2.1   21   +23     199 R 
[05/15 15:27:02     8s] g3849/A                                      +0     199   
[05/15 15:27:02     8s] g3849/ZN      OAI21_X1        2  3.0   12   +24     223 F 
[05/15 15:27:02     8s] g3831/A                                      +0     223   
[05/15 15:27:02     8s] g3831/ZN      OAI21_X1        1  2.1   21   +22     246 R 
[05/15 15:27:02     8s] g3830/A                                      +0     246   
[05/15 15:27:02     8s] g3830/ZN      OAI21_X1        2  3.0   12   +24     270 F 
[05/15 15:27:02     8s] g3821/A                                      +0     270   
[05/15 15:27:02     8s] g3821/ZN      OAI21_X1        1  2.1   20   +22     292 R 
[05/15 15:27:02     8s] g3820/A                                      +0     292   
[05/15 15:27:02     8s] g3820/ZN      OAI21_X1        2  3.0   12   +24     317 F 
[05/15 15:27:02     8s] g3814/A                                      +0     317   
[05/15 15:27:02     8s] g3814/ZN      OAI21_X1        1  2.1   20   +23     339 R 
[05/15 15:27:02     8s] g3813/A                                      +0     339   
[05/15 15:27:02     8s] g3813/ZN      OAI21_X1        1  1.3   10   +20     360 F 
[05/15 15:27:02     8s] g3806/B                                      +0     360   
[05/15 15:27:02     8s] g3806/Z       MUX2_X1         2  3.6   12   +63     423 F 
[05/15 15:27:02     8s] g3800/A1                                     +0     423   
[05/15 15:27:02     8s] g3800/ZN      NAND2_X1        1  2.0   10   +17     440 R 
[05/15 15:27:02     8s] g3797/A                                      +0     440   
[05/15 15:27:02     8s] g3797/ZN      OAI211_X1       1  1.9   19   +27     467 F 
[05/15 15:27:02     8s] g3793/A                                      +0     467   
[05/15 15:27:02     8s] g3793/ZN      AOI21_X1        1  2.1   24   +46     513 R 
[05/15 15:27:02     8s] g3792/A                                      +0     513   
[05/15 15:27:02     8s] g3792/ZN      INV_X1          1  0.5    6    +6     519 F 
[05/15 15:27:02     8s] out[7]   <<<  out port                       +0     519 F 
[05/15 15:27:02     8s] ----------------------------------------------------------
[05/15 15:27:02     8s] Exception    : 'path_delays/alu_conv.sdc_line_13'    1000ps
[05/15 15:27:02     8s] Cost Group   : 'I2O' (path_group 'I2O')
[05/15 15:27:02     8s] Timing slack :     481ps 
[05/15 15:27:02     8s] Start-point  : a_sel
[05/15 15:27:02     8s] End-point    : out[7]
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s]  
[05/15 15:27:02     8s] Global incremental optimization status
[05/15 15:27:02     8s] ======================================
[05/15 15:27:02     8s]                                    Group   
[05/15 15:27:02     8s]                                   Tot Wrst 
[05/15 15:27:02     8s]                            Total  Weighted 
[05/15 15:27:02     8s] Operation                   Area   Slacks  
[05/15 15:27:02     8s] -------------------------------------------------------------------------------
[05/15 15:27:02     8s]  global_incr                1273        0 
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s]     Cost Group            Target    Slack    Clock
[05/15 15:27:02     8s] --------------------------------------------------
[05/15 15:27:02     8s]            I2O                20      481     N.A. 
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] Scan mapping status report
[05/15 15:27:02     8s] ==========================
[05/15 15:27:02     8s]     Scan mapping: converting flip-flops that pass TDRC.
[05/15 15:27:02     8s]     Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s]     Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
[05/15 15:27:02     8s] Info    : 'Conformal LEC14.1-p100' or later builds is recommended for verification. [WDO-600]
[05/15 15:27:02     8s]         : The use of 'Conformal LEC14.1-p100' or later builds is recommended to get better verification results.
[05/15 15:27:02     8s] Generating a dofile for design 'alu_conv' in file 'fv/alu_conv/rtl_to_g1.do' ...
[05/15 15:27:02     8s] Info    : Forcing flat compare. [WDO-212]
[05/15 15:27:02     8s]         : No hierarchies found in design.
[05/15 15:27:02     8s] Info    : Done mapping. [SYNTH-5]
[05/15 15:27:02     8s]         : Done mapping 'alu_conv'.
[05/15 15:27:02     8s] Info    : Incrementally optimizing. [SYNTH-7]
[05/15 15:27:02     8s]         : Incrementally optimizing 'alu_conv' using 'high' effort.
[05/15 15:27:02     8s] Warning : The Parallel Incremental Optimization failed. [MAP-136]
[05/15 15:27:02     8s]         : Cannot run parallel IOPT, design size less than 130000
[05/15 15:27:02     8s]         : Switching to Normal Incremental Optimization flow.
[05/15 15:27:02     8s] Warning : Internal Tcl control variable has been changed. [TUI-668]
[05/15 15:27:02     8s]         : Variable 'incremental_opto', value: '0' (default: '1')
[05/15 15:27:02     8s] Info    : Done incrementally optimizing. [SYNTH-8]
[05/15 15:27:02     8s]         : Done incrementally optimizing 'alu_conv'.
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s] EC INFO: Total cpu-time and memory after SYN2MAP: 7 sec., 125.00 MBytes.
[05/15 15:27:02     8s] 
[05/15 15:27:02     8s]         Initializing DRC engine.
[05/15 15:27:02     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:02     8s]         : The design is 'alu_conv'.
[05/15 15:27:02     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Potential variable name conflict. [TUI-666]
[05/15 15:27:03     8s]         : A variable that controls the tool's behavior was set. The 'incremental_opto' variable has the same name as an internal variable.
[05/15 15:27:03     8s]         : Some Tcl variables are used internally to enable features that are not officially supported. If this variable was set as a part of a script that was not intended to change the tool's behavior (perhaps as a temporary variable to store a command result), choose another variable name. Otherwise, this variable name could produce unintended results. If you are setting this variable to change the tool's behavior, this warning can be ignored.
[05/15 15:27:03     8s] Current PLE settings:
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] Aspect ratio        : 1.00
[05/15 15:27:03     8s] Shrink factor       : 1.00
[05/15 15:27:03     8s] Scale of res/length : 1.00
[05/15 15:27:03     8s] Scale of cap/length : 1.00
[05/15 15:27:03     8s] Net derating factor : 1.00
[05/15 15:27:03     8s] Thermal factor      : 1.00
[05/15 15:27:03     8s] Via Resistance      : 0.00 ohm (from default)
[05/15 15:27:03     8s] Site size           : 1.59 um (from lef [tech+cell])
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]                                    Capacitance  
[05/15 15:27:03     8s]   Layer                             / Length         Data source:
[05/15 15:27:03     8s] Name        Direction Utilization  (pF/micron)       lef_library
[05/15 15:27:03     8s] ------------------------------------------------
[05/15 15:27:03     8s] metal1          H         1.00        0.000060  
[05/15 15:27:03     8s] metal2          V         1.00        0.000053  
[05/15 15:27:03     8s] metal3          H         1.00        0.000052  
[05/15 15:27:03     8s] metal4          V         1.00        0.000065  
[05/15 15:27:03     8s] metal5          H         1.00        0.000007  
[05/15 15:27:03     8s] metal6          V         1.00        0.000049  
[05/15 15:27:03     8s] metal7          H         1.00        0.000068  
[05/15 15:27:03     8s] metal8          V         1.00        0.000050  
[05/15 15:27:03     8s] metal9          H         1.00        0.000065  
[05/15 15:27:03     8s] metal10         V         1.00        0.000049  
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]                                     Resistance   
[05/15 15:27:03     8s]   Layer                              / Length         Data source:
[05/15 15:27:03     8s] Name        Direction Utilization  (ohm/micron)       lef_library
[05/15 15:27:03     8s] -------------------------------------------------
[05/15 15:27:03     8s] metal1          H         1.00         5.428571  
[05/15 15:27:03     8s] metal2          V         1.00         3.571429  
[05/15 15:27:03     8s] metal3          H         1.00         3.571429  
[05/15 15:27:03     8s] metal4          V         1.00         1.500000  
[05/15 15:27:03     8s] metal5          H         1.00         1.500000  
[05/15 15:27:03     8s] metal6          V         1.00         1.500000  
[05/15 15:27:03     8s] metal7          H         1.00         0.187500  
[05/15 15:27:03     8s] metal8          V         1.00         0.187500  
[05/15 15:27:03     8s] metal9          H         1.00         0.037500  
[05/15 15:27:03     8s] metal10         V         1.00         0.037500  
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]                                         Area     
[05/15 15:27:03     8s]   Layer                               / Length        Data source:
[05/15 15:27:03     8s] Name        Direction Utilization     (micron)        lef_library
[05/15 15:27:03     8s] -------------------------------------------------
[05/15 15:27:03     8s] metal1          H         1.00         0.070000  
[05/15 15:27:03     8s] metal2          V         1.00         0.070000  
[05/15 15:27:03     8s] metal3          H         1.00         0.070000  
[05/15 15:27:03     8s] metal4          V         1.00         0.140000  
[05/15 15:27:03     8s] metal5          H         1.00         0.140000  
[05/15 15:27:03     8s] metal6          V         1.00         0.140000  
[05/15 15:27:03     8s] metal7          H         1.00         0.400000  
[05/15 15:27:03     8s] metal8          V         1.00         0.400000  
[05/15 15:27:03     8s] metal9          H         1.00         0.800000  
[05/15 15:27:03     8s] metal10         V         1.00         0.800000  
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] Info    : Incrementally optimizing. [SYNTH-7]
[05/15 15:27:03     8s]         : Incrementally optimizing 'alu_conv' using 'high' effort.
[05/15 15:27:03     8s] Warning : The Parallel Incremental Optimization failed. [MAP-136]
[05/15 15:27:03     8s]         : Cannot run parallel IOPT, design size less than 130000
[05/15 15:27:03     8s]  
[05/15 15:27:03     8s] Incremental optimization status
[05/15 15:27:03     8s] ===============================
[05/15 15:27:03     8s]                                    Group   
[05/15 15:27:03     8s]                                   Tot Wrst     Total - - DRC Totals - -
[05/15 15:27:03     8s]                            Total  Weighted      Neg      Max       Max 
[05/15 15:27:03     8s] Operation                   Area   Slacks      Slack    Trans      Cap 
[05/15 15:27:03     8s] -------------------------------------------------------------------------------
[05/15 15:27:03     8s]  init_iopt                  1135        0         0         0      166
[05/15 15:27:03     8s]  const_prop                 1135        0         0         0      166
[05/15 15:27:03     8s]  simp_cc_inputs             1086        0         0         0      166
[05/15 15:27:03     8s]  hi_fo_buf                  1086        0         0         0      166
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]        hi_fo_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  
[05/15 15:27:03     8s] Incremental optimization status
[05/15 15:27:03     8s] ===============================
[05/15 15:27:03     8s]                                    Group   
[05/15 15:27:03     8s]                                   Tot Wrst     Total - - DRC Totals - -
[05/15 15:27:03     8s]                            Total  Weighted      Neg      Max       Max 
[05/15 15:27:03     8s] Operation                   Area   Slacks      Slack    Trans      Cap 
[05/15 15:27:03     8s] -------------------------------------------------------------------------------
[05/15 15:27:03     8s]  init_delay                 1086        0         0         0      166
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]            phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         in_phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        merge_bit         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_idrvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_iload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     merge_idload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_drvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_load         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         p_decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         mb_split         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              exp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gate_deco         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gcomp_tim         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]   inv_pair_2_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]          crr_220         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_200         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_300         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_400         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_111         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_210         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_110         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_101         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_201         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_211         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        merge_bit         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_idrvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_iload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     merge_idload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_drvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_load         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]            phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         p_decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         mb_split         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         in_phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              exp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gate_deco         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gcomp_tim         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]   inv_pair_2_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]  init_drc                   1086        0         0         0      166
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  incr_max_cap               1127        0         0         0      158
[05/15 15:27:03     8s]  incr_max_cap               1221        0         0         0       74
[05/15 15:27:03     8s]  incr_max_cap               1261        0         0         0       67
[05/15 15:27:03     8s]  incr_max_cap               1271        0         0         0       51
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st        64  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star        64  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       drc_buf_sp       128  (       27 /       64 )  0.04
[05/15 15:27:03     8s]         drc_bufs        74  (       11 /       37 )  0.03
[05/15 15:27:03     8s]         drc_fopt        26  (        0 /        0 )  0.01
[05/15 15:27:03     8s]         drc_bufb        26  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf        26  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup        26  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz        10  (       10 /       10 )  0.01
[05/15 15:27:03     8s]        crit_upsz        16  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       drc_buf_sp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  init_tns                   1271        0         0         0       51
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        merge_bit         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_idrvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_iload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     merge_idload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_drvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_load         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]            phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         p_decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         mb_split         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crr_local         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  init_area                  1271        0         0         0       51
[05/15 15:27:03     8s]  rem_buf                    1217        0         0         0       51
[05/15 15:27:03     8s]  rem_inv                    1127        0         0         0       51
[05/15 15:27:03     8s]  merge_bi                   1124        0         0         0       51
[05/15 15:27:03     8s]  io_phase                   1115        0         0         0       51
[05/15 15:27:03     8s]  gate_comp                  1112        0         0         0       51
[05/15 15:27:03     8s]  glob_area                  1112        0         0         0       50
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]            undup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          rem_buf        27  (       16 /       16 )  0.02
[05/15 15:27:03     8s]          rem_inv        30  (       28 /       28 )  0.03
[05/15 15:27:03     8s]         merge_bi         1  (        1 /        1 )  0.00
[05/15 15:27:03     8s]       rem_inv_qb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     seq_res_area         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         io_phase         3  (        3 /        3 )  0.00
[05/15 15:27:03     8s]        gate_comp         1  (        1 /        1 )  0.02
[05/15 15:27:03     8s]        gcomp_mog         0  (        0 /        0 )  0.01
[05/15 15:27:03     8s]        glob_area        19  (        2 /       19 )  0.00
[05/15 15:27:03     8s]        area_down         1  (        0 /        0 )  0.00
[05/15 15:27:03     8s]   gate_deco_area         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          rem_buf        11  (        0 /        0 )  0.01
[05/15 15:27:03     8s]          rem_inv         1  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         merge_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       rem_inv_qb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  
[05/15 15:27:03     8s] Incremental optimization status
[05/15 15:27:03     8s] ===============================
[05/15 15:27:03     8s]                                    Group   
[05/15 15:27:03     8s]                                   Tot Wrst     Total - - DRC Totals - -
[05/15 15:27:03     8s]                            Total  Weighted      Neg      Max       Max 
[05/15 15:27:03     8s] Operation                   Area   Slacks      Slack    Trans      Cap 
[05/15 15:27:03     8s] -------------------------------------------------------------------------------
[05/15 15:27:03     8s]  init_delay                 1112        0         0         0       50
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]          crr_220         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_200         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_300         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_400         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_111         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_210         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_110         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_101         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_201         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          crr_211         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crr_glob         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        merge_bit         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_idrvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_iload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     merge_idload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_drvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_load         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]            phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         p_decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         mb_split         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         in_phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              exp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gate_deco         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gcomp_tim         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]   inv_pair_2_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]  init_drc                   1112        0         0         0       50
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  incr_max_cap               1121        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st        39  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star        39  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs        78  (        1 /       39 )  0.02
[05/15 15:27:03     8s]         drc_fopt        38  (        0 /        0 )  0.01
[05/15 15:27:03     8s]         drc_bufb        38  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf        38  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup        38  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz        10  (       10 /       10 )  0.01
[05/15 15:27:03     8s]        crit_upsz        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  init_tns                   1121        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        merge_bit         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_idrvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_iload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     merge_idload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_drvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_load         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]            phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         p_decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         mb_split         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crr_local         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  init_area                  1121        0         0         0       37
[05/15 15:27:03     8s]  rem_buf                    1118        0         0         0       37
[05/15 15:27:03     8s]  rem_inv                    1115        0         0         0       37
[05/15 15:27:03     8s]  merge_bi                   1112        0         0         0       37
[05/15 15:27:03     8s]  glob_area                  1112        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]            undup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          rem_buf        11  (        1 /        1 )  0.01
[05/15 15:27:03     8s]          rem_inv         4  (        1 /        1 )  0.00
[05/15 15:27:03     8s]         merge_bi         1  (        1 /        1 )  0.00
[05/15 15:27:03     8s]       rem_inv_qb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         io_phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gate_comp         0  (        0 /        0 )  0.02
[05/15 15:27:03     8s]        gcomp_mog         0  (        0 /        0 )  0.01
[05/15 15:27:03     8s]        glob_area        19  (        1 /       19 )  0.00
[05/15 15:27:03     8s]        area_down         1  (        0 /        0 )  0.00
[05/15 15:27:03     8s]   gate_deco_area         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  
[05/15 15:27:03     8s] Incremental optimization status
[05/15 15:27:03     8s] ===============================
[05/15 15:27:03     8s]                                    Group   
[05/15 15:27:03     8s]                                   Tot Wrst     Total - - DRC Totals - -
[05/15 15:27:03     8s]                            Total  Weighted      Neg      Max       Max 
[05/15 15:27:03     8s] Operation                   Area   Slacks      Slack    Trans      Cap 
[05/15 15:27:03     8s] -------------------------------------------------------------------------------
[05/15 15:27:03     8s]  init_delay                 1112        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         move_for         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           rem_bi         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          offload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]            phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         in_phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        merge_bit         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_idrvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      merge_iload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     merge_idload         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_drvr         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       merge_load         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         p_decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         mb_split         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              exp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gate_deco         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        gcomp_tim         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]   inv_pair_2_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  init_drc                   1112        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs        56  (        0 /       28 )  0.02
[05/15 15:27:03     8s]         drc_fopt        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]   Inserting buffers to remove assign statements...
[05/15 15:27:03     8s]  
[05/15 15:27:03     8s] Incremental optimization status
[05/15 15:27:03     8s] ===============================
[05/15 15:27:03     8s]                                    Group   
[05/15 15:27:03     8s]                                   Tot Wrst     Total - - DRC Totals - -
[05/15 15:27:03     8s]                            Total  Weighted      Neg      Max       Max 
[05/15 15:27:03     8s] Operation                   Area   Slacks      Slack    Trans      Cap 
[05/15 15:27:03     8s] -------------------------------------------------------------------------------
[05/15 15:27:03     8s]  init_delay                 1112        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]            phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         in_phase         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]           decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         p_decomp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              exp         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]   inv_pair_2_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  init_tns                   1112        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]     plc_bal_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftimb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]      drc_buftims         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         crit_msz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        plc_lo_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        mux2_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_swap         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]             fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         setup_dn         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        load_isol         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         levelize         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       mux_retime         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]          buf2inv         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]  init_drc                   1112        0         0         0       37
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_slew         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs        56  (        0 /       28 )  0.02
[05/15 15:27:03     8s]         drc_fopt        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]       simple_buf        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz        28  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]            Trick     Calls     Accepts   Attempts    Time(secs) 
[05/15 15:27:03     8s] -----------------------------------------------------------
[05/15 15:27:03     8s]           plc_st         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         plc_star         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufs         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_fopt         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]         drc_bufb         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]              dup         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_dnsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s]        crit_upsz         0  (        0 /        0 )  0.00
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] Info    : Done incrementally optimizing. [SYNTH-8]
[05/15 15:27:03     8s]         : Done incrementally optimizing 'alu_conv'.
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] EC INFO: Total cpu-time and memory after INCR: 8 sec., 125.00 MBytes.
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s]         Initializing DRC engine.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] EC INFO: Total cpu-time and memory after ASSIGN: 8 sec., 125.00 MBytes.
[05/15 15:27:03     8s] 
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:03     8s]         : The design is 'alu_conv'.
[05/15 15:27:03     8s] Finished SDC export (command execution time mm:ss (real) = 00:00).
[05/15 15:27:03     8s] Info    : Design has no library or power domains. [ENC_MSV-301]
[05/15 15:27:04     8s]         : No power domains will be created for Encounter.
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s] EC INFO: Total cpu-time and memory after WRITE: 8 sec., 126.00 MBytes.
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s]   Setting attribute of root '/': 'interconnect_mode' = wireload
[05/15 15:27:04     8s]   Setting attribute of design 'alu_conv': 'force_wireload' = none
[05/15 15:27:04     8s]   Setting attribute of root '/': 'wireload_mode' = top
[05/15 15:27:04     8s] Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
[05/15 15:27:04     8s]         : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
[05/15 15:27:04     8s] Info    : Found unusable library cells. [LBR-415]
[05/15 15:27:04     8s]         : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
[05/15 15:27:04     8s] 	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
[05/15 15:27:04     8s]         Tracing clock networks.
[05/15 15:27:04     8s]         Levelizing the circuit.
[05/15 15:27:04     8s]         Applying wireload models.
[05/15 15:27:04     8s]         Computing net loads.
[05/15 15:27:04     8s]         Computing delays.
[05/15 15:27:04     8s]         Computing arrivals and requireds.
[05/15 15:27:04     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:04     8s]         : The design is 'alu_conv'.
[05/15 15:27:04     8s] Warning : Possible timing problems have been detected in this design. [TIM-11]
[05/15 15:27:04     8s]         : The design is 'alu_conv'.
[05/15 15:27:04     8s] ============================================================
[05/15 15:27:04     8s]   Generated by:           Encounter(R) RTL Compiler RC14.20 - v14.20-p005_1
[05/15 15:27:04     8s]   Generated on:           May 15 2017  03:27:04 pm
[05/15 15:27:04     8s]   Module:                 alu_conv
[05/15 15:27:04     8s]   Technology library:     NangateOpenCellLibrary revision 1.0
[05/15 15:27:04     8s]   Operating conditions:   typical (balanced_tree)
[05/15 15:27:04     8s]   Wireload mode:          top
[05/15 15:27:04     8s]   Area mode:              timing library
[05/15 15:27:04     8s] ============================================================
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s]       Pin           Type      Fanout Load Slew Delay Arrival   
[05/15 15:27:04     8s]                                      (fF) (ps)  (ps)   (ps)    
[05/15 15:27:04     8s] ---------------------------------------------------------------
[05/15 15:27:04     8s] a_sel              in port         1  0.7    0    +0       0 F 
[05/15 15:27:04     8s] drc_buf_sp4287/A                                  +0       0   
[05/15 15:27:04     8s] drc_buf_sp4287/Z   CLKBUF_X1       8 14.4   35   +60      60 F 
[05/15 15:27:04     8s] g3986/S                                           +0      60   
[05/15 15:27:04     8s] g3986/Z            MUX2_X1         5  9.9   27   +82     142 R 
[05/15 15:27:04     8s] g3978/A                                           +0     142   
[05/15 15:27:04     8s] g3978/ZN           INV_X1          4  5.9   12   +18     161 F 
[05/15 15:27:04     8s] g3937/B1                                          +0     161   
[05/15 15:27:04     8s] g3937/ZN           AOI21_X1        1  1.7   22   +27     188 R 
[05/15 15:27:04     8s] g3889/A1                                          +0     188   
[05/15 15:27:04     8s] g3889/ZN           NOR2_X1         2  3.6    9   +14     202 F 
[05/15 15:27:04     8s] g4009/CI                                          +0     202   
[05/15 15:27:04     8s] g4009/CO           FA_X1           2  3.6   16   +72     274 F 
[05/15 15:27:04     8s] g4008/CI                                          +0     274   
[05/15 15:27:04     8s] g4008/CO           FA_X1           2  3.6   16   +74     348 F 
[05/15 15:27:04     8s] g4007/CI                                          +0     348   
[05/15 15:27:04     8s] g4007/CO           FA_X1           2  3.6   16   +74     422 F 
[05/15 15:27:04     8s] g4006/CI                                          +0     422   
[05/15 15:27:04     8s] g4006/CO           FA_X1           2  3.6   16   +74     496 F 
[05/15 15:27:04     8s] g4005/CI                                          +0     496   
[05/15 15:27:04     8s] g4005/CO           FA_X1           2  3.6   16   +74     571 F 
[05/15 15:27:04     8s] g3806/A                                           +0     571   
[05/15 15:27:04     8s] g3806/Z            MUX2_X1         2  3.0   12   +64     635 F 
[05/15 15:27:04     8s] g3800/A1                                          +0     635   
[05/15 15:27:04     8s] g3800/ZN           NAND2_X1        1  1.6   10   +15     650 R 
[05/15 15:27:04     8s] g3797/A                                           +0     650   
[05/15 15:27:04     8s] g3797/ZN           OAI211_X1       1  1.5   18   +26     676 F 
[05/15 15:27:04     8s] g3793/A                                           +0     676   
[05/15 15:27:04     8s] g3793/ZN           AOI21_X1        1  1.7   22   +43     719 R 
[05/15 15:27:04     8s] g3792/A                                           +0     719   
[05/15 15:27:04     8s] g3792/ZN           INV_X1          1  0.1    5    +5     724 F 
[05/15 15:27:04     8s] out[7]             out port                       +0     724 F 
[05/15 15:27:04     8s] ---------------------------------------------------------------
[05/15 15:27:04     8s] Exception    : 'path_delays/alu_conv.sdc_line_13'    1000ps
[05/15 15:27:04     8s] Cost Group   : 'I2O' (path_group 'I2O')
[05/15 15:27:04     8s] Timing slack :     276ps 
[05/15 15:27:04     8s] Start-point  : a_sel
[05/15 15:27:04     8s] End-point    : out[7]
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s] EC INFO: Total cpu-time and memory after FINAL: 8 sec., 126.00 MBytes.
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s] EC INFO: End at: 05/15/2017 15:27:04
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s] EC INFO: Elapsed-time: 4 seconds
[05/15 15:27:04     8s] 
[05/15 15:27:04     8s] rc:/> 
[05/15 15:27:04     8s] Normal exit.
[05/15 15:27:04     8s] Finished compileDesign (elapsed-time: 10 seconds, or 0:0:10).
[05/15 15:27:04    18s] 
[05/15 15:28:58    28s] *** Memory Usage v#1 (Current mem = 373.469M, initial mem = 97.723M) ***
[05/15 15:28:58    28s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 15:28:58    28s] 
[05/15 15:28:58    28s] --- Ending "Encounter" (totcpu=0:00:28.0, real=0:02:52, mem=373.5M) ---
[05/15 15:28:58    28s] 