// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s (
        ap_ready,
        data_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);


output   ap_ready;
input  [319:0] data_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;

wire   [15:0] trunc_ln21_fu_98_p1;

assign ap_ready = 1'b1;

assign trunc_ln21_fu_98_p1 = data_val[15:0];

assign ap_return_0 = trunc_ln21_fu_98_p1;

assign ap_return_1 = {{data_val[95:80]}};

assign ap_return_10 = {{data_val[207:192]}};

assign ap_return_11 = {{data_val[287:272]}};

assign ap_return_12 = {{data_val[63:48]}};

assign ap_return_13 = {{data_val[143:128]}};

assign ap_return_14 = {{data_val[223:208]}};

assign ap_return_15 = {{data_val[303:288]}};

assign ap_return_16 = {{data_val[79:64]}};

assign ap_return_17 = {{data_val[159:144]}};

assign ap_return_18 = {{data_val[239:224]}};

assign ap_return_19 = {{data_val[319:304]}};

assign ap_return_2 = {{data_val[175:160]}};

assign ap_return_3 = {{data_val[255:240]}};

assign ap_return_4 = {{data_val[31:16]}};

assign ap_return_5 = {{data_val[111:96]}};

assign ap_return_6 = {{data_val[191:176]}};

assign ap_return_7 = {{data_val[271:256]}};

assign ap_return_8 = {{data_val[47:32]}};

assign ap_return_9 = {{data_val[127:112]}};

endmodule //myproject_transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s
