

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Fri Jul 08 18:40:03 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _OSCCONbits	set	4051
    49  0000                     _TRISD	set	3989
    50  0000                     _TRISA	set	3986
    51  0000                     _LATBbits	set	3978
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007FD6                     __pcinit:
    57                           	callstack 0
    58  007FD6                     start_initialization:
    59                           	callstack 0
    60  007FD6                     __initialization:
    61                           	callstack 0
    62  007FD6                     end_of_initialization:
    63                           	callstack 0
    64  007FD6                     __end_of__initialization:
    65                           	callstack 0
    66  007FD6  0100               	movlb	0
    67  007FD8  EFEE  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000000                     
    73                           ; 1 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 33 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2, cstack
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          0       0       0       0       0       0       0       0       0
    96 ;;      Totals:         0       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; Hardware stack levels required when called: 1
    99 ;; This function calls:
   100 ;;		_MCU_Initialize
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FDC                     __ptext0:
   108                           	callstack 0
   109  007FDC                     _main:
   110                           	callstack 30
   111  007FDC                     
   112                           ;main.c: 34:     MCU_Initialize();
   113  007FDC  ECF5  F03F         	call	_MCU_Initialize	;wreg free
   114  007FE0                     l707:
   115  007FE0  8A8A               	bsf	138,5,c	;volatile
   116  007FE2  EFF0  F03F         	goto	l707
   117  007FE6  EF00  F000         	goto	start
   118  007FEA                     __end_of_main:
   119                           	callstack 0
   120                           
   121 ;; *************** function _MCU_Initialize *****************
   122 ;; Defined at:
   123 ;;		line 41 in file "main.c"
   124 ;; Parameters:    Size  Location     Type
   125 ;;		None
   126 ;; Auto vars:     Size  Location     Type
   127 ;;		None
   128 ;; Return value:  Size  Location     Type
   129 ;;                  1    wreg      void 
   130 ;; Registers used:
   131 ;;		wreg, status,2
   132 ;; Tracked objects:
   133 ;;		On entry : 0/0
   134 ;;		On exit  : 0/0
   135 ;;		Unchanged: 0/0
   136 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   137 ;;      Params:         0       0       0       0       0       0       0       0       0
   138 ;;      Locals:         0       0       0       0       0       0       0       0       0
   139 ;;      Temps:          0       0       0       0       0       0       0       0       0
   140 ;;      Totals:         0       0       0       0       0       0       0       0       0
   141 ;;Total ram usage:        0 bytes
   142 ;; Hardware stack levels used: 1
   143 ;; This function calls:
   144 ;;		Nothing
   145 ;; This function is called by:
   146 ;;		_main
   147 ;; This function uses a non-reentrant model
   148 ;;
   149                           
   150                           	psect	text1
   151  007FEA                     __ptext1:
   152                           	callstack 0
   153  007FEA                     _MCU_Initialize:
   154                           	callstack 30
   155  007FEA                     
   156                           ;main.c: 42:     TRISA = 0b0000001;
   157  007FEA  0E01               	movlw	1
   158  007FEC  6E92               	movwf	146,c	;volatile
   159                           
   160                           ;main.c: 43:     TRISD = 0x00;
   161  007FEE  0E00               	movlw	0
   162  007FF0  6E95               	movwf	149,c	;volatile
   163                           
   164                           ;main.c: 46:     OSCCONbits.SCS = 0b11;
   165  007FF2  0E03               	movlw	3
   166  007FF4  12D3               	iorwf	211,f,c	;volatile
   167                           
   168                           ;main.c: 47:     OSCCONbits.IRCF = 0b111;
   169  007FF6  0E70               	movlw	112
   170  007FF8  12D3               	iorwf	211,f,c	;volatile
   171  007FFA                     
   172                           ;main.c: 48:     OSCCONbits.IDLEN = 0;
   173  007FFA  9ED3               	bcf	211,7,c	;volatile
   174  007FFC                     
   175                           ;main.c: 49:     OSCCONbits.IOFS = 1;
   176  007FFC  84D3               	bsf	211,2,c	;volatile
   177  007FFE  0012               	return		;funcret
   178  008000                     __end_of_MCU_Initialize:
   179                           	callstack 0
   180  0000                     
   181                           	psect	rparam
   182  0000                     
   183                           	psect	idloc
   184                           
   185                           ;Config register IDLOC0 @ 0x200000
   186                           ;	unspecified, using default values
   187  200000                     	org	2097152
   188  200000  FF                 	db	255
   189                           
   190                           ;Config register IDLOC1 @ 0x200001
   191                           ;	unspecified, using default values
   192  200001                     	org	2097153
   193  200001  FF                 	db	255
   194                           
   195                           ;Config register IDLOC2 @ 0x200002
   196                           ;	unspecified, using default values
   197  200002                     	org	2097154
   198  200002  FF                 	db	255
   199                           
   200                           ;Config register IDLOC3 @ 0x200003
   201                           ;	unspecified, using default values
   202  200003                     	org	2097155
   203  200003  FF                 	db	255
   204                           
   205                           ;Config register IDLOC4 @ 0x200004
   206                           ;	unspecified, using default values
   207  200004                     	org	2097156
   208  200004  FF                 	db	255
   209                           
   210                           ;Config register IDLOC5 @ 0x200005
   211                           ;	unspecified, using default values
   212  200005                     	org	2097157
   213  200005  FF                 	db	255
   214                           
   215                           ;Config register IDLOC6 @ 0x200006
   216                           ;	unspecified, using default values
   217  200006                     	org	2097158
   218  200006  FF                 	db	255
   219                           
   220                           ;Config register IDLOC7 @ 0x200007
   221                           ;	unspecified, using default values
   222  200007                     	org	2097159
   223  200007  FF                 	db	255
   224                           
   225                           	psect	config
   226                           
   227                           ;Config register CONFIG1L @ 0x300000
   228                           ;	unspecified, using default values
   229                           ;	PLL Prescaler Selection bits
   230                           ;	PLLDIV = 0x0, unprogrammed default
   231                           ;	System Clock Postscaler Selection bits
   232                           ;	CPUDIV = 0x0, unprogrammed default
   233                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   234                           ;	USBDIV = 0x0, unprogrammed default
   235  300000                     	org	3145728
   236  300000  00                 	db	0
   237                           
   238                           ;Config register CONFIG1H @ 0x300001
   239                           ;	Oscillator Selection bits
   240                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   241                           ;	Fail-Safe Clock Monitor Enable bit
   242                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   243                           ;	Internal/External Oscillator Switchover bit
   244                           ;	IESO = OFF, Oscillator Switchover mode disabled
   245  300001                     	org	3145729
   246  300001  08                 	db	8
   247                           
   248                           ;Config register CONFIG2L @ 0x300002
   249                           ;	Power-up Timer Enable bit
   250                           ;	PWRT = OFF, PWRT disabled
   251                           ;	Brown-out Reset Enable bits
   252                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   253                           ;	Brown-out Reset Voltage bits
   254                           ;	BORV = 3, Minimum setting 2.05V
   255                           ;	USB Voltage Regulator Enable bit
   256                           ;	VREGEN = OFF, USB voltage regulator disabled
   257  300002                     	org	3145730
   258  300002  1F                 	db	31
   259                           
   260                           ;Config register CONFIG2H @ 0x300003
   261                           ;	Watchdog Timer Enable bit
   262                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   263                           ;	Watchdog Timer Postscale Select bits
   264                           ;	WDTPS = 32768, 1:32768
   265  300003                     	org	3145731
   266  300003  1E                 	db	30
   267                           
   268                           ; Padding undefined space
   269  300004                     	org	3145732
   270  300004  FF                 	db	255
   271                           
   272                           ;Config register CONFIG3H @ 0x300005
   273                           ;	CCP2 MUX bit
   274                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   275                           ;	PORTB A/D Enable bit
   276                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   277                           ;	Low-Power Timer 1 Oscillator Enable bit
   278                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   279                           ;	MCLR Pin Enable bit
   280                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   281  300005                     	org	3145733
   282  300005  80                 	db	128
   283                           
   284                           ;Config register CONFIG4L @ 0x300006
   285                           ;	Stack Full/Underflow Reset Enable bit
   286                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   287                           ;	Single-Supply ICSP Enable bit
   288                           ;	LVP = OFF, Single-Supply ICSP disabled
   289                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   290                           ;	ICPRT = OFF, ICPORT disabled
   291                           ;	Extended Instruction Set Enable bit
   292                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   293                           ;	Background Debugger Enable bit
   294                           ;	DEBUG = 0x1, unprogrammed default
   295  300006                     	org	3145734
   296  300006  80                 	db	128
   297                           
   298                           ; Padding undefined space
   299  300007                     	org	3145735
   300  300007  FF                 	db	255
   301                           
   302                           ;Config register CONFIG5L @ 0x300008
   303                           ;	Code Protection bit
   304                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   305                           ;	Code Protection bit
   306                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   307                           ;	Code Protection bit
   308                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   309                           ;	Code Protection bit
   310                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   311  300008                     	org	3145736
   312  300008  0F                 	db	15
   313                           
   314                           ;Config register CONFIG5H @ 0x300009
   315                           ;	Boot Block Code Protection bit
   316                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   317                           ;	Data EEPROM Code Protection bit
   318                           ;	CPD = OFF, Data EEPROM is not code-protected
   319  300009                     	org	3145737
   320  300009  C0                 	db	192
   321                           
   322                           ;Config register CONFIG6L @ 0x30000A
   323                           ;	Write Protection bit
   324                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   325                           ;	Write Protection bit
   326                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   327                           ;	Write Protection bit
   328                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   329                           ;	Write Protection bit
   330                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   331  30000A                     	org	3145738
   332  30000A  0F                 	db	15
   333                           
   334                           ;Config register CONFIG6H @ 0x30000B
   335                           ;	Configuration Register Write Protection bit
   336                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   337                           ;	Boot Block Write Protection bit
   338                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   339                           ;	Data EEPROM Write Protection bit
   340                           ;	WRTD = OFF, Data EEPROM is not write-protected
   341  30000B                     	org	3145739
   342  30000B  E0                 	db	224
   343                           
   344                           ;Config register CONFIG7L @ 0x30000C
   345                           ;	Table Read Protection bit
   346                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   347                           ;	Table Read Protection bit
   348                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   349                           ;	Table Read Protection bit
   350                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   351                           ;	Table Read Protection bit
   352                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   353  30000C                     	org	3145740
   354  30000C  0F                 	db	15
   355                           
   356                           ;Config register CONFIG7H @ 0x30000D
   357                           ;	Boot Block Table Read Protection bit
   358                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   359  30000D                     	org	3145741
   360  30000D  40                 	db	64
   361                           tosu	equ	0xFFF
   362                           tosh	equ	0xFFE
   363                           tosl	equ	0xFFD
   364                           stkptr	equ	0xFFC
   365                           pclatu	equ	0xFFB
   366                           pclath	equ	0xFFA
   367                           pcl	equ	0xFF9
   368                           tblptru	equ	0xFF8
   369                           tblptrh	equ	0xFF7
   370                           tblptrl	equ	0xFF6
   371                           tablat	equ	0xFF5
   372                           prodh	equ	0xFF4
   373                           prodl	equ	0xFF3
   374                           indf0	equ	0xFEF
   375                           postinc0	equ	0xFEE
   376                           postdec0	equ	0xFED
   377                           preinc0	equ	0xFEC
   378                           plusw0	equ	0xFEB
   379                           fsr0h	equ	0xFEA
   380                           fsr0l	equ	0xFE9
   381                           wreg	equ	0xFE8
   382                           indf1	equ	0xFE7
   383                           postinc1	equ	0xFE6
   384                           postdec1	equ	0xFE5
   385                           preinc1	equ	0xFE4
   386                           plusw1	equ	0xFE3
   387                           fsr1h	equ	0xFE2
   388                           fsr1l	equ	0xFE1
   389                           bsr	equ	0xFE0
   390                           indf2	equ	0xFDF
   391                           postinc2	equ	0xFDE
   392                           postdec2	equ	0xFDD
   393                           preinc2	equ	0xFDC
   394                           plusw2	equ	0xFDB
   395                           fsr2h	equ	0xFDA
   396                           fsr2l	equ	0xFD9
   397                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                     _MCU_Initialize
 ---------------------------------------------------------------------------------
 (1) _MCU_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _MCU_Initialize

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Fri Jul 08 18:40:03 2022

                     l23 7FFE                      l701 7FFA                      l703 7FFC  
                    l705 7FDC                      l707 7FE0                      l699 7FEA  
                   _main 7FDC                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _TRISA 000F92                    _TRISD 000F95  
       ??_MCU_Initialize 0000          __initialization 7FD6             __end_of_main 7FEA  
                 ??_main 0000            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FD6            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FD6                  __ramtop 0800                  __ptext0 7FDC  
                __ptext1 7FEA     end_of_initialization 7FD6  __size_of_MCU_Initialize 0016  
    start_initialization 7FD6           _MCU_Initialize 7FEA                 _LATBbits 000F8A  
 __end_of_MCU_Initialize 8000                 __Hrparam 0000                 __Lrparam 0000  
        ?_MCU_Initialize 0000            __size_of_main 000E                 isa$xinst 000000  
             _OSCCONbits 000FD3  
