Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 28 15:14:32 2022
| Host         : Mehran running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stuff_or_data_top_timing_summary_routed.rpt -pb stuff_or_data_top_timing_summary_routed.pb -rpx stuff_or_data_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stuff_or_data_top
| Device       : 7a200t-ffg1156
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.128        0.000                      0                  224        0.166        0.000                      0                  224        0.750        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.128        0.000                      0                  224        0.166        0.000                      0                  224        0.750        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 uut/cm_pm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/ds_s3raw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 1.370ns (58.587%)  route 0.968ns (41.413%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 7.852 - 2.500 ) 
    Source Clock Delay      (SCD):    5.664ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.869     5.664    uut/clk
    SLICE_X7Y43          FDRE                                         r  uut/cm_pm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.379     6.043 r  uut/cm_pm_reg[5]/Q
                         net (fo=4, routed)           0.656     6.698    uut/cm_pm[5]
    SLICE_X7Y38          LUT2 (Prop_lut2_I1_O)        0.105     6.803 r  uut/ds_s3raw_i_9/O
                         net (fo=1, routed)           0.000     6.803    uut/ds_s3raw_i_9_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.260 r  uut/ds_s3raw_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.260    uut/ds_s3raw_reg_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.440 r  uut/ds_s3raw_reg_i_2/O[0]
                         net (fo=1, routed)           0.313     7.753    uut/ds_s3raw_reg_i_2_n_7
    SLICE_X7Y40          LUT3 (Prop_lut3_I0_O)        0.249     8.002 r  uut/ds_s3raw_i_1/O
                         net (fo=1, routed)           0.000     8.002    uut/ds_s3raw_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  uut/ds_s3raw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.745     7.852    uut/clk
    SLICE_X7Y40          FDRE                                         r  uut/ds_s3raw_reg/C
                         clock pessimism              0.284     8.136    
                         clock uncertainty           -0.035     8.100    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.030     8.130    uut/ds_s3raw_reg
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 uut/cm_pm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/ds_s4raw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.451ns (62.633%)  route 0.866ns (37.367%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 7.856 - 2.500 ) 
    Source Clock Delay      (SCD):    5.662ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.867     5.662    uut/clk
    SLICE_X7Y39          FDRE                                         r  uut/cm_pm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.379     6.041 r  uut/cm_pm_reg[0]/Q
                         net (fo=4, routed)           0.537     6.577    uut/cm_pm[0]
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.105     6.682 r  uut/ds_s4raw_i_12/O
                         net (fo=1, routed)           0.000     6.682    uut/ds_s4raw_i_12_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.122 r  uut/ds_s4raw_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.122    uut/ds_s4raw_reg_i_4_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.220 r  uut/ds_s4raw_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.220    uut/ds_s4raw_reg_i_3_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.400 r  uut/ds_s4raw_reg_i_2/O[0]
                         net (fo=1, routed)           0.329     7.729    uut/ds_s4raw_reg_i_2_n_7
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.249     7.978 r  uut/ds_s4raw_i_1/O
                         net (fo=1, routed)           0.000     7.978    uut/ds_s4raw_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  uut/ds_s4raw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.749     7.856    uut/clk
    SLICE_X3Y45          FDRE                                         r  uut/ds_s4raw_reg/C
                         clock pessimism              0.269     8.125    
                         clock uncertainty           -0.035     8.089    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.033     8.122    uut/ds_s4raw_reg
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.135ns (47.609%)  route 1.249ns (52.391%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 7.853 - 2.500 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.801     5.596    uut/clk
    SLICE_X8Y41          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.433     6.029 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=76, routed)          1.249     7.278    uut/state[2]
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.105     7.383 r  uut/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.383    uut/i__carry_i_2__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.715 r  uut/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/_inferred__6/i__carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.980 r  uut/_inferred__6/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     7.980    uut/x1_s30_in[5]
    SLICE_X3Y37          FDRE                                         r  uut/x1_s3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.746     7.853    uut/clk
    SLICE_X3Y37          FDRE                                         r  uut/x1_s3_reg[5]/C
                         clock pessimism              0.269     8.122    
                         clock uncertainty           -0.035     8.086    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.059     8.145    uut/x1_s3_reg[5]
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.341ns (56.365%)  route 1.038ns (43.635%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 7.852 - 2.500 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.801     5.596    uut/clk
    SLICE_X8Y41          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.433     6.029 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=76, routed)          1.038     7.067    uut/state[2]
    SLICE_X4Y38          LUT5 (Prop_lut5_I2_O)        0.105     7.172 r  uut/x1_s3_pm[3]_i_5/O
                         net (fo=1, routed)           0.000     7.172    uut/x1_s3_pm[3]_i_5_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.612 r  uut/x1_s3_pm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.612    uut/x1_s3_pm_reg[3]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.710 r  uut/x1_s3_pm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.710    uut/x1_s3_pm_reg[7]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.975 r  uut/x1_s3_pm_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.975    uut/x1_s3_pm[9]
    SLICE_X4Y40          FDRE                                         r  uut/x1_s3_pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.745     7.852    uut/clk
    SLICE_X4Y40          FDRE                                         r  uut/x1_s3_pm_reg[9]/C
                         clock pessimism              0.269     8.121    
                         clock uncertainty           -0.035     8.085    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)        0.059     8.144    uut/x1_s3_pm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.130ns (47.499%)  route 1.249ns (52.501%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 7.853 - 2.500 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.801     5.596    uut/clk
    SLICE_X8Y41          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.433     6.029 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=76, routed)          1.249     7.278    uut/state[2]
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.105     7.383 r  uut/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.383    uut/i__carry_i_2__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.715 r  uut/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/_inferred__6/i__carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.975 r  uut/_inferred__6/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     7.975    uut/x1_s30_in[7]
    SLICE_X3Y37          FDRE                                         r  uut/x1_s3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.746     7.853    uut/clk
    SLICE_X3Y37          FDRE                                         r  uut/x1_s3_reg[7]/C
                         clock pessimism              0.269     8.122    
                         clock uncertainty           -0.035     8.086    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.059     8.145    uut/x1_s3_reg[7]
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s4_pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.341ns (56.843%)  route 1.018ns (43.157%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 7.853 - 2.500 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.801     5.596    uut/clk
    SLICE_X8Y41          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.433     6.029 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=76, routed)          1.018     7.047    uut/state[2]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.105     7.152 r  uut/x1_s4_pm[3]_i_5/O
                         net (fo=1, routed)           0.000     7.152    uut/x1_s4_pm[3]_i_5_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.592 r  uut/x1_s4_pm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.592    uut/x1_s4_pm_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  uut/x1_s4_pm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    uut/x1_s4_pm_reg[7]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.955 r  uut/x1_s4_pm_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.955    uut/x1_s4_pm[9]
    SLICE_X4Y43          FDRE                                         r  uut/x1_s4_pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.746     7.853    uut/clk
    SLICE_X4Y43          FDRE                                         r  uut/x1_s4_pm_reg[9]/C
                         clock pessimism              0.269     8.122    
                         clock uncertainty           -0.035     8.086    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.059     8.145    uut/x1_s4_pm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_2pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.130ns (47.657%)  route 1.241ns (52.343%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 7.852 - 2.500 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.801     5.596    uut/clk
    SLICE_X8Y40          FDRE                                         r  uut/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.433     6.029 r  uut/FSM_sequential_state_reg[1]/Q
                         net (fo=73, routed)          1.241     7.270    uut/state[1]
    SLICE_X6Y39          LUT5 (Prop_lut5_I3_O)        0.105     7.375 r  uut/x1_s3_2pm[4]_i_2/O
                         net (fo=1, routed)           0.000     7.375    uut/x1_s3_2pm[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.689 r  uut/x1_s3_2pm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    uut/x1_s3_2pm_reg[4]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.789 r  uut/x1_s3_2pm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.789    uut/x1_s3_2pm_reg[7]_i_1_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.967 r  uut/x1_s3_2pm_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.967    uut/x1_s3_2pm[9]
    SLICE_X6Y41          FDRE                                         r  uut/x1_s3_2pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.745     7.852    uut/clk
    SLICE_X6Y41          FDRE                                         r  uut/x1_s3_2pm_reg[9]/C
                         clock pessimism              0.269     8.121    
                         clock uncertainty           -0.035     8.085    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.101     8.186    uut/x1_s3_2pm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.070ns (46.141%)  route 1.249ns (53.859%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 7.853 - 2.500 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.801     5.596    uut/clk
    SLICE_X8Y41          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.433     6.029 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=76, routed)          1.249     7.278    uut/state[2]
    SLICE_X3Y36          LUT5 (Prop_lut5_I2_O)        0.105     7.383 r  uut/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.383    uut/i__carry_i_2__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.715 r  uut/_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.715    uut/_inferred__6/i__carry_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.915 r  uut/_inferred__6/i__carry__0/O[2]
                         net (fo=1, routed)           0.000     7.915    uut/x1_s30_in[6]
    SLICE_X3Y37          FDRE                                         r  uut/x1_s3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.746     7.853    uut/clk
    SLICE_X3Y37          FDRE                                         r  uut/x1_s3_reg[6]/C
                         clock pessimism              0.269     8.122    
                         clock uncertainty           -0.035     8.086    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.059     8.145    uut/x1_s3_reg[6]
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_2pm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.109ns (47.189%)  route 1.241ns (52.811%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 7.852 - 2.500 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.801     5.596    uut/clk
    SLICE_X8Y40          FDRE                                         r  uut/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.433     6.029 r  uut/FSM_sequential_state_reg[1]/Q
                         net (fo=73, routed)          1.241     7.270    uut/state[1]
    SLICE_X6Y39          LUT5 (Prop_lut5_I3_O)        0.105     7.375 r  uut/x1_s3_2pm[4]_i_2/O
                         net (fo=1, routed)           0.000     7.375    uut/x1_s3_2pm[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.689 r  uut/x1_s3_2pm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    uut/x1_s3_2pm_reg[4]_i_1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.946 r  uut/x1_s3_2pm_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.946    uut/x1_s3_2pm[6]
    SLICE_X6Y40          FDRE                                         r  uut/x1_s3_2pm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.745     7.852    uut/clk
    SLICE_X6Y40          FDRE                                         r  uut/x1_s3_2pm_reg[6]/C
                         clock pessimism              0.269     8.121    
                         clock uncertainty           -0.035     8.085    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.101     8.186    uut/x1_s3_2pm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 uut/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.694ns (30.855%)  route 1.555ns (69.145%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 7.784 - 2.500 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.802     5.597    uut/clk
    SLICE_X11Y41         FDRE                                         r  uut/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.379     5.976 r  uut/counter_reg[3]/Q
                         net (fo=5, routed)           0.584     6.559    uut/counter_reg_n_0_[3]
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.105     6.664 r  uut/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.684     7.348    uut/FSM_sequential_state[2]_i_6_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.105     7.453 f  uut/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.288     7.741    uut/FSM_sequential_state[2]_i_2_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I5_O)        0.105     7.846 r  uut/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.846    uut/FSM_sequential_state[1]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  uut/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.677     7.784    uut/clk
    SLICE_X8Y40          FDRE                                         r  uut/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.269     8.053    
                         clock uncertainty           -0.035     8.017    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)        0.074     8.091    uut/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.091    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  0.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uut/x1_s4_pm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.625%)  route 0.085ns (31.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.795     2.005    uut/clk
    SLICE_X4Y43          FDRE                                         r  uut/x1_s4_pm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     2.146 r  uut/x1_s4_pm_reg[9]/Q
                         net (fo=9, routed)           0.085     2.231    uut/x1_s4_pm_reg_n_0_[9]
    SLICE_X5Y43          LUT5 (Prop_lut5_I2_O)        0.045     2.276 r  uut/x2_s4[3]_i_1/O
                         net (fo=1, routed)           0.000     2.276    uut/x2_s4[3]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  uut/x2_s4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.076     2.557    uut/clk
    SLICE_X5Y43          FDRE                                         r  uut/x2_s4_reg[3]/C
                         clock pessimism             -0.539     2.018    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.092     2.110    uut/x2_s4_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uut/x1_s3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.175%)  route 0.118ns (38.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.794     2.004    uut/clk
    SLICE_X3Y37          FDRE                                         r  uut/x1_s3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     2.145 r  uut/x1_s3_reg[4]/Q
                         net (fo=1, routed)           0.118     2.263    uut/x1_s3[4]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.045     2.308 r  uut/x2_s3[4]_i_1/O
                         net (fo=1, routed)           0.000     2.308    uut/x2_s3[4]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  uut/x2_s3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.072     2.553    uut/clk
    SLICE_X4Y37          FDRE                                         r  uut/x2_s3_reg[4]/C
                         clock pessimism             -0.512     2.041    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     2.133    uut/x2_s3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uut/x1_s4_pm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.434%)  route 0.132ns (41.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.794     2.004    uut/clk
    SLICE_X4Y42          FDRE                                         r  uut/x1_s4_pm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     2.145 r  uut/x1_s4_pm_reg[4]/Q
                         net (fo=1, routed)           0.132     2.277    uut/x1_s4_pm_reg_n_0_[4]
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.045     2.322 r  uut/x2_s4[4]_i_1/O
                         net (fo=1, routed)           0.000     2.322    uut/x2_s4[4]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  uut/x2_s4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.076     2.557    uut/clk
    SLICE_X6Y43          FDRE                                         r  uut/x2_s4_reg[4]/C
                         clock pessimism             -0.536     2.021    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120     2.141    uut/x2_s4_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uut/x1_s3_pm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.498%)  route 0.112ns (37.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.793     2.003    uut/clk
    SLICE_X4Y38          FDRE                                         r  uut/x1_s3_pm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     2.144 r  uut/x1_s3_pm_reg[2]/Q
                         net (fo=1, routed)           0.112     2.256    uut/x1_s3_pm_reg_n_0_[2]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.045     2.301 r  uut/x2_s3[2]_i_1/O
                         net (fo=1, routed)           0.000     2.301    uut/x2_s3[2]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  uut/x2_s3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.071     2.552    uut/clk
    SLICE_X5Y36          FDRE                                         r  uut/x2_s3_reg[2]/C
                         clock pessimism             -0.536     2.016    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     2.107    uut/x2_s3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uut/x1_s3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.904%)  route 0.141ns (43.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.793     2.003    uut/clk
    SLICE_X3Y36          FDRE                                         r  uut/x1_s3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     2.144 r  uut/x1_s3_reg[0]/Q
                         net (fo=1, routed)           0.141     2.285    uut/x1_s3[0]
    SLICE_X7Y36          LUT5 (Prop_lut5_I3_O)        0.045     2.330 r  uut/x2_s3[0]_i_1/O
                         net (fo=1, routed)           0.000     2.330    uut/x2_s3[0]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  uut/x2_s3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.071     2.552    uut/clk
    SLICE_X7Y36          FDRE                                         r  uut/x2_s3_reg[0]/C
                         clock pessimism             -0.512     2.040    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.091     2.131    uut/x2_s3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.224%)  route 0.163ns (46.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.767     1.977    uut/clk
    SLICE_X11Y41         FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  uut/counter_reg[1]/Q
                         net (fo=7, routed)           0.163     2.281    uut/counter_reg_n_0_[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I4_O)        0.045     2.326 r  uut/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.326    uut/counter[2]
    SLICE_X9Y41          FDRE                                         r  uut/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.046     2.527    uut/clk
    SLICE_X9Y41          FDRE                                         r  uut/counter_reg[2]/C
                         clock pessimism             -0.512     2.015    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.092     2.107    uut/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uut/cm2_pm2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_2pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.135%)  route 0.114ns (30.865%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.794     2.004    uut/clk
    SLICE_X5Y41          FDRE                                         r  uut/cm2_pm2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     2.145 r  uut/cm2_pm2_reg[9]/Q
                         net (fo=2, routed)           0.114     2.259    uut/cm2_pm2[9]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.374 r  uut/x1_s3_2pm_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.374    uut/x1_s3_2pm[9]
    SLICE_X6Y41          FDRE                                         r  uut/x1_s3_2pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.075     2.556    uut/clk
    SLICE_X6Y41          FDRE                                         r  uut/x1_s3_2pm_reg[9]/C
                         clock pessimism             -0.536     2.020    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.134     2.154    uut/x1_s3_2pm_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uut/x1_s3_pm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.606%)  route 0.143ns (43.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.793     2.003    uut/clk
    SLICE_X4Y38          FDRE                                         r  uut/x1_s3_pm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     2.144 r  uut/x1_s3_pm_reg[3]/Q
                         net (fo=1, routed)           0.143     2.287    uut/x1_s3_pm_reg_n_0_[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  uut/x2_s3[3]_i_1/O
                         net (fo=1, routed)           0.000     2.332    uut/x2_s3[3]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  uut/x2_s3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.071     2.552    uut/clk
    SLICE_X5Y36          FDRE                                         r  uut/x2_s3_reg[3]/C
                         clock pessimism             -0.536     2.016    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.092     2.108    uut/x2_s3_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uut/x1_s4_pm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.323%)  route 0.184ns (49.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.794     2.004    uut/clk
    SLICE_X4Y41          FDRE                                         r  uut/x1_s4_pm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     2.145 r  uut/x1_s4_pm_reg[2]/Q
                         net (fo=1, routed)           0.184     2.329    uut/x1_s4_pm_reg_n_0_[2]
    SLICE_X6Y42          LUT5 (Prop_lut5_I3_O)        0.045     2.374 r  uut/x2_s4[2]_i_1/O
                         net (fo=1, routed)           0.000     2.374    uut/x2_s4[2]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  uut/x2_s4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.075     2.556    uut/clk
    SLICE_X6Y42          FDRE                                         r  uut/x2_s4_reg[2]/C
                         clock pessimism             -0.536     2.020    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121     2.141    uut/x2_s4_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uut/x1_s4_pm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.410%)  route 0.183ns (49.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         0.795     2.005    uut/clk
    SLICE_X4Y43          FDRE                                         r  uut/x1_s4_pm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     2.146 r  uut/x1_s4_pm_reg[9]/Q
                         net (fo=9, routed)           0.183     2.329    uut/x1_s4_pm_reg_n_0_[9]
    SLICE_X6Y42          LUT5 (Prop_lut5_I2_O)        0.045     2.374 r  uut/x2_s4[6]_i_1/O
                         net (fo=1, routed)           0.000     2.374    uut/x2_s4[6]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  uut/x2_s4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=136, routed)         1.075     2.556    uut/clk
    SLICE_X6Y42          FDRE                                         r  uut/x2_s4_reg[6]/C
                         clock pessimism             -0.536     2.020    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121     2.141    uut/x2_s4_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y39     uut/cm2_pm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y39     uut/cm2_pm_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y40     uut/cm2_pm_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y40     uut/cm2_pm_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y40     uut/cm2_pm_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y40     uut/cm2_pm_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y41     uut/cm2_pm_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X6Y37     uut/cm_fetched_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X6Y37     uut/cm_fetched_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y39     uut/cm2_pm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y39     uut/cm2_pm_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X6Y37     uut/cm_fetched_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X6Y37     uut/cm_fetched_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X7Y39     uut/cm_fetched_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X7Y39     uut/cm_fetched_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X6Y37     uut/cm_fetched_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X9Y38     uut/cm_fetched_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X7Y38     uut/cm_fetched_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X7Y38     uut/cm_fetched_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y40     uut/cm2_pm_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y40     uut/cm2_pm_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y40     uut/cm2_pm_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y40     uut/cm2_pm_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y41     uut/cm2_pm_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X3Y42     uut/cm_pm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X7Y43     uut/cm_pm_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X8Y42     uut/pm_fetched_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X9Y40     uut/pm_fetched_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X9Y40     uut/pm_fetched_reg[3]/C



