$date
	Sat May 06 16:17:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_test $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! O $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#20
1#
#40
0#
1"
#60
1!
1#
#100
