// Auto-generated ID header
#ifndef ARCHITECTURE_IDS_H
#define ARCHITECTURE_IDS_H

#define FRAME_CDR "frame_cdr"
#define DROPTARGET_REGISTER0 "dropTarget_register0"
#define DROPTARGET_REGISTER1 "dropTarget_register1"
#define DROPTARGET_REGISTER2 "dropTarget_register2"
#define DROPTARGET_REGISTER3 "dropTarget_register3"
#define DROPTARGET_REGISTEROP "dropTarget_registerOp"
#define DROPTARGET_REGISTERMDR "dropTarget_registerMdr"
#define DROPTARGET_REGISTERMODE "dropTarget_registerMode"
#define DROPTARGET_REGISTERMAR "dropTarget_registerMar"
#define DROPTARGET_REGISTERX "dropTarget_registerX"
#define DROPTARGET_REGISTERZ "dropTarget_registerZ"
#define DROPTARGET_REGISTERFLAGS "dropTarget_registerFlags"
#define DROPTARGET_REGISTERY "dropTarget_registerY"
#define DROPTARGET_YBUS "dropTarget_YBus"
#define DROPTARGET_ZBUS "dropTarget_ZBus"
#define DROPTARGET_XBUS "dropTarget_XBus"
#define DROPTARGET_ALU "dropTarget_alu"
#define DROPTARGET_RAM "dropTarget_ram"
#define DROPTARGET_REGISTERCDR "dropTarget_registerCdr"
#define DROPTARGET_REGISTERCAR "dropTarget_registerCar"
#define DROPTARGET_ROM "dropTarget_rom"
#define DROPTARGET_COP "dropTarget_cop"
#define COMP_COP "comp_cop"
#define DROPTARGET_AR "dropTarget_ar"
#define COMP_AR "comp_ar"
#define PCB_REGISTER0_XBUS "pcb_register0_XBus"
#define PCB_REGISTER3_XBUS "pcb_register3_XBus"
#define PCB_REGISTER2_XBUS "pcb_register2_XBus"
#define PCB_REGISTER1_XBUS "pcb_register1_XBus"
#define PCB_ZBUS_REGISTER0 "pcb_ZBus_register0"
#define PCB_ZBUS_REGISTER3 "pcb_ZBus_register3"
#define PCB_ZBUS_REGISTER2 "pcb_ZBus_register2"
#define PCB_ZBUS_REGISTER1 "pcb_ZBus_register1"
#define PCB_REGISTER0_YBUS "pcb_register0_YBus"
#define PCB_REGISTER3_YBUS "pcb_register3_YBus"
#define PCB_REGISTERMDR_YBUS "pcb_registerMdr_YBus"
#define PCB_ZBUS_REGISTERMDR "pcb_ZBus_registerMdr"
#define PCB_REGISTERMDR_COP "pcb_registerMdr_cop"
#define PCB_ZBUS_REGISTERMAR "pcb_ZBus_registerMar"
#define PCB_REGISTER2_YBUS "pcb_register2_YBus"
#define PCB_REGISTER1_YBUS "pcb_register1_YBus"
#define LINEOUT_REGISTER3_YBUS "lineOut_register3_YBus"
#define LINEOUT_REGISTER2_YBUS "lineOut_register2_YBus"
#define LINEOUT_REGISTER1_YBUS "lineOut_register1_YBus"
#define LINEOUT_REGISTER0_YBUS "lineOut_register0_YBus"
#define LINEOUT_REGISTER3_XBUS "lineOut_register3_XBus"
#define LINEOUT_REGISTER1_XBUS "lineOut_register1_XBus"
#define LINEOUT_REGISTER0_XBUS "lineOut_register0_XBus"
#define CON_Z_REGISTER "con_z_register"
#define CON_REGISTER_0_Y_BUS "con_register_0_Y_Bus"
#define CON_REGISTER_0_X_BUS "con_register_0_X_Bus"
#define CON_REGISTER_1_Y_BUS "con_register_1_Y_Bus"
#define CON_REGISTER_1_X_BUS "con_register_1_X_Bus"
#define CON_REGISTER_2_Y_BUS "con_register_2_Y_Bus"
#define CON_REGISTER_2_X_BUS "con_register_2_X_Bus"
#define CON_REGISTER_3_Y_BUS "con_register_3_Y_Bus"
#define CON_REGISTER_3_X_BUS "con_register_3_X_Bus"
#define DROPTARGET_CLOCK "dropTarget_clock"
#define CLOCK_FETCH "clock_fetch"
#define CLOCK_DECODE "clock_decode"
#define CLOCK_EXECUTE "clock_execute"
#define DT_CLOCK "dt_clock"
#define LINEIN_ZBUS_REGISTER1 "lineIn_ZBus_register1"
#define LINEIN_ZBUS_REGISTER2 "lineIn_ZBus_register2"
#define LINEIN_ZBUS_REGISTER3 "lineIn_ZBus_register3"
#define LINEOUT_ZBUS_REGISTERMAR "lineOut_ZBus_registerMar"
#define LINEIN_ZBUS_REGISTERMDR "lineIn_ZBus_registerMdr"
#define LINE_REGISTERZ_ZBUS "line_registerZ_ZBus"
#define LINEFETCH_CLOCK_REGISTERANY_BUSANY "lineFetch_clock_registerANY_BusANY"
#define FRAME_REGISTEROP "frame_registerOp"
#define FRAME_ARMASK "frame_arMask"
#define FRAME_REGISTERMODE "frame_registerMode"
#define FRAME_ARMODE "frame_arMode"
#define LINEFETCH_CLOCK_REGISTER0_YBUS "lineFetch_clock_register0_YBus"
#define LINEEXECUTE_CLOCK_ZBUS_REGISTERMAR "lineExecute_clock_ZBus_registerMar"
#define LINEEXECUTE_CLOCK_REGISTERMARMDR "lineExecute_clock_registerMARMDR"
#define LINEEXECUTE_CLOCK_ZBUS_REGISTERMDR "lineExecute_clock_ZBus_registerMdr"
#define ENBIT1_ZBUS_REGISTERA "enBit1_ZBus_registerA"
#define ENBIT0_ZBUS_REGISTERA "enBit0_ZBus_registerA"
#define ENBIT1_XBUS_REGISTERA "enBit1_XBus_registerA"
#define ENBIT0_XBUS_REGISTERA "enBit0_XBus_registerA"
#define ENBIT1_YBUS_REGISTERA "enBit1_YBus_registerA"
#define ENBIT0_YBUS_REGISTERA "enBit0_YBus_registerA"
#define MODEBIT1_REGISTERMODE "modeBit1_registerMode"
#define MODEBIT0_REGISTERMODE "modeBit0_registerMode"
#define MODEBIT1_AR "modeBit1_ar"
#define MODEBIT0_AR "modeBit0_ar"
#define ENBIT3_REGISTEROP "enBit3_registerOp"
#define ENBIT2_REGISTEROP "enBit2_registerOp"
#define ENBIT1_REGISTEROP "enBit1_registerOp"
#define ENBIT0_REGISTEROP "enBit0_registerOp"
#define CNBIT1_AR "cnBit1_ar"
#define CNBIT0_AR "cnBit0_ar"
#define CNBIT9_AR "cnBit9_ar"
#define CNBIT8_AR "cnBit8_ar"
#define CNBIT7_AR "cnBit7_ar"
#define CNBIT6_AR "cnBit6_ar"
#define CNBIT5_AR "cnBit5_ar"
#define CNBIT4_AR "cnBit4_ar"
#define CNBIT3_AR "cnBit3_ar"
#define CNBIT2_AR "cnBit2_ar"
#define MASKBIT3_AR "maskBit3_ar"
#define MASKBIT2_AR "maskBit2_ar"
#define MASKBIT1_AR "maskBit1_ar"
#define MASKBIT0_AR "maskBit0_ar"
#define LINEEN_ZBUS_REGISTER0 "lineEn_ZBus_register0"
#define LINEEN_ZBUS_REGISTER1 "lineEn_ZBus_register1"
#define LINEEN_REGISTER1_XBUS "lineEn_register1_XBus"
#define LINEEN_REGISTER0_XBUS "lineEn_register0_XBus"
#define CON_EN_BIT_REGISTER_2_Y_BUS "con_en_bit_register_2_Y_Bus"
#define CON_CDR "con_cdr"
#define CON_CAR "con_car"
#define CON_MDR_Y_BUS "con_mdr_Y_Bus"
#define CON_MDR_COP "con_mdr_cop"
#define LINEEN_ZBUS_REGISTER2 "lineEn_ZBus_register2"
#define LINEEN_ZBUS_REGISTER3 "lineEn_ZBus_register3"
#define LINEIN_ZBUS_REGISTER0 "lineIn_ZBus_register0"
#define LINEOUT_ZBUS_REGISTER0 "lineOut_ZBus_register0"
#define LINEOUT_ZBUS_REGISTER1 "lineOut_ZBus_register1"
#define LINEIN_REGISTER0_XBUS "lineIn_register0_XBus"
#define LINEIN_REGISTER1_XBUS "lineIn_register1_XBus"
#define LINEOUT_REGISTER2_XBUS "lineOut_register2_XBus"
#define LINEIN_REGISTER2_XBUS "lineIn_register2_XBus"
#define LINEIN_REGISTER3_XBUS "lineIn_register3_XBus"
#define LINEIN_REGISTER0_YBUS "lineIn_register0_YBus"
#define LINEIN_REGISTER1_YBUS "lineIn_register1_YBus"
#define LINEIN_REGISTER2_YBUS "lineIn_register2_YBus"
#define LINEIN_REGISTER3_YBUS "lineIn_register3_YBus"
#define LINEOUT_ZBUS_REGISTER2 "lineOut_ZBus_register2"
#define LINEOUT_ZBUS_REGISTER3 "lineOut_ZBus_register3"
#define LINEEN_REGISTER2_XBUS "lineEn_register2_XBus"
#define LINEEN_REGISTER3_XBUS "lineEn_register3_XBus"
#define LINEEN_REGISTER0_YBUS "lineEn_register0_YBus"
#define LINEEN_REGISTER1_YBUS "lineEn_register1_YBus"
#define LINEEN_REGISTER2_YBUS "lineEn_register2_YBus"
#define LINEEN_REGISTER3_YBUS "lineEn_register3_YBus"
#define LINEEN_REGISTERMDR_YBUS "lineEn_registerMdr_YBus"
#define LINEIN_REGISTERMDR_YBUS "lineIn_registerMdr_YBus"
#define LINEOUT_ZBUS_REGISTERMDR "lineOut_ZBus_registerMdr"
#define LINEOUT_REGISTERMDR_YBUS "lineOut_registerMdr_YBus"
#define LINEEN_ZBUS_REGISTERMAR "lineEn_ZBus_registerMar"
#define LINEEN_ZBUS_REGISTERMDR "lineEn_ZBus_registerMdr"
#define LINEEN_REGISTERMDR_COP "lineEn_registerMdr_cop"
#define LINEIN_REGISTERMDR_COP "lineIn_registerMdr_cop"
#define LINEOUT_REGISTERMDR_COP "lineOut_registerMdr_cop"
#define LINE_REGISTERFLAGS_AR "line_registerFlags_ar"
#define LINE_COP_AR "line_cop_ar"
#define LINE_REGISTERCAR_AR "line_registerCar_ar"
#define LINE_AR_REGISTERCAR "line_ar_registerCar"
#define CON_AR "con_ar"
#define CON_COP "con_cop"
#define LINEIN_ZBUS_REGISTERMAR "lineIn_ZBus_registerMar"
#define LINE_REGISTEROP "line_registerOp"
#define LINEEXECUTE_CLOCK_ZBUS_REGISTER3 "lineExecute_clock_ZBus_register3"
#define LINEEXECUTE_CLOCK_REGISTERZTF "lineExecute_clock_registerZTF"
#define LINEEXECUTE_CLOCK_ZBUS_REGISTER2 "lineExecute_clock_ZBus_register2"
#define LINEEXECUTE_CLOCK_ZBUS_REGISTER1 "lineExecute_clock_ZBus_register1"
#define LINEEXECUTE_CLOCK_ZBUS_REGISTER0 "lineExecute_clock_ZBus_register0"
#define LINE_CLOCK_EXECUTE "line_clock_execute"
#define LINEFETCH_CLOCK_REGISTERMDR_YBUS "lineFetch_clock_registerMdr_YBus"
#define LINEFETCH_CLOCK_REGISTERMARMDR "lineFetch_clock_registerMARMDR"
#define LINEFETCH_CLOCK_REGISTER0_XBUS "lineFetch_clock_register0_XBus"
#define LINEFETCH_CLOCK_REGISTER1_XBUS "lineFetch_clock_register1_XBus"
#define LINEFETCH_CLOCK_REGISTER2_XBUS "lineFetch_clock_register2_XBus"
#define LINEFETCH_CLOCK_REGISTER3_XBUS "lineFetch_clock_register3_XBus"
#define LINEFETCH_CLOCK_REGISTER1_YBUS "lineFetch_clock_register1_YBus"
#define LINEFETCH_CLOCK_REGISTER2_YBUS "lineFetch_clock_register2_YBus"
#define LINEFETCH_CLOCK_REGISTER3_YBUS "lineFetch_clock_register3_YBus"
#define LINEFETCH_CLOCK_COP_REGISTERMDR "lineFetch_clock_cop_registerMdr"
#define LINE_REGISTERCDR "line_registerCdr"
#define LINE_REGISTERMODE "line_registerMode"
#define LINE_AR "line_ar"
#define LINEMODE_AR "lineMode_ar"
#define COMP_XBUS "comp_XBus"
#define COMP_YBUS "comp_YBus"
#define COMP_ZBUS "comp_ZBus"
#define COMP_RAM "comp_ram"
#define RAM "ram"
#define DISP_RAM "disp_ram"
#define COMP_ROM "comp_rom"
#define ROM "rom"
#define DISP_ROM "disp_rom"
#define COMP_CLOCK "comp_clock"
#define CLOCK "clock"
#define FETCHFRAME_CLOCK "fetchFrame_clock"
#define DECODEFRAME_CLOCK "decodeFrame_clock"
#define EXECUTEFRAME_CLOCK "executeFrame_clock"
#define CYCLEDISP_CLOCK "cycleDisp_clock"
#define CONTROLDISP_CLOCK "controlDisp_clock"
#define COMP_ALU "comp_alu"
#define FRAMEMUX_ALU "frameMux_alu"
#define FRAMELABELMUL_ALU "frameLabelMul_alu"
#define FRAMELU_ALU "frameLu_alu"
#define FRAMEOP_ALU "frameOp_alu"
#define FRAMEAU_ALU "frameAu_alu"
#define LABEFRAMELU_ALU "labeFrameLU_alu"
#define FRAMELABELAU_ALU "frameLabelAu_alu"
#define LINESALU_ALU "linesAlu_alu"
#define DEC_ZBUS_REGISTERA "Dec_ZBus_registerA"
#define DEC_XBUS_REGISTERA "Dec_XBus_registerA"
#define DEC_YBUS_REGISTERA "Dec_YBus_registerA"
#define ENBIT_ZBUS_REGISTERMAR "enBit_ZBus_registerMar"
#define ENBIT_ZBUS_REGISTERMDR "enBit_ZBus_registerMdr"
#define ENBIT_REGISTERMDR_YBUS "enBit_registerMdr_YBus"
#define ENBIT_REGISTERMDR_COP "enBit_registerMdr_cop"

#endif // ARCHITECTURE_IDS_H
