<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r26842 -	haiku/trunk/src/add-ons/kernel/bus_managers/pci
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-August/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r26842%20-%0A%09haiku/trunk/src/add-ons/kernel/bus_managers/pci&In-Reply-To=%3C200808061639.m76Gdw91007384%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010866.html">
   <LINK REL="Next"  HREF="010870.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r26842 -	haiku/trunk/src/add-ons/kernel/bus_managers/pci</H1>
    <B>bga at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r26842%20-%0A%09haiku/trunk/src/add-ons/kernel/bus_managers/pci&In-Reply-To=%3C200808061639.m76Gdw91007384%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r26842 -	haiku/trunk/src/add-ons/kernel/bus_managers/pci">bga at mail.berlios.de
       </A><BR>
    <I>Wed Aug  6 18:39:58 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="010866.html">[Haiku-commits] r26841 - haiku/trunk/headers/posix/netinet
</A></li>
        <LI>Next message: <A HREF="010870.html">[Haiku-commits] r26842 -	haiku/trunk/src/add-ons/kernel/bus_managers/pci
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10868">[ date ]</a>
              <a href="thread.html#10868">[ thread ]</a>
              <a href="subject.html#10868">[ subject ]</a>
              <a href="author.html#10868">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: bga
Date: 2008-08-06 18:39:56 +0200 (Wed, 06 Aug 2008)
New Revision: 26842
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=26842&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=26842&amp;view=rev</A>

Modified:
   haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci_fixup.cpp
Log:
Work in progress while trying to fix ticket #2227:

- Better adhere to style guide.
- Remove superfluous check for device function before setting IRQ.
- Added comment about setting IRQ for device with function 1.
- This fixes nothing yet, in case you are wondering. :)



Modified: haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci_fixup.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci_fixup.cpp	2008-08-06 10:01:53 UTC (rev 26841)
+++ haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci_fixup.cpp	2008-08-06 16:39:56 UTC (rev 26842)
@@ -1,6 +1,5 @@
 /*
- * Copyright 2007, Marcus Overhagen. All rights reserved.
- *
+ * Copyright 2007-2008, Marcus Overhagen. All rights reserved.
  * Distributed under the terms of the MIT License.
  */
 
@@ -9,18 +8,19 @@
 
 #include &lt;KernelExport.h&gt;
 
-/* The Jmicron AHCI controller has a mode that combines IDE and AHCI functionality
- * into a single PCI device at function 0. This happens when the controller is set
- * in the BIOS to &quot;basic&quot; or &quot;IDE&quot; mode (but not in &quot;RAID&quot; or &quot;AHCI&quot; mode).
- * To avoid needing two drivers to handle a single PCI device, we switch to the
- * multifunction (split device) AHCI mode. This will set PCI device at function 0
- * to AHCI, and PCI device at function 1 to IDE controller.
+/* The Jmicron AHCI controller has a mode that combines IDE and AHCI
+ * functionality into a single PCI device at function 0. This happens when the
+ * controller is set in the BIOS to &quot;basic&quot; or &quot;IDE&quot; mode (but not in &quot;RAID&quot; or
+ * &quot;AHCI&quot; mode). To avoid needing two drivers to handle a single PCI device, we
+ * switch to the multifunction (split device) AHCI mode. This will set PCI
+ * device at function 0 to AHCI, and PCI device at function 1 to IDE controller.
  */
 static void
 jmicron_fixup_ahci(PCI *pci, int domain, uint8 bus, uint8 device,
 	uint8 function, uint16 deviceId)
 {
-	switch (deviceId) {
+	switch (deviceId)
+	{
 		case 0x2361: // 1 SATA, 1 PATA
 		case 0x2363: // 2 SATA, 1 PATA
 		case 0x2366: // 2 SATA, 2 PATA
@@ -31,14 +31,19 @@
 			return;
 	}
 
-	dprintf(&quot;jmicron_fixup_ahci: domain %u, bus %u, device %u, function %u, deviceId 0x%04x\n&quot;,
-		domain, bus, device, function, deviceId);
+	dprintf(&quot;jmicron_fixup_ahci: domain %u, bus %u, device %u, function %u, &quot;
+		&quot;deviceId 0x%04x\n&quot;, domain, bus, device, function, deviceId);
 
-	if (function == 0) {
-		dprintf(&quot;jmicron_fixup_ahci: 0x40: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x40, 4));
-		dprintf(&quot;jmicron_fixup_ahci: 0xdc: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0xdc, 4));
+	if (function == 0)
+	{
+		dprintf(&quot;jmicron_fixup_ahci: 0x40: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0x40, 4));
+		dprintf(&quot;jmicron_fixup_ahci: 0xdc: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0xdc, 4));
+
 		uint32 val = pci-&gt;ReadConfig(domain, bus, device, function, 0xdc, 4);
-		if (!(val &amp; (1 &lt;&lt; 30))) {
+		if (!(val &amp; (1 &lt;&lt; 30)))
+		{
 			uint8 irq = pci-&gt;ReadConfig(domain, bus, device, function, 0x3c, 1);
 			dprintf(&quot;jmicron_fixup_ahci: enabling split device mode\n&quot;);
 			val &amp;= ~(1 &lt;&lt; 24);
@@ -48,23 +53,26 @@
 			val &amp;= ~(1 &lt;&lt; 16);
 			val |= (1 &lt;&lt; 1) | (1 &lt;&lt; 17) | (1 &lt;&lt; 22);
 			pci-&gt;WriteConfig(domain, bus, device, function, 0x40, 4, val);
-			if (function == 0)
-				pci-&gt;WriteConfig(domain, bus, device, 1, 0x3c, 1, irq);
-			else
-				dprintf(&quot;jmicron_fixup_ahci: can't assign IRQ\n&quot;);
+			// Set IRQ for dfunction 2 (IDE) device.
+			pci-&gt;WriteConfig(domain, bus, device, 1, 0x3c, 1, irq);
 		}
-		dprintf(&quot;jmicron_fixup_ahci: 0x40: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x40, 4));
-		dprintf(&quot;jmicron_fixup_ahci: 0xdc: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0xdc, 4));
+		dprintf(&quot;jmicron_fixup_ahci: 0x40: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0x40, 4));
+		dprintf(&quot;jmicron_fixup_ahci: 0xdc: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0xdc, 4));
 	}
 }
 
 
 static void
-intel_fixup_ahci(PCI *pci, int domain, uint8 bus, uint8 device, uint8 function, uint16 deviceId)
+intel_fixup_ahci(PCI *pci, int domain, uint8 bus, uint8 device, uint8 function,
+	uint16 deviceId)
 {
-	return; /* disabled until the PCI manager can assign new resources */
+	// TODO(bga): disabled until the PCI manager can assign new resources.
+	return;
 
-	switch (deviceId) {
+	switch (deviceId)
+	{
 		case 0x2825: // ICH8 Desktop when in IDE emulation mode
 			dprintf(&quot;intel_fixup_ahci: WARNING found ICH8 device id 0x2825\n&quot;);
 			return;
@@ -83,16 +91,20 @@
 			return;
 	}
 
-	dprintf(&quot;intel_fixup_ahci: domain %u, bus %u, device %u, function %u, deviceId 0x%04x\n&quot;,
-		domain, bus, device, function, deviceId);
+	dprintf(&quot;intel_fixup_ahci: domain %u, bus %u, device %u, function %u, &quot;
+		&quot;deviceId 0x%04x\n&quot;, domain, bus, device, function, deviceId);
 
-	dprintf(&quot;intel_fixup_ahci: 0x24: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
-	dprintf(&quot;intel_fixup_ahci: 0x90: 0x%02lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x90, 1));
+	dprintf(&quot;intel_fixup_ahci: 0x24: 0x%08lx\n&quot;,
+		pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
+	dprintf(&quot;intel_fixup_ahci: 0x90: 0x%02lx\n&quot;,
+		pci-&gt;ReadConfig(domain, bus, device, function, 0x90, 1));
 
 	uint8 map = pci-&gt;ReadConfig(domain, bus, device, function, 0x90, 1);
-	if ((map &gt;&gt; 6) == 0) {
+	if ((map &gt;&gt; 6) == 0)
+	{
 		uint32 bar5 = pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4);
-		uint16 pcicmd = pci-&gt;ReadConfig(domain, bus, device, function, PCI_command, 2);
+		uint16 pcicmd = pci-&gt;ReadConfig(domain, bus, device, function,
+			PCI_command, 2);
 
 		dprintf(&quot;intel_fixup_ahci: switching from IDE to AHCI mode\n&quot;);
 
@@ -100,18 +112,22 @@
 			pcicmd &amp; ~(PCI_command_io | PCI_command_memory));
 
 		pci-&gt;WriteConfig(domain, bus, device, function, 0x24, 4, 0xffffffff);
-		dprintf(&quot;intel_fixup_ahci: ide-bar5 bits-1: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
+		dprintf(&quot;intel_fixup_ahci: ide-bar5 bits-1: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
 		pci-&gt;WriteConfig(domain, bus, device, function, 0x24, 4, 0);
-		dprintf(&quot;intel_fixup_ahci: ide-bar5 bits-0: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
+		dprintf(&quot;intel_fixup_ahci: ide-bar5 bits-0: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
 
 		map &amp;= ~0x03;
 		map |= 0x40;
 		pci-&gt;WriteConfig(domain, bus, device, function, 0x90, 1, map);
 
 		pci-&gt;WriteConfig(domain, bus, device, function, 0x24, 4, 0xffffffff);
-		dprintf(&quot;intel_fixup_ahci: ahci-bar5 bits-1: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
+		dprintf(&quot;intel_fixup_ahci: ahci-bar5 bits-1: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
 		pci-&gt;WriteConfig(domain, bus, device, function, 0x24, 4, 0);
-		dprintf(&quot;intel_fixup_ahci: ahci-bar5 bits-0: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
+		dprintf(&quot;intel_fixup_ahci: ahci-bar5 bits-0: 0x%08lx\n&quot;,
+			pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
 
 		if (deviceId == 0x27c0 || deviceId == 0x27c4) // restore on ICH7
 			pci-&gt;WriteConfig(domain, bus, device, function, 0x24, 4, bar5);
@@ -119,20 +135,26 @@
 		pci-&gt;WriteConfig(domain, bus, device, function, PCI_command, 2, pcicmd);
 	}
 
-	dprintf(&quot;intel_fixup_ahci: 0x24: 0x%08lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
-	dprintf(&quot;intel_fixup_ahci: 0x90: 0x%02lx\n&quot;, pci-&gt;ReadConfig(domain, bus, device, function, 0x90, 1));
+	dprintf(&quot;intel_fixup_ahci: 0x24: 0x%08lx\n&quot;,
+		pci-&gt;ReadConfig(domain, bus, device, function, 0x24, 4));
+	dprintf(&quot;intel_fixup_ahci: 0x90: 0x%02lx\n&quot;,
+		pci-&gt;ReadConfig(domain, bus, device, function, 0x90, 1));
 }
 
 
 void
 pci_fixup_device(PCI *pci, int domain, uint8 bus, uint8 device, uint8 function)
 {
-	uint16 vendorId = pci-&gt;ReadConfig(domain, bus, device, function, PCI_vendor_id, 2);
-	uint16 deviceId = pci-&gt;ReadConfig(domain, bus, device, function, PCI_device_id, 2);
+	uint16 vendorId = pci-&gt;ReadConfig(domain, bus, device, function,
+		PCI_vendor_id, 2);
+	uint16 deviceId = pci-&gt;ReadConfig(domain, bus, device, function,
+		PCI_device_id, 2);
 
-//	dprintf(&quot;pci_fixup_device: domain %u, bus %u, device %u, function %u\n&quot;, domain, bus, device, function);
+//	dprintf(&quot;pci_fixup_device: domain %u, bus %u, device %u, function %u\n&quot;,
+//		domain, bus, device, function);
 
-	switch (vendorId) {
+	switch (vendorId)
+	{
 		case 0x197b:
 			jmicron_fixup_ahci(pci, domain, bus, device, function, deviceId);
 			break;


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010866.html">[Haiku-commits] r26841 - haiku/trunk/headers/posix/netinet
</A></li>
	<LI>Next message: <A HREF="010870.html">[Haiku-commits] r26842 -	haiku/trunk/src/add-ons/kernel/bus_managers/pci
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10868">[ date ]</a>
              <a href="thread.html#10868">[ thread ]</a>
              <a href="subject.html#10868">[ subject ]</a>
              <a href="author.html#10868">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
