{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497036788253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497036788253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 16:33:08 2017 " "Processing started: Fri Jun 09 16:33:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497036788253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497036788253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PU3 -c PU3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PU3 -c PU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497036788253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1497036788628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036788713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036788713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alfa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alfa " "Found entity 1: alfa" {  } { { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_180.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_180.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_180 " "Found entity 1: contador_180" {  } { { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "curva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file curva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 curva " "Found entity 1: curva" {  } { { "curva.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/curva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036788730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789308 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789308 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert0.vhd 20 10 " "Found 20 design units, including 10 entities, in source file altfp_convert0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert0_altbarrel_shift_6rf-RTL " "Found design unit 1: altfp_convert0_altbarrel_shift_6rf-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert0_altpriority_encoder_3v7-RTL " "Found design unit 2: altfp_convert0_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert0_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_convert0_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert0_altpriority_encoder_6v7-RTL " "Found design unit 4: altfp_convert0_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert0_altpriority_encoder_6e8-RTL " "Found design unit 5: altfp_convert0_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert0_altpriority_encoder_bv7-RTL " "Found design unit 6: altfp_convert0_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert0_altpriority_encoder_be8-RTL " "Found design unit 7: altfp_convert0_altpriority_encoder_be8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert0_altpriority_encoder_rb6-RTL " "Found design unit 8: altfp_convert0_altpriority_encoder_rb6-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert0_altfp_convert_rsm-RTL " "Found design unit 9: altfp_convert0_altfp_convert_rsm-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert0-RTL " "Found design unit 10: altfp_convert0-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert0_altbarrel_shift_6rf " "Found entity 1: altfp_convert0_altbarrel_shift_6rf" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert0_altpriority_encoder_3v7 " "Found entity 2: altfp_convert0_altpriority_encoder_3v7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert0_altpriority_encoder_3e8 " "Found entity 3: altfp_convert0_altpriority_encoder_3e8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert0_altpriority_encoder_6v7 " "Found entity 4: altfp_convert0_altpriority_encoder_6v7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert0_altpriority_encoder_6e8 " "Found entity 5: altfp_convert0_altpriority_encoder_6e8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert0_altpriority_encoder_bv7 " "Found entity 6: altfp_convert0_altpriority_encoder_bv7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert0_altpriority_encoder_be8 " "Found entity 7: altfp_convert0_altpriority_encoder_be8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert0_altpriority_encoder_rb6 " "Found entity 8: altfp_convert0_altpriority_encoder_rb6" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert0_altfp_convert_rsm " "Found entity 9: altfp_convert0_altfp_convert_rsm" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert0 " "Found entity 10: altfp_convert0" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_convert0.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_l49-RTL " "Found design unit 1: lpm_constant1_lpm_constant_l49-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789410 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_l49 " "Found entity 1: lpm_constant1_lpm_constant_l49" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789410 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2_lpm_constant_o39-RTL " "Found design unit 1: lpm_constant2_lpm_constant_o39-RTL" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant2-RTL " "Found design unit 2: lpm_constant2-RTL" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789444 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2_lpm_constant_o39 " "Found entity 1: lpm_constant2_lpm_constant_o39" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789444 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant2 " "Found entity 2: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mult0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mult0_altfp_mult_oon-RTL " "Found design unit 1: altfp_mult0_altfp_mult_oon-RTL" {  } { { "altfp_mult0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_mult0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789529 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mult0-RTL " "Found design unit 2: altfp_mult0-RTL" {  } { { "altfp_mult0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_mult0.vhd" 1920 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789529 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mult0_altfp_mult_oon " "Found entity 1: altfp_mult0_altfp_mult_oon" {  } { { "altfp_mult0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_mult0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789529 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mult0 " "Found entity 2: altfp_mult0" {  } { { "altfp_mult0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_mult0.vhd" 1909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_add_sub0.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub0_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_add_sub0_altbarrel_shift_h0e-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub0_altbarrel_shift_n3g-RTL " "Found design unit 2: altfp_add_sub0_altbarrel_shift_n3g-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub0_altpriority_encoder_3e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub0_altpriority_encoder_6e8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub0_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub0_altpriority_encoder_be8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub0_altpriority_encoder_3v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub0_altpriority_encoder_6v7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub0_altpriority_encoder_bv7-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_add_sub0_altpriority_encoder_uv8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_add_sub0_altpriority_encoder_ue9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_add_sub0_altpriority_encoder_ou8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub0_altpriority_encoder_nh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub0_altpriority_encoder_qh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub0_altpriority_encoder_vh8-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_add_sub0_altpriority_encoder_ii9-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub0_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub0_altpriority_encoder_n28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub0_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub0_altpriority_encoder_q28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub0_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub0_altpriority_encoder_v28-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub0_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_add_sub0_altpriority_encoder_i39-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub0_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_add_sub0_altpriority_encoder_cna-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub0_altfp_add_sub_12j-RTL " "Found design unit 21: altfp_add_sub0_altfp_add_sub_12j-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub0-RTL " "Found design unit 22: altfp_add_sub0-RTL" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub0_altbarrel_shift_h0e " "Found entity 1: altfp_add_sub0_altbarrel_shift_h0e" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub0_altbarrel_shift_n3g " "Found entity 2: altfp_add_sub0_altbarrel_shift_n3g" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub0_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub0_altpriority_encoder_3e8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub0_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub0_altpriority_encoder_6e8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub0_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub0_altpriority_encoder_be8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub0_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub0_altpriority_encoder_3v7" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub0_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub0_altpriority_encoder_6v7" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub0_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub0_altpriority_encoder_bv7" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub0_altpriority_encoder_uv8 " "Found entity 9: altfp_add_sub0_altpriority_encoder_uv8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub0_altpriority_encoder_ue9 " "Found entity 10: altfp_add_sub0_altpriority_encoder_ue9" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub0_altpriority_encoder_ou8 " "Found entity 11: altfp_add_sub0_altpriority_encoder_ou8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub0_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub0_altpriority_encoder_nh8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub0_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub0_altpriority_encoder_qh8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub0_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub0_altpriority_encoder_vh8" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub0_altpriority_encoder_ii9 " "Found entity 15: altfp_add_sub0_altpriority_encoder_ii9" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub0_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub0_altpriority_encoder_n28" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub0_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub0_altpriority_encoder_q28" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub0_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub0_altpriority_encoder_v28" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub0_altpriority_encoder_i39 " "Found entity 19: altfp_add_sub0_altpriority_encoder_i39" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub0_altpriority_encoder_cna " "Found entity 20: altfp_add_sub0_altpriority_encoder_cna" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub0_altfp_add_sub_12j " "Found entity 21: altfp_add_sub0_altfp_add_sub_12j" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub0 " "Found entity 22: altfp_add_sub0" {  } { { "altfp_add_sub0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/altfp_add_sub0.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_180 " "Elaborating entity \"contador_180\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497036789819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst4 " "Block or symbol \"OR2\" of instance \"inst4\" overlaps another block or symbol" {  } { { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 144 64 128 192 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1497036789836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 lpm_compare1:inst8 " "Elaborating entity \"lpm_compare1\" for hierarchy \"lpm_compare1:inst8\"" {  } { { "contador_180.bdf" "inst8" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 272 544 672 368 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_compare1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_compare1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497036789870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789870 ""}  } { { "lpm_compare1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_compare1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497036789870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_79j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_79j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_79j " "Found entity 1: cmpr_79j" {  } { { "db/cmpr_79j.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cmpr_79j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036789938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036789938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_79j lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_79j:auto_generated " "Elaborating entity \"cmpr_79j\" for hierarchy \"lpm_compare1:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_79j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst7 " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst7\"" {  } { { "contador_180.bdf" "inst7" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 256 360 504 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_counter1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_counter1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497036789972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 8 " "Parameter \"lpm_modulus\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036789972 ""}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_counter1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497036789972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_alj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_alj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_alj " "Found entity 1: cntr_alj" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036790057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036790057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_alj lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated " "Elaborating entity \"cntr_alj\" for hierarchy \"lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tdc " "Found entity 1: cmpr_tdc" {  } { { "db/cmpr_tdc.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cmpr_tdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036790125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036790125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tdc lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|cmpr_tdc:cmpr2 " "Elaborating entity \"cmpr_tdc\" for hierarchy \"lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|cmpr_tdc:cmpr2\"" {  } { { "db/cntr_alj.tdf" "cmpr2" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 128 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst5 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst5\"" {  } { { "contador_180.bdf" "inst5" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 352 464 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497036790159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1000 " "Parameter \"lpm_cvalue\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790159 ""}  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497036790159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 lpm_divide0:inst9 " "Elaborating entity \"lpm_divide0\" for hierarchy \"lpm_divide0:inst9\"" {  } { { "contador_180.bdf" "inst9" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 56 568 744 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "LPM_DIVIDE_component" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_divide0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_divide0.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 10 " "Parameter \"lpm_widthd\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 18 " "Parameter \"lpm_widthn\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790176 ""}  } { { "lpm_divide0.vhd" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/lpm_divide0.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1497036790176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eup.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eup " "Found entity 1: lpm_divide_eup" {  } { { "db/lpm_divide_eup.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/lpm_divide_eup.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036790261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036790261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_eup lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated " "Elaborating entity \"lpm_divide_eup\" for hierarchy \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036790261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036790261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_eup.tdf" "divider" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/lpm_divide_eup.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036790295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036790295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_k5f lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider " "Elaborating entity \"alt_u_div_k5f\" for hierarchy \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/sign_div_unsign_9nh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036790380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036790380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_lkc:add_sub_0 " "Elaborating entity \"add_sub_lkc\" for hierarchy \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_0" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/alt_u_div_k5f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497036790465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497036790465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1 " "Elaborating entity \"add_sub_mkc\" for hierarchy \"lpm_divide0:inst9\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_1" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/alt_u_div_k5f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497036790465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497036791248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497036791248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497036791282 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497036791282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497036791282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497036791282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497036791316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 16:33:11 2017 " "Processing ended: Fri Jun 09 16:33:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497036791316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497036791316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497036791316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497036791316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497036792490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497036792490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 16:33:12 2017 " "Processing started: Fri Jun 09 16:33:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497036792490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497036792490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PU3 -c PU3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PU3 -c PU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497036792490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497036792558 ""}
{ "Info" "0" "" "Project  = PU3" {  } {  } 0 0 "Project  = PU3" 0 0 "Fitter" 0 0 1497036792558 ""}
{ "Info" "0" "" "Revision = PU3" {  } {  } 0 0 "Revision = PU3" 0 0 "Fitter" 0 0 1497036792558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1497036792643 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PU3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"PU3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497036792660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497036792694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497036792694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497036792796 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497036793477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497036793477 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497036793477 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497036793477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497036793477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497036793477 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497036793477 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 24 " "No exact pin location assignment(s) for 23 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYS_EN " "Pin SYS_EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SYS_EN } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 160 816 992 176 "SYS_EN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CT_EN " "Pin CT_EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CT_EN } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 488 352 528 504 "CT_EN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CT_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_COMP " "Pin OUT_COMP not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_COMP } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 424 664 840 440 "OUT_COMP" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_COMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FF_CLK " "Pin FF_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FF_CLK } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 8 240 416 24 "FF_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FF_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[17\] " "Pin TEMPO_EM_SEG\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[17] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[16\] " "Pin TEMPO_EM_SEG\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[16] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[15\] " "Pin TEMPO_EM_SEG\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[15] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[14\] " "Pin TEMPO_EM_SEG\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[14] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[13\] " "Pin TEMPO_EM_SEG\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[13] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[12\] " "Pin TEMPO_EM_SEG\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[12] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[11\] " "Pin TEMPO_EM_SEG\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[11] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[10\] " "Pin TEMPO_EM_SEG\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[10] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[9\] " "Pin TEMPO_EM_SEG\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[9] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[8\] " "Pin TEMPO_EM_SEG\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[8] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[7\] " "Pin TEMPO_EM_SEG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[7] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[6\] " "Pin TEMPO_EM_SEG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[6] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[5\] " "Pin TEMPO_EM_SEG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[5] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[4\] " "Pin TEMPO_EM_SEG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[4] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[3\] " "Pin TEMPO_EM_SEG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[3] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[2\] " "Pin TEMPO_EM_SEG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[2] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[1\] " "Pin TEMPO_EM_SEG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[1] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMPO_EM_SEG\[0\] " "Pin TEMPO_EM_SEG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEMPO_EM_SEG[0] } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 72 816 992 88 "TEMPO_EM_SEG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEMPO_EM_SEG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_1K " "Pin CLK_1K not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_1K } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 280 24 200 296 "CLK_1K" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_1K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497036793613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1497036793613 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PU3.sdc " "Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1497036793783 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497036793783 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1497036793783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_1K (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node CLK_1K (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[17\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[17\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[16\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[16\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[15\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[15\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[14\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[13\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[13\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[12\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[12\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[11\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[11\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[10\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[10\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[9\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[9\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[8\] " "Destination node lpm_counter1:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_alj:auto_generated\|counter_reg_bit1a\[8\]" {  } { { "db/cntr_alj.tdf" "" { Text "C:/Users/Alexandre/Desktop/digital-systems/fpga/db/cntr_alj.tdf" 127 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1497036793800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1497036793800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1497036793800 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_1K } } } { "contador_180.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/contador_180.bdf" { { 280 24 200 296 "CLK_1K" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_1K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497036793800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497036793885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1497036793902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497036793902 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 0 22 0 " "Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 0 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1497036793902 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1497036793902 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1497036793902 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497036793919 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1497036793919 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1497036793919 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_50M " "Node \"CLK_50M\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[0\] " "Node \"IN_SENSOR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[1\] " "Node \"IN_SENSOR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[2\] " "Node \"IN_SENSOR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[3\] " "Node \"IN_SENSOR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[4\] " "Node \"IN_SENSOR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[5\] " "Node \"IN_SENSOR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[6\] " "Node \"IN_SENSOR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[7\] " "Node \"IN_SENSOR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[8\] " "Node \"IN_SENSOR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_SENSOR\[9\] " "Node \"IN_SENSOR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_SENSOR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SYS_EN " "Node \"LED_SYS_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_SYS_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUT_TEMPO\[0\] " "Node \"OUT_TEMPO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT_TEMPO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497036793954 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1497036793954 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497036793954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497036795860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497036795954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497036795969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497036796704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497036796704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497036796782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1497036797907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497036797907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497036798282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1497036798282 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497036798282 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1497036798282 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497036798297 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SYS_EN 0 " "Pin \"SYS_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CT_EN 0 " "Pin \"CT_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_COMP 0 " "Pin \"OUT_COMP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FF_CLK 0 " "Pin \"FF_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[17\] 0 " "Pin \"TEMPO_EM_SEG\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[16\] 0 " "Pin \"TEMPO_EM_SEG\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[15\] 0 " "Pin \"TEMPO_EM_SEG\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[14\] 0 " "Pin \"TEMPO_EM_SEG\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[13\] 0 " "Pin \"TEMPO_EM_SEG\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[12\] 0 " "Pin \"TEMPO_EM_SEG\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[11\] 0 " "Pin \"TEMPO_EM_SEG\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[10\] 0 " "Pin \"TEMPO_EM_SEG\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[9\] 0 " "Pin \"TEMPO_EM_SEG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[8\] 0 " "Pin \"TEMPO_EM_SEG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[7\] 0 " "Pin \"TEMPO_EM_SEG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[6\] 0 " "Pin \"TEMPO_EM_SEG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[5\] 0 " "Pin \"TEMPO_EM_SEG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[4\] 0 " "Pin \"TEMPO_EM_SEG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[3\] 0 " "Pin \"TEMPO_EM_SEG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[2\] 0 " "Pin \"TEMPO_EM_SEG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[1\] 0 " "Pin \"TEMPO_EM_SEG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEMPO_EM_SEG\[0\] 0 " "Pin \"TEMPO_EM_SEG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497036798297 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1497036798297 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497036798407 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497036798407 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497036798516 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497036798907 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497036799000 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1497036799000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alexandre/Desktop/digital-systems/fpga/output_files/PU3.fit.smsg " "Generated suppressed messages file C:/Users/Alexandre/Desktop/digital-systems/fpga/output_files/PU3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497036799079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497036799219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 16:33:19 2017 " "Processing ended: Fri Jun 09 16:33:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497036799219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497036799219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497036799219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497036799219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497036800157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497036800157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 16:33:20 2017 " "Processing started: Fri Jun 09 16:33:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497036800157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497036800157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PU3 -c PU3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PU3 -c PU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497036800157 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1497036800297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497036800422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 16:33:20 2017 " "Processing ended: Fri Jun 09 16:33:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497036800422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497036800422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497036800422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497036800422 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497036801000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497036801469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 16:33:21 2017 " "Processing started: Fri Jun 09 16:33:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497036801469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497036801469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PU3 -c PU3 " "Command: quartus_sta PU3 -c PU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497036801469 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1497036801532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1497036801641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497036801688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1497036801688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PU3.sdc " "Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1497036801797 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1497036801797 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1K CLK_1K " "create_clock -period 1.000 -name CLK_1K CLK_1K" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801797 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801797 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1497036801797 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1497036801813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497036801813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.070 " "Worst-case setup slack is -4.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.070       -70.601 CLK_1K  " "   -4.070       -70.601 CLK_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497036801813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.795 " "Worst-case hold slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795         0.000 CLK_1K  " "    0.795         0.000 CLK_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497036801829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497036801829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -20.380 CLK_1K  " "   -1.380       -20.380 CLK_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497036801829 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1497036801875 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1497036801875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1497036801891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.627 " "Worst-case setup slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627       -27.621 CLK_1K  " "   -1.627       -27.621 CLK_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 CLK_1K  " "    0.355         0.000 CLK_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497036801891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497036801891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1497036801907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -20.380 CLK_1K  " "   -1.380       -20.380 CLK_1K " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1497036801907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1497036801907 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1497036801922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497036801954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1497036801954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497036802000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 16:33:22 2017 " "Processing ended: Fri Jun 09 16:33:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497036802000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497036802000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497036802000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497036802000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497036802954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497036802954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 16:33:22 2017 " "Processing started: Fri Jun 09 16:33:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497036802954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497036802954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PU3 -c PU3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PU3 -c PU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497036802954 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "PU3.vho\", \"PU3_fast.vho PU3_vhd.sdo PU3_vhd_fast.sdo C:/Users/Alexandre/Desktop/digital-systems/fpga/simulation/modelsim/ simulation " "Generated files \"PU3.vho\", \"PU3_fast.vho\", \"PU3_vhd.sdo\" and \"PU3_vhd_fast.sdo\" in directory \"C:/Users/Alexandre/Desktop/digital-systems/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1497036803329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497036803375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 16:33:23 2017 " "Processing ended: Fri Jun 09 16:33:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497036803375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497036803375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497036803375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497036803375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497036804016 ""}
