
---------- Begin Simulation Statistics ----------
final_tick                                 2414064500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867936                       # Number of bytes of host memory used
host_op_rate                                   233638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.05                       # Real time elapsed on the host
host_tick_rate                              240311774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1362599                       # Number of instructions simulated
sim_ops                                       2347016                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002414                       # Number of seconds simulated
sim_ticks                                  2414064500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               119                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              33                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               33                       # Number of indirect misses.
system.cpu.branchPred.lookups                     119                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1362599                       # Number of instructions committed
system.cpu.committedOps                       2347016                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.543323                       # CPI: cycles per instruction
system.cpu.discardedOps                        434328                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      399075                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2123                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      135273                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            68                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1423380                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282221                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      513341                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           269                       # TLB misses on write requests
system.cpu.numCycles                          4828129                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17143      0.73%      0.73% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1840175     78.40%     79.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.08%     79.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      1.02%     80.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   678      0.03%     80.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     80.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     80.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   40      0.00%     80.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    226      0.01%     80.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    170      0.01%     80.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   201      0.01%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                60      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                40      0.00%     80.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                20      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult               40      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                 332995     14.19%     94.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                122696      5.23%     99.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2774      0.12%     99.89% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2565      0.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2347016                       # Class of committed instruction
system.cpu.tickCycles                         3404749                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        15255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        31791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7921                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1087                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       576512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       576512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  576512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9008                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11140000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48167750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5734                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1290                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        17715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 48326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       750336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       817728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1568064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000363                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019046                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16530     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23861500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15817500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8985000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3204                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7528                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4324                       # number of overall hits
system.l2.overall_hits::.cpu.data                3204                       # number of overall hits
system.l2.overall_hits::total                    7528                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7341                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9008                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1667                       # number of overall misses
system.l2.overall_misses::.cpu.data              7341                       # number of overall misses
system.l2.overall_misses::total                  9008                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    586873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        712904000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126031000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    586873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       712904000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16536                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16536                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.278251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.696159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.544751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.278251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.696159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.544751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75603.479304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79944.557962                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79141.207815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75603.479304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79944.557962                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79141.207815                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9008                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    109361000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    513463000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    622824000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    109361000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    513463000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    622824000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.278251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.696159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.544751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.278251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.696159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.544751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65603.479304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69944.557962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69141.207815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65603.479304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69944.557962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69141.207815                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2232                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2232                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5732                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5732                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5732                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5732                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     83267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      83267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.842636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76602.575897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76602.575897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     72397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.842636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66602.575897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66602.575897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126031000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126031000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.278251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.278251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75603.479304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75603.479304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    109361000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    109361000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.278251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.278251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65603.479304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65603.479304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    503606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    503606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.675743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.675743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80525.423729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80525.423729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    441066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    441066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.675743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.675743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70525.423729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70525.423729                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4949.038672                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       786.322167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4162.716505                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151033                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5554                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.274902                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    263288                       # Number of tag accesses
system.l2.tags.data_accesses                   263288                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         106688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         469824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             576512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       106688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106688                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9008                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44194345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194619489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238813835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44194345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44194345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44194345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194619489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238813835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18623                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83752750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               252652750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9297.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28047.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6089                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.503255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.840147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.517180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1437     49.23%     49.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          839     28.74%     77.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          236      8.08%     86.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          109      3.73%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      2.40%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      1.34%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      1.06%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.62%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          140      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2919                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 576512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  576512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       238.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2411674000                       # Total gap between requests
system.mem_ctrls.avgGap                     267725.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       106688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       469824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 44194345.262937262654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 194619489.247283995152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41094000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    211558750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24651.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28818.79                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    67.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11166960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5935380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32322780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        971651640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        108768000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1320383160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.954383                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    273427750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2060036750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9674700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5142225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31994340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        960346260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        118288320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1315984245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.132181                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    298713250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2034751250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       507272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           507272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       507272                       # number of overall hits
system.cpu.icache.overall_hits::total          507272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5991                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5991                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5991                       # number of overall misses
system.cpu.icache.overall_misses::total          5991                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    186460000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186460000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186460000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186460000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       513263                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       513263                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       513263                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       513263                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011672                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31123.351694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31123.351694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31123.351694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31123.351694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5734                       # number of writebacks
system.cpu.icache.writebacks::total              5734                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5991                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    180470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    180470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    180470000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    180470000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011672                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011672                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011672                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011672                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30123.518611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30123.518611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30123.518611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30123.518611                       # average overall mshr miss latency
system.cpu.icache.replacements                   5734                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       507272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          507272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5991                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5991                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186460000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186460000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       513263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       513263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31123.351694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31123.351694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    180470000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    180470000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30123.518611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30123.518611                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.805842                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              368157                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             64.205964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.805842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1032516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1032516                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       509208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           509208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       509208                       # number of overall hits
system.cpu.dcache.overall_hits::total          509208                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11393                       # number of overall misses
system.cpu.dcache.overall_misses::total         11393                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    701969500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    701969500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    701969500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    701969500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       520601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       520601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       520601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       520601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021884                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021884                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021884                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61614.105152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61614.105152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61614.105152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61614.105152                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2232                       # number of writebacks
system.cpu.dcache.writebacks::total              2232                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          848                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          848                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10545                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    636457500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    636457500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    636457500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    636457500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020255                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020255                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60356.330014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60356.330014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60356.330014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60356.330014                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9521                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       385931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          385931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    568591500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    568591500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       395361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       395361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60296.023330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60296.023330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    549118500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    549118500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59332.090762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59332.090762                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       123277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         123277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1963                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    133378000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    133378000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       125240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       125240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67946.001019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67946.001019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          673                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          673                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     87339000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87339000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67704.651163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67704.651163                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           963.133420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              469971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.361517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   963.133420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.940560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.940560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1051747                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1051747                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2414064500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2414064500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2414234500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              199875147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868336                       # Number of bytes of host memory used
host_op_rate                                338517717                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                               24440292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1362677                       # Number of instructions simulated
sim_ops                                       2347161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      170000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                          78                       # Number of instructions committed
system.cpu.committedOps                           145                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.358974                       # CPI: cycles per instruction
system.cpu.discardedOps                            41                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                          23                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  3                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              29                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.229412                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          42                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                              340                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.69%      0.69% # Class of committed instruction
system.cpu.op_class_0::IntAlu                      81     55.86%     56.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     56.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    11      7.59%     64.14% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                10      6.90%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult               10      6.90%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      0      0.00%     77.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.69%     78.62% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                21     14.48%     93.10% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               10      6.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                      145                       # Class of committed instruction
system.cpu.tickCycles                             311                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         9008                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst             1667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7341                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.050873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.224030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.274902                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5555                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.274902                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        24                       # Number of tag accesses
system.l2.tags.data_accesses                       24                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            65280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy              65280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       170000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            65280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy              65280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst           41                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               41                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           41                       # number of overall hits
system.cpu.icache.overall_hits::total              41                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        26000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           42                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total           42                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           42                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total           42                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023810                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023810                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023810                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023810                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        24000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023810                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023810                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023810                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023810                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           41                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              41                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           42                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total           42                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023810                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023810                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        24000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        24000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  37                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                86                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               86                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data           34                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total               34                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           34                       # number of overall hits
system.cpu.dcache.overall_hits::total              34                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total           34                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total           34                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data           23                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total              23                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data           23                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total           23                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data           11                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             11                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data           11                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total           11                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          545                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                68                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses               68                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON       170000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED       170000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2492347500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5654561                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879432                       # Number of bytes of host memory used
host_op_rate                                  9750533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.25                       # Real time elapsed on the host
host_tick_rate                              318638834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1385247                       # Number of instructions simulated
sim_ops                                       2390080                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000078                       # Number of seconds simulated
sim_ticks                                    78113000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                12                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                      12                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       22570                       # Number of instructions committed
system.cpu.committedOps                         42919                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.921843                       # CPI: cycles per instruction
system.cpu.discardedOps                          8921                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        8308                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           173                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3940                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  0                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           88722                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144470                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8751                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.numCycles                           156226                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 236      0.55%      0.55% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   31205     72.71%     73.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.02%     73.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     285      0.66%     73.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   129      0.30%     74.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   240      0.56%     74.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.03%     74.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.11%     74.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.16%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                10      0.02%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6331     14.75%     89.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3267      7.61%     97.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               573      1.34%     98.83% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              501      1.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    42919                       # Class of committed instruction
system.cpu.tickCycles                           67504                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2449                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                547                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           547                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        36800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        36800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 575                       # Request fanout histogram
system.membus.reqLayer2.occupancy              658500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3058000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           89                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          874                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               40                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              40                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          310                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       111872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        28096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 139968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063783                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1220     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2187500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1311000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  369                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  280                       # number of demand (read+write) hits
system.l2.demand_hits::total                      649                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 369                       # number of overall hits
system.l2.overall_hits::.cpu.data                 280                       # number of overall hits
system.l2.overall_hits::total                     649                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 70                       # number of demand (read+write) misses
system.l2.demand_misses::total                    576                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data                70                       # number of overall misses
system.l2.overall_misses::total                   576                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44151000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38478500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5672500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44151000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              350                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1225                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             350                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1225                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.578286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.470204                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.578286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.470204                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76044.466403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81035.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76651.041667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76044.466403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81035.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76651.041667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              576                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4972500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38401000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4972500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38401000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.578286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.470204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.578286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.470204                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66064.229249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71035.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66668.402778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66064.229249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71035.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66668.402778                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           89                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               89                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           89                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           89                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          873                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              873                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          873                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2075000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2075000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.700000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74107.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74107.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64107.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64107.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.578286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.578286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76044.466403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76044.466403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.578286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.578286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66064.229249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66064.229249                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3597500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3597500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.135484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85654.761905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85654.761905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3177500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3177500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.135484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.135484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75654.761905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75654.761905                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9297.937613                       # Cycle average of tags in use
system.l2.tags.total_refs                       34235                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9583                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.572472                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1913.049720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7384.887894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.058382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.225369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.283751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5707                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.292450                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     20159                       # Number of tag accesses
system.l2.tags.data_accesses                    20159                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 575                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         413759553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          57352809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             471112363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    413759553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        413759553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        413759553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         57352809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471112363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1170                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         575                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       575                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4064750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14846000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7069.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25819.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      450                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   575                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.016393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.331261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.977667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           37     30.33%     30.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     22.13%     52.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     18.85%     71.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      9.02%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      6.56%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.64%     88.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.64%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.46%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      7.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          122                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  36800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       471.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    471.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      80595000                       # Total gap between requests
system.mem_ctrls.avgGap                     140165.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 413759553.467412590981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 57352809.391522534192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12758500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2087500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25264.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29821.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         29031240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5547840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           43073760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.428827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14168500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     61344500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2427600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         32528190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          2603040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           44390340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.283640                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      6447500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     69065500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         7844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7844                       # number of overall hits
system.cpu.icache.overall_hits::total            7844                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            875                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          875                       # number of overall misses
system.cpu.icache.overall_misses::total           875                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44558000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44558000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44558000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44558000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8719                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8719                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8719                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8719                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.100356                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.100356                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50923.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50923.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50923.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50923.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          874                       # number of writebacks
system.cpu.icache.writebacks::total               874                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          875                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          875                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43684000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43684000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.100356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.100356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.100356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.100356                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49924.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49924.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49924.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49924.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                    874                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7844                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           875                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44558000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44558000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8719                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8719                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.100356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50923.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50923.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.100356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.100356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49924.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49924.571429                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              153829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1130                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            136.131858                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18312                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18312                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11596                       # number of overall hits
system.cpu.dcache.overall_hits::total           11596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          367                       # number of overall misses
system.cpu.dcache.overall_misses::total           367                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10273500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10273500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10273500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10273500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11963                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27993.188011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27993.188011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27993.188011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27993.188011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.dcache.writebacks::total                89                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           17                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9143000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9143000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029257                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029257                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029257                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26122.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26122.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26122.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26122.857143                       # average overall mshr miss latency
system.cpu.dcache.replacements                    350                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        23200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        23200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6882000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6882000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        22200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        22200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54061.403509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54061.403509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2261000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2261000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010610                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        56525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        56525                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               61762                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1374                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.950509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          664                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             24276                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            24276                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     78113000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     78113000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
