Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot my_cpu_design_wrapper_behav xil_defaultlib.my_cpu_design_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture my_cpu_design_alu_0_0_arch of entity xil_defaultlib.my_cpu_design_ALU_0_0 [my_cpu_design_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Pc [pc_default]
Compiling architecture my_cpu_design_pc_0_0_arch of entity xil_defaultlib.my_cpu_design_Pc_0_0 [my_cpu_design_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Port_Or [port_or_default]
Compiling architecture my_cpu_design_port_or_0_0_arch of entity xil_defaultlib.my_cpu_design_Port_Or_0_0 [my_cpu_design_port_or_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.memoire_programe [memoire_programe_default]
Compiling architecture my_cpu_design_memoire_programe_0_0_arch of entity xil_defaultlib.my_cpu_design_memoire_programe_0_0 [my_cpu_design_memoire_programe_0...]
Compiling architecture behavioral of entity xil_defaultlib.Reg_B [reg_b_default]
Compiling architecture my_cpu_design_reg_b_0_0_arch of entity xil_defaultlib.my_cpu_design_Reg_B_0_0 [my_cpu_design_reg_b_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Registre_A [registre_a_default]
Compiling architecture my_cpu_design_registre_a_0_0_arch of entity xil_defaultlib.my_cpu_design_Registre_A_0_0 [my_cpu_design_registre_a_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.reg16_bit [reg16_bit_default]
Compiling architecture my_cpu_design_reg16_bit_0_0_arch of entity xil_defaultlib.my_cpu_design_reg16_bit_0_0 [my_cpu_design_reg16_bit_0_0_defa...]
Compiling architecture structure of entity xil_defaultlib.my_cpu_design [my_cpu_design_default]
Compiling architecture structure of entity xil_defaultlib.my_cpu_design_wrapper
Built simulation snapshot my_cpu_design_wrapper_behav
