// Seed: 2654737158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout supply0 id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_4 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wand id_4
);
  wire [1 : 1 'b0] id_6;
  buf primCall (id_3, id_7);
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
