--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml VGA16BITS.twx VGA16BITS.ncd -o VGA16BITS.twr VGA16BITS.pcf
-ucf VGA16BITS.ucf

Design file:              VGA16BITS.ncd
Physical constraint file: VGA16BITS.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK50M
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ASTB        |    2.940(R)|    0.316(R)|CLK50M_IBUFG      |   0.000|
BTN         |    9.952(R)|   -1.126(R)|CLK50M_IBUFG      |   0.000|
DATA<0>     |    2.267(R)|   -0.591(R)|CLK50M_IBUFG      |   0.000|
DATA<1>     |    2.279(R)|   -0.601(R)|CLK50M_IBUFG      |   0.000|
DATA<2>     |    1.847(R)|   -0.257(R)|CLK50M_IBUFG      |   0.000|
DATA<3>     |    2.608(R)|   -0.865(R)|CLK50M_IBUFG      |   0.000|
DATA<4>     |    1.773(R)|   -0.191(R)|CLK50M_IBUFG      |   0.000|
DATA<5>     |    3.062(R)|   -1.225(R)|CLK50M_IBUFG      |   0.000|
DATA<6>     |    3.271(R)|   -1.388(R)|CLK50M_IBUFG      |   0.000|
DATA<7>     |    5.234(R)|   -1.190(R)|CLK50M_IBUFG      |   0.000|
DATA<8>     |    1.288(R)|    0.188(R)|CLK50M_IBUFG      |   0.000|
DATA<9>     |    0.964(R)|    0.447(R)|CLK50M_IBUFG      |   0.000|
DATA<10>    |    1.255(R)|    0.214(R)|CLK50M_IBUFG      |   0.000|
DATA<11>    |    1.601(R)|   -0.063(R)|CLK50M_IBUFG      |   0.000|
DATA<12>    |    1.502(R)|    0.014(R)|CLK50M_IBUFG      |   0.000|
DATA<13>    |    2.040(R)|   -0.416(R)|CLK50M_IBUFG      |   0.000|
DATA<14>    |    1.974(R)|   -0.361(R)|CLK50M_IBUFG      |   0.000|
DATA<15>    |    2.776(R)|   -1.003(R)|CLK50M_IBUFG      |   0.000|
DSTB        |    4.987(R)|    0.246(R)|CLK50M_IBUFG      |   0.000|
KBRD_CLK_PIN|    3.326(R)|   -0.209(R)|CLK50M_IBUFG      |   0.000|
PDB<0>      |    3.753(R)|   -0.630(R)|CLK50M_IBUFG      |   0.000|
PDB<1>      |    2.873(R)|   -0.124(R)|CLK50M_IBUFG      |   0.000|
PDB<2>      |    2.763(R)|   -0.093(R)|CLK50M_IBUFG      |   0.000|
PDB<3>      |    2.963(R)|    0.406(R)|CLK50M_IBUFG      |   0.000|
PDB<4>      |    2.661(R)|    0.670(R)|CLK50M_IBUFG      |   0.000|
PDB<5>      |    2.925(R)|    0.436(R)|CLK50M_IBUFG      |   0.000|
PDB<6>      |    1.561(R)|    0.330(R)|CLK50M_IBUFG      |   0.000|
PDB<7>      |    2.040(R)|    0.518(R)|CLK50M_IBUFG      |   0.000|
PWRITE      |    3.899(R)|   -0.894(R)|CLK50M_IBUFG      |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK50M to Pad
-------------+------------+---------------------+--------+
             | clk (edge) |                     | Clock  |
Destination  |   to PAD   |Internal Clock(s)    | Phase  |
-------------+------------+---------------------+--------+
ADDR<0>      |   27.165(R)|CLK50M_IBUFG         |   0.000|
ADDR<1>      |   28.374(R)|CLK50M_IBUFG         |   0.000|
ADDR<2>      |   27.841(R)|CLK50M_IBUFG         |   0.000|
ADDR<3>      |   28.768(R)|CLK50M_IBUFG         |   0.000|
ADDR<4>      |   29.253(R)|CLK50M_IBUFG         |   0.000|
ADDR<5>      |   29.573(R)|CLK50M_IBUFG         |   0.000|
ADDR<6>      |   29.170(R)|CLK50M_IBUFG         |   0.000|
ADDR<7>      |   29.363(R)|CLK50M_IBUFG         |   0.000|
ADDR<8>      |   29.253(R)|CLK50M_IBUFG         |   0.000|
ADDR<9>      |   29.523(R)|CLK50M_IBUFG         |   0.000|
ADDR<10>     |   30.388(R)|CLK50M_IBUFG         |   0.000|
ADDR<11>     |   30.392(R)|CLK50M_IBUFG         |   0.000|
ADDR<12>     |   29.987(R)|CLK50M_IBUFG         |   0.000|
ADDR<13>     |   30.146(R)|CLK50M_IBUFG         |   0.000|
ADDR<14>     |   30.512(R)|CLK50M_IBUFG         |   0.000|
ADDR<15>     |   31.748(R)|CLK50M_IBUFG         |   0.000|
ADDR<16>     |   31.956(R)|CLK50M_IBUFG         |   0.000|
ADDR<17>     |   33.151(R)|CLK50M_IBUFG         |   0.000|
ADDR<18>     |   33.618(R)|CLK50M_IBUFG         |   0.000|
ADDR<19>     |   33.554(R)|CLK50M_IBUFG         |   0.000|
ADDR<20>     |   33.903(R)|CLK50M_IBUFG         |   0.000|
ADDR<21>     |   33.950(R)|CLK50M_IBUFG         |   0.000|
ADDR<22>     |   34.022(R)|CLK50M_IBUFG         |   0.000|
BLUE<0>      |   36.730(R)|CLK50M_IBUFG         |   0.000|
             |   14.160(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
BLUE<1>      |   37.494(R)|CLK50M_IBUFG         |   0.000|
             |   12.455(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
DATA<0>      |   14.905(R)|CLK50M_IBUFG         |   0.000|
DATA<1>      |   14.502(R)|CLK50M_IBUFG         |   0.000|
DATA<2>      |   14.782(R)|CLK50M_IBUFG         |   0.000|
DATA<3>      |   15.242(R)|CLK50M_IBUFG         |   0.000|
DATA<4>      |   15.120(R)|CLK50M_IBUFG         |   0.000|
DATA<5>      |   15.623(R)|CLK50M_IBUFG         |   0.000|
DATA<6>      |   15.624(R)|CLK50M_IBUFG         |   0.000|
DATA<7>      |   16.640(R)|CLK50M_IBUFG         |   0.000|
DATA<8>      |   14.735(R)|CLK50M_IBUFG         |   0.000|
DATA<9>      |   14.754(R)|CLK50M_IBUFG         |   0.000|
DATA<10>     |   14.855(R)|CLK50M_IBUFG         |   0.000|
DATA<11>     |   14.935(R)|CLK50M_IBUFG         |   0.000|
DATA<12>     |   14.632(R)|CLK50M_IBUFG         |   0.000|
DATA<13>     |   15.634(R)|CLK50M_IBUFG         |   0.000|
DATA<14>     |   16.646(R)|CLK50M_IBUFG         |   0.000|
DATA<15>     |   16.900(R)|CLK50M_IBUFG         |   0.000|
DPL_ENABLE<0>|    7.859(R)|CLK50M_IBUFG         |   0.000|
DPL_ENABLE<1>|    8.536(R)|CLK50M_IBUFG         |   0.000|
DPL_ENABLE<2>|    8.775(R)|CLK50M_IBUFG         |   0.000|
DPL_ENABLE<3>|    7.921(R)|CLK50M_IBUFG         |   0.000|
GRN<0>       |   35.967(R)|CLK50M_IBUFG         |   0.000|
             |   13.812(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
GRN<1>       |   35.924(R)|CLK50M_IBUFG         |   0.000|
             |   13.229(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
GRN<2>       |   36.970(R)|CLK50M_IBUFG         |   0.000|
             |   11.937(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
MT_CE        |   10.553(R)|CLK50M_IBUFG         |   0.000|
OE           |   10.927(R)|CLK50M_IBUFG         |   0.000|
PDB<0>       |    7.910(R)|CLK50M_IBUFG         |   0.000|
PDB<1>       |    7.829(R)|CLK50M_IBUFG         |   0.000|
PDB<2>       |    8.113(R)|CLK50M_IBUFG         |   0.000|
PDB<3>       |    7.230(R)|CLK50M_IBUFG         |   0.000|
PDB<4>       |    7.297(R)|CLK50M_IBUFG         |   0.000|
PWAIT        |   12.833(R)|CLK50M_IBUFG         |   0.000|
RED<0>       |   36.596(R)|CLK50M_IBUFG         |   0.000|
             |   15.450(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
RED<1>       |   35.498(R)|CLK50M_IBUFG         |   0.000|
             |   13.274(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
RED<2>       |   37.060(R)|CLK50M_IBUFG         |   0.000|
             |   12.239(R)|VGA_DRVR1/BUFGCLK200M|   0.000|
ST_CE        |   10.341(R)|CLK50M_IBUFG         |   0.000|
ST_RP        |   11.008(R)|CLK50M_IBUFG         |   0.000|
WE           |   10.869(R)|CLK50M_IBUFG         |   0.000|
-------------+------------+---------------------+--------+

Clock to Setup on destination clock CLK50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50M         |   11.580|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DATA<0>        |BLUE<0>        |   28.693|
DATA<0>        |BLUE<1>        |   29.201|
DATA<0>        |GRN<0>         |   31.293|
DATA<0>        |GRN<1>         |   30.710|
DATA<0>        |GRN<2>         |   28.683|
DATA<0>        |RED<0>         |   32.645|
DATA<0>        |RED<1>         |   30.755|
DATA<0>        |RED<2>         |   28.985|
DATA<1>        |BLUE<0>        |   28.052|
DATA<1>        |BLUE<1>        |   28.560|
DATA<1>        |GRN<0>         |   30.652|
DATA<1>        |GRN<1>         |   30.069|
DATA<1>        |GRN<2>         |   28.042|
DATA<1>        |RED<0>         |   32.004|
DATA<1>        |RED<1>         |   30.114|
DATA<1>        |RED<2>         |   28.344|
DATA<2>        |BLUE<0>        |   27.798|
DATA<2>        |BLUE<1>        |   28.306|
DATA<2>        |GRN<0>         |   30.398|
DATA<2>        |GRN<1>         |   29.815|
DATA<2>        |GRN<2>         |   27.788|
DATA<2>        |RED<0>         |   31.750|
DATA<2>        |RED<1>         |   29.860|
DATA<2>        |RED<2>         |   28.090|
DATA<3>        |BLUE<0>        |   27.638|
DATA<3>        |BLUE<1>        |   28.146|
DATA<3>        |GRN<0>         |   30.238|
DATA<3>        |GRN<1>         |   29.655|
DATA<3>        |GRN<2>         |   27.628|
DATA<3>        |RED<0>         |   31.590|
DATA<3>        |RED<1>         |   29.700|
DATA<3>        |RED<2>         |   27.930|
DATA<4>        |BLUE<0>        |   26.764|
DATA<4>        |BLUE<1>        |   27.272|
DATA<4>        |GRN<0>         |   29.364|
DATA<4>        |GRN<1>         |   28.781|
DATA<4>        |GRN<2>         |   26.754|
DATA<4>        |RED<0>         |   30.716|
DATA<4>        |RED<1>         |   28.826|
DATA<4>        |RED<2>         |   27.056|
DATA<5>        |BLUE<0>        |   27.193|
DATA<5>        |BLUE<1>        |   27.701|
DATA<5>        |GRN<0>         |   29.793|
DATA<5>        |GRN<1>         |   29.210|
DATA<5>        |GRN<2>         |   27.183|
DATA<5>        |RED<0>         |   31.145|
DATA<5>        |RED<1>         |   29.255|
DATA<5>        |RED<2>         |   27.485|
DATA<6>        |BLUE<0>        |   26.964|
DATA<6>        |BLUE<1>        |   27.472|
DATA<6>        |GRN<0>         |   29.564|
DATA<6>        |GRN<1>         |   28.981|
DATA<6>        |GRN<2>         |   26.954|
DATA<6>        |RED<0>         |   30.916|
DATA<6>        |RED<1>         |   29.026|
DATA<6>        |RED<2>         |   27.256|
DATA<7>        |BLUE<0>        |   28.067|
DATA<7>        |BLUE<1>        |   28.575|
DATA<7>        |GRN<0>         |   30.667|
DATA<7>        |GRN<1>         |   30.084|
DATA<7>        |GRN<2>         |   28.057|
DATA<7>        |RED<0>         |   32.019|
DATA<7>        |RED<1>         |   30.129|
DATA<7>        |RED<2>         |   28.359|
DATA<8>        |BLUE<0>        |   27.506|
DATA<8>        |BLUE<1>        |   28.014|
DATA<8>        |GRN<0>         |   30.106|
DATA<8>        |GRN<1>         |   29.523|
DATA<8>        |GRN<2>         |   27.496|
DATA<8>        |RED<0>         |   31.458|
DATA<8>        |RED<1>         |   29.568|
DATA<8>        |RED<2>         |   27.798|
DATA<9>        |BLUE<0>        |   27.209|
DATA<9>        |BLUE<1>        |   27.717|
DATA<9>        |GRN<0>         |   29.809|
DATA<9>        |GRN<1>         |   29.226|
DATA<9>        |GRN<2>         |   27.199|
DATA<9>        |RED<0>         |   31.161|
DATA<9>        |RED<1>         |   29.271|
DATA<9>        |RED<2>         |   27.501|
DATA<10>       |BLUE<0>        |   27.851|
DATA<10>       |BLUE<1>        |   28.359|
DATA<10>       |GRN<0>         |   30.451|
DATA<10>       |GRN<1>         |   29.868|
DATA<10>       |GRN<2>         |   27.841|
DATA<10>       |RED<0>         |   31.803|
DATA<10>       |RED<1>         |   29.913|
DATA<10>       |RED<2>         |   28.143|
DATA<11>       |BLUE<0>        |   26.977|
DATA<11>       |BLUE<1>        |   27.485|
DATA<11>       |GRN<0>         |   29.577|
DATA<11>       |GRN<1>         |   28.994|
DATA<11>       |GRN<2>         |   26.967|
DATA<11>       |RED<0>         |   30.929|
DATA<11>       |RED<1>         |   29.039|
DATA<11>       |RED<2>         |   27.269|
DATA<12>       |BLUE<0>        |   27.593|
DATA<12>       |BLUE<1>        |   28.101|
DATA<12>       |GRN<0>         |   30.193|
DATA<12>       |GRN<1>         |   29.610|
DATA<12>       |GRN<2>         |   27.583|
DATA<12>       |RED<0>         |   31.545|
DATA<12>       |RED<1>         |   29.655|
DATA<12>       |RED<2>         |   27.885|
DATA<13>       |BLUE<0>        |   26.917|
DATA<13>       |BLUE<1>        |   27.425|
DATA<13>       |GRN<0>         |   29.517|
DATA<13>       |GRN<1>         |   28.934|
DATA<13>       |GRN<2>         |   26.907|
DATA<13>       |RED<0>         |   30.869|
DATA<13>       |RED<1>         |   28.979|
DATA<13>       |RED<2>         |   27.209|
DATA<14>       |BLUE<0>        |   28.708|
DATA<14>       |BLUE<1>        |   29.216|
DATA<14>       |GRN<0>         |   31.308|
DATA<14>       |GRN<1>         |   30.725|
DATA<14>       |GRN<2>         |   28.698|
DATA<14>       |RED<0>         |   32.660|
DATA<14>       |RED<1>         |   30.770|
DATA<14>       |RED<2>         |   29.000|
DATA<15>       |BLUE<0>        |   29.802|
DATA<15>       |BLUE<1>        |   30.310|
DATA<15>       |GRN<0>         |   32.402|
DATA<15>       |GRN<1>         |   31.819|
DATA<15>       |GRN<2>         |   29.792|
DATA<15>       |RED<0>         |   33.754|
DATA<15>       |RED<1>         |   31.864|
DATA<15>       |RED<2>         |   30.094|
PWRITE         |PDB<0>         |    5.432|
PWRITE         |PDB<1>         |    5.992|
PWRITE         |PDB<2>         |    6.017|
PWRITE         |PDB<3>         |    6.599|
PWRITE         |PDB<4>         |    7.451|
PWRITE         |PDB<5>         |    7.193|
PWRITE         |PDB<6>         |    8.010|
PWRITE         |PDB<7>         |    7.849|
---------------+---------------+---------+


Analysis completed Tue Aug 23 21:31:12 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



