Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o J:/EE 320/Lab8_EE320_Taylor_Cowley/rx_testbench_isim_beh.exe -prj J:/EE 320/Lab8_EE320_Taylor_Cowley/rx_testbench_beh.prj work.rx_testbench 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Parsing VHDL file "J:/EE 320/Lab8_EE320_Taylor_Cowley/rx.vhd" into library work
Parsing VHDL file "J:/EE 320/Lab8_EE320_Taylor_Cowley/rx_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 151040 KB
Fuse CPU Usage: 483 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture taylor of entity rx [\rx(50000000,19200)\]
Compiling architecture behavioral of entity rx_testbench
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable J:/EE 320/Lab8_EE320_Taylor_Cowley/rx_testbench_isim_beh.exe
Fuse Memory Usage: 199216 KB
Fuse CPU Usage: 1232 ms
