$date
	Mon Mar 07 20:16:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! flag $end
$var reg 1 " clk $end
$var reg 8 # data_i [7:0] $end
$var reg 1 $ rst_n $end
$scope module fsm $end
$var wire 1 " clk $end
$var wire 8 % data [7:0] $end
$var wire 1 $ rst_n $end
$var reg 2 & c_state [1:0] $end
$var reg 1 ! flag $end
$var reg 2 ' n_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b11111111 %
0$
b11111111 #
1"
0!
$end
#5
0"
#10
1"
1$
#15
0"
#20
1"
#25
0"
#30
1"
#31
b1 '
b10101010 #
b10101010 %
#35
0"
#40
b1 &
1"
#41
b10 '
b10111011 #
b10111011 %
#45
0"
#50
b0 '
b10 &
1"
#51
1!
b11001100 #
b11001100 %
#55
0"
#60
0!
b0 &
1"
#61
b10111011 #
b10111011 %
#65
0"
#70
1"
#71
b1 '
b10101010 #
b10101010 %
#75
0"
#80
b1 &
1"
#81
b10 '
b10111011 #
b10111011 %
#85
0"
#90
b0 '
b10 &
1"
#91
1!
b11001100 #
b11001100 %
#95
0"
#100
0!
b0 &
1"
#101
b1 '
b10101010 #
b10101010 %
#105
0"
#110
b1 &
1"
#111
b10 '
b10111011 #
b10111011 %
#115
0"
#120
b0 '
b10 &
1"
#121
b1 '
b10101010 #
b10101010 %
#125
0"
#130
b1 &
1"
#131
b10 '
b10111011 #
b10111011 %
#135
0"
#140
b0 '
b10 &
1"
#141
1!
b11001100 #
b11001100 %
#145
0"
#150
0!
b0 &
1"
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#191
