
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 10000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/arav/Desktop/ChampSim/dpc3_traces/473.astar-153B.champsimtrace.xz
CPU 0 Bimodal branch predictor

Warmup complete CPU 0 instructions: 1000003 cycles: 453122 (Simulation time: 0 hr 0 min 1 sec) 

297140
307140
317140
327140
337140
347140
357140
367140
377140
387140
397140
407140
417140
427140
437140
447140
457140
467140
477140
487140
497140
507140
517140
527140
537140
547140
557140
567140
577140
587140
597140
607140
617140
627140
637140
647140
657140
667140
677140
687140
697140
707140
717140
727140
737140
747140
757140
767140
777140
787140
797140
807140
817140
827140
837140
847140
857140
867140
877140
887140
897140
907140
917140
927140
937140
947140
957140
967140
977140
987140
997140
1007140
1017140
1027140
1037140
1047140
1057140
1067140
1077140
1087140
1097140
1107140
1117140
1127140
1137140
1147140
1157140
1167140
1177140
1187140
1197140
1207140
1217140
1227140
1237140
1247140
1257140
1267140
1277140
1287140
1297140
1307140
1317140
1327140
1337140
1347140
1357140
1367140
1377140
1387140
1397140
1407140
1417140
1427140
1437140
1447140
1457140
1467140
1477140
1487140
1497140
1507140
1517140
1527140
1537140
1547140
1557140
1567140
1577140
1587140
1597140
1607140
1617140
1627140
1637140
1647140
1657140
1667140
1677140
1687140
1697140
1707140
1717140
1727140
1737140
1747140
1757140
1767140
1777140
1787140
1797140
1807140
1817140
1827140
1837140
1847140
1857140
1867140
1877140
1887140
1897140
1907140
1917140
1927140
1937140
1947140
1957140
1967140
1977140
1987140
1997140
2007140
2017140
2027140
2037140
2047140
2057140
2067140
2077140
2087140
2097140
2107140
2117140
2127140
2137140
2147140
2157140
2167140
2177140
2187140
2197140
2207140
2217140
2227140
2237140
2247140
2257140
2267140
2277140
2287140
2297140
2307140
2317140
2327140
2337140
2347140
2357140
2367140
2377140
2387140
2397140
2407140
2417140
2427140
2437140
2447140
2457140
2467140
2477140
2487140
2497140
2507140
2517140
Heartbeat CPU 0 instructions: 10000003 cycles: 15101892 heartbeat IPC: 0.662169 cumulative IPC: 0.614386 (Simulation time: 0 hr 0 min 10 sec) 
2527140
2537140
2547140
2557140
2567140
2577140
2587140
2597140
2607140
2617140
2627140
2637140
2647140
2657140
2667140
2677140
2687140
2697140
2707140
2717140
2727140
2737140
2747140
2757140
2767140
Finished CPU 0 instructions: 10000001 cycles: 16124075 cumulative IPC: 0.620191 (Simulation time: 0 hr 0 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.620191 instructions: 10000001 cycles: 16124075
L1D TOTAL     ACCESS:    3536841  HIT:    3502900  MISS:      33941
L1D LOAD      ACCESS:    2224327  HIT:    2192487  MISS:      31840
L1D RFO       ACCESS:    1312514  HIT:    1310413  MISS:       2101
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 100.831 cycles
L1I TOTAL     ACCESS:    1555105  HIT:    1555105  MISS:          0
L1I LOAD      ACCESS:    1555105  HIT:    1555105  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: -nan cycles
L2C TOTAL     ACCESS:      51253  HIT:      24533  MISS:      26720
L2C LOAD      ACCESS:      31839  HIT:       7036  MISS:      24803
L2C RFO       ACCESS:       2101  HIT:        186  MISS:       1915
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:      17313  HIT:      17311  MISS:          2
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C AVERAGE MISS LATENCY: 108.714 cycles
LLC TOTAL     ACCESS:      39487  HIT:      24559  MISS:      14928
LLC LOAD      ACCESS:      24803  HIT:      11534  MISS:      13269
LLC RFO       ACCESS:       1915  HIT:        256  MISS:       1659
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      12769  HIT:      12769  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 140.812 cycles
Major fault: 0 Minor fault: 1555

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4930  ROW_BUFFER_MISS:       9998
 DBUS_CONGESTED:        600
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 78.1788% MPKI: 28.492 Average ROB Occupancy at Mispredict: 26.3534

Branch types
NOT_BRANCH: 8694148 86.9415%
BRANCH_DIRECT_JUMP: 51115 0.51115%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 982625 9.82625%
BRANCH_DIRECT_CALL: 135980 1.3598%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 135982 1.35982%
BRANCH_OTHER: 0 0%

