// Seed: 634099038
module module_0 (
    output tri id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    output uwire id_4,
    output wor id_5,
    input uwire id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    output uwire id_3,
    output supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    input tri id_7
    , id_12,
    output tri id_8,
    input wor id_9,
    output tri1 id_10
);
  wire id_13;
  module_0(
      id_0, id_10, id_1, id_5, id_2, id_8, id_7
  );
  generate
    assign id_2 = id_9;
    wire id_14, id_15;
  endgenerate
endmodule
