-- VHDL for IBM SMS ALD page 15.49.04.1
-- Title: B CHANNEL ASSEMBLY CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/12/2020 8:39:38 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_49_04_1_B_CHANNEL_ASSEMBLY_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOAD_CYCLE:	 in STD_LOGIC;
		PS_OUTPUT_CYCLE:	 in STD_LOGIC;
		PS_DATA_MOVE_OP_CODE:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_OP_MOD_REG_NOT_4_BIT:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_C_CYCLE:	 in STD_LOGIC;
		MS_EDIT_SKID_CYCLE:	 in STD_LOGIC;
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN:	 in STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES:	 in STD_LOGIC;
		PS_B_OR_D_CYCLE:	 in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		PS_MOVE_CYCLE:	 in STD_LOGIC;
		PS_INPUT_CYCLE:	 in STD_LOGIC;
		MS_F_CYCLE:	 in STD_LOGIC;
		MB_ANY_LAST_IN_CYCLE_NOT_1401:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_2:	 in STD_LOGIC;
		PS_E_CH_UNIT_NUMBER_0:	 in STD_LOGIC;
		PS_OUTPUT_FIELD_CYCLE_STAR_1414_STAR:	 in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_2:	 in STD_LOGIC;
		PB_USE_B_CH_WM:	 out STD_LOGIC;
		MS_G_OP_DOT_C_CYCLE:	 out STD_LOGIC;
		MS_1401_H_OR_Q_DOT_A_CYCLE:	 out STD_LOGIC;
		PS_OUTPUT_FIELD_CYCLE:	 out STD_LOGIC);
end ALD_15_49_04_1_B_CHANNEL_ASSEMBLY_CONTROL_ACC;

architecture behavioral of ALD_15_49_04_1_B_CHANNEL_ASSEMBLY_CONTROL_ACC is 

	signal OUT_4B_G: STD_LOGIC;
	signal OUT_2B_Q: STD_LOGIC;
	signal OUT_1B_E: STD_LOGIC;
	signal OUT_4C_E: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_2H: STD_LOGIC;

begin

	OUT_4B_G <= NOT(PS_LOAD_CYCLE AND PS_OUTPUT_CYCLE );
	OUT_2B_Q <= NOT OUT_DOT_2C;
	OUT_1B_E <= NOT(OUT_2B_Q AND MB_ANY_LAST_IN_CYCLE_NOT_1401 );
	OUT_4C_E <= NOT(PS_DATA_MOVE_OP_CODE AND PS_B_CYCLE_1 AND PS_OP_MOD_REG_NOT_4_BIT );
	OUT_2C_C <= NOT(OUT_4B_G AND OUT_4C_E AND OUT_4D_C );
	OUT_4D_C <= NOT(PS_STORE_ADDR_REGS_OP_CODE AND PS_C_CYCLE );
	OUT_4E_D <= NOT(PS_ARITH_TYPE_OP_CODES AND PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN AND PS_B_OR_D_CYCLE );
	OUT_2E_G <= NOT(OUT_4E_D AND MS_EDIT_SKID_CYCLE AND MS_INTERRUPT_DOT_B_CYCLE );
	OUT_4F_C <= NOT(PS_1401_STORE_AR_OP_CODES AND PS_A_CYCLE );
	OUT_4G_R <= NOT(PS_MOVE_CYCLE AND PS_INPUT_CYCLE );
	OUT_2G_G <= NOT(OUT_4F_C AND OUT_4G_R );
	OUT_4H_E <= NOT(PS_E_CYCLE AND PS_E_CH_SELECT_UNIT_2 AND PS_E_CH_UNIT_NUMBER_0 );
	OUT_2H_D <= NOT(OUT_4H_E AND MS_F_CYCLE AND OUT_4I_C );
	OUT_4I_C <= NOT(PS_E_CYCLE AND MS_E_CH_SELECT_UNIT_2 );
	OUT_DOT_2C <= OUT_2C_C OR OUT_2E_G OR OUT_2G_G;
	OUT_DOT_2H <= OUT_2H_D OR PS_OUTPUT_FIELD_CYCLE_STAR_1414_STAR;

	PB_USE_B_CH_WM <= OUT_1B_E;
	MS_G_OP_DOT_C_CYCLE <= OUT_4D_C;
	MS_1401_H_OR_Q_DOT_A_CYCLE <= OUT_4F_C;
	PS_OUTPUT_FIELD_CYCLE <= OUT_DOT_2H;


end;
