// Seed: 4289100949
program module_0;
  always
  `define pp_1 0
  logic id_2;
  ;
  always_latch begin : LABEL_0
    `pp_1 <= `pp_1;
  end
  assign id_2 = 1;
  assign id_2 = id_2;
  logic id_3 = -1;
  wire  id_4;
endprogram
module module_1 #(
    parameter id_3 = 32'd48,
    parameter id_6 = 32'd54
) (
    id_1,
    id_2,
    _id_3[1 : id_6],
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  module_0 modCall_1 ();
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  input logic [7:0] _id_3;
  output wire id_2;
  input wire id_1;
  wire [(  id_3  ) : 1] id_15, id_16;
endmodule
