  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component'.
INFO: [HLS 200-1611] Setting target device to 'xcvu080_CIV-ffvb2104-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=pipeline.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/pipeline.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=pointpillars_cnn' from hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu080_CIV-ffvb2104-3-e' from hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'vivado.flow=syn' from hls_config.cfg(9)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/vitis-comp.json
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Jan 13 03:05:36 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/hls_data.json outdir=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip srcdir=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/misc
INFO: Copied 140 verilog file(s) to C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/verilog
INFO: Copied 136 vhdl file(s) to C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/drivers
Generating 8 subcores in C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/subcore_prj:
impl/misc/pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
impl/misc/pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
impl/misc/pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip.tcl
impl/misc/pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
impl/misc/pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
impl/misc/pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip.tcl
impl/misc/pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/subcore_prj'
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 549.691 ; gain = 231.824
INFO: Using COE_DIR=C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/verilog
INFO: Generating pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: Generating pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
INFO: Generating pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip via file impl/misc/pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip via file impl/misc/pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip.tcl
INFO: Generating pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
INFO: Generating pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Generating pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip via file impl/misc/pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip via file impl/misc/pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip.tcl
INFO: Generating pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip via file impl/misc/pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip'...
INFO: Done generating pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip via file impl/misc/pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip.tcl
INFO: Found 1 unique subcore IP: xilinx.com:ip:floating_point:7.1
INFO: Copied 8 subcore files: C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip/pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip.xci C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip/pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip.xci C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip/pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip.xci C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip/pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip.xci C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip/pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.xci C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip/pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip.xci C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip/pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip.xci C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/ip/pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip/pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip.xci
INFO: Import ports from HDL: C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/hdl/vhdl/pointpillars_cnn.vhd (pointpillars_cnn)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Add axi4full interface m_axi_gmem_0_0
INFO: Add axi4full interface m_axi_gmem_0_1
INFO: Add axi4full interface m_axi_gmem_0_2
INFO: Add axi4full interface m_axi_gmem_0_3
INFO: Add axi4full interface m_axi_gmem_1_0
INFO: Add axi4full interface m_axi_gmem_1_1
INFO: Add axi4full interface m_axi_gmem_1_2
INFO: Add axi4full interface m_axi_gmem_1_3
INFO: Add axi4full interface m_axi_gmem_2_0
INFO: Add axi4full interface m_axi_gmem_2_1
INFO: Add axi4full interface m_axi_gmem_2_2
INFO: Add axi4full interface m_axi_gmem_2_3
INFO: Add axi4full interface m_axi_gmem_3_0
INFO: Add axi4full interface m_axi_gmem_3_1
INFO: Add axi4full interface m_axi_gmem_3_2
INFO: Add axi4full interface m_axi_gmem_3_3
INFO: Add axi4full interface m_axi_gmem_4_0
INFO: Add axi4full interface m_axi_gmem_4_1
INFO: Add axi4full interface m_axi_gmem_4_2
INFO: Add axi4full interface m_axi_gmem_4_3
INFO: Add axi4full interface m_axi_gmem_5_0
INFO: Add axi4full interface m_axi_gmem_5_1
INFO: Add axi4full interface m_axi_gmem_5_2
INFO: Add axi4full interface m_axi_gmem_5_3
INFO: Add axi4full interface m_axi_gmem_6_0
INFO: Add axi4full interface m_axi_gmem_6_1
INFO: Add axi4full interface m_axi_gmem_6_2
INFO: Add axi4full interface m_axi_gmem_6_3
INFO: Add axi4full interface m_axi_gmem_7_0
INFO: Add axi4full interface m_axi_gmem_7_1
INFO: Add axi4full interface m_axi_gmem_7_2
INFO: Add axi4full interface m_axi_gmem_7_3
INFO: Add axi4full interface m_axi_gmem_8_0
INFO: Add axi4full interface m_axi_gmem_8_1
INFO: Add axi4full interface m_axi_gmem_8_2
INFO: Add axi4full interface m_axi_gmem_8_3
INFO: Add axi4full interface m_axi_gmem_9_0
INFO: Add axi4full interface m_axi_gmem_9_1
INFO: Add axi4full interface m_axi_gmem_9_2
INFO: Add axi4full interface m_axi_gmem_9_3
INFO: Add axi4full interface m_axi_gmem_10_0
INFO: Add axi4full interface m_axi_gmem_10_1
INFO: Add axi4full interface m_axi_gmem_10_2
INFO: Add axi4full interface m_axi_gmem_10_3
INFO: Add axi4full interface m_axi_gmem_11_0
INFO: Add axi4full interface m_axi_gmem_11_1
INFO: Add axi4full interface m_axi_gmem_11_2
INFO: Add axi4full interface m_axi_gmem_11_3
INFO: Add axi4full interface m_axi_gmem_12_0
INFO: Add axi4full interface m_axi_gmem_12_1
INFO: Add axi4full interface m_axi_gmem_12_2
INFO: Add axi4full interface m_axi_gmem_12_3
INFO: Add axi4full interface m_axi_gmem_13_0
INFO: Add axi4full interface m_axi_gmem_13_1
INFO: Add axi4full interface m_axi_gmem_13_2
INFO: Add axi4full interface m_axi_gmem_13_3
INFO: Add axi4full interface m_axi_gmem_14_0
INFO: Add axi4full interface m_axi_gmem_14_1
INFO: Add axi4full interface m_axi_gmem_14_2
INFO: Add axi4full interface m_axi_gmem_14_3
INFO: Add axi4full interface m_axi_gmem_15_0
INFO: Add axi4full interface m_axi_gmem_15_1
INFO: Add axi4full interface m_axi_gmem_15_2
INFO: Add axi4full interface m_axi_gmem_15_3
INFO: Add axi4full interface m_axi_gmem_0
INFO: Add axi4full interface m_axi_gmem_1
INFO: Add axi4full interface m_axi_gmem_2
INFO: Add axi4full interface m_axi_gmem_3
INFO: Add axi4full interface m_axi_gmem_4
INFO: Add axi4full interface m_axi_gmem_5
INFO: Add axi4full interface m_axi_gmem_6
INFO: Add axi4full interface m_axi_gmem_7
INFO: Add axi4full interface m_axi_gmem_8
INFO: Add axi4full interface m_axi_gmem_9
INFO: Add axi4full interface m_axi_gmem_10
INFO: Add axi4full interface m_axi_gmem_11
INFO: Add axi4full interface m_axi_gmem_12
INFO: Add axi4full interface m_axi_gmem_13
INFO: Add axi4full interface m_axi_gmem_14
INFO: Add axi4full interface m_axi_gmem_15
INFO: Add axi4full interface m_axi_gmem_16
INFO: Add axi4full interface m_axi_gmem_17
INFO: Add axi4full interface m_axi_gmem_18
INFO: Add axi4full interface m_axi_gmem_19
INFO: Add axi4full interface m_axi_gmem_20
INFO: Add axi4full interface m_axi_gmem_21
INFO: Add axi4full interface m_axi_gmem_22
INFO: Add axi4full interface m_axi_gmem_23
INFO: Add axi4full interface m_axi_gmem_24
INFO: Add axi4full interface m_axi_gmem_25
INFO: Add axi4full interface m_axi_gmem_26
INFO: Add axi4full interface m_axi_gmem_27
INFO: Add axi4full interface m_axi_gmem_28
INFO: Add axi4full interface m_axi_gmem_29
INFO: Add axi4full interface m_axi_gmem_30
INFO: Add axi4full interface m_axi_gmem_31
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/component.xml
ipx::archive_core: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 632.406 ; gain = 0.512
INFO: Created IP archive C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip/xilinx_com_hls_pointpillars_cnn_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Jan 13 03:06:27 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Users\vladc\Desktop\Proiecte\VitisTest\hls_component\hls_component\hls\impl\verilog>C:/AMDDesignTools/2025.2/Vivado/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Jan 13 03:06:30 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module pointpillars_cnn
## set language verilog
## set family virtexu
## set device xcvu080_CIV
## set package -ffvb2104
## set speed -3-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:pointpillars_cnn:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set has_subcore 1
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project hls_component
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "pointpillars_cnn"
# dict set report_options funcmodules {pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3 pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_199_4_VITIS_LOOP_200_5 pointpillars_cnn_conv2d_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3 pointpillars_cnn_conv2d pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6 pointpillars_cnn_pointpillars_cnn_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_119_2}
# dict set report_options bindmodules {pointpillars_cnn_flow_control_loop_pipe_sequential_init pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1 pointpillars_cnn_sparsemux_129_6_6_1_1 pointpillars_cnn_sparsemux_129_6_32_1_1 pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1 pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1 pointpillars_cnn_fpext_32ns_64_2_no_dsp_1 pointpillars_cnn_mul_7ns_9ns_15_1_1 pointpillars_cnn_urem_7ns_3ns_2_11_1 pointpillars_cnn_sparsemux_9_3_16_1_1 pointpillars_cnn_mac_muladd_6ns_5ns_6ns_9_4_1 pointpillars_cnn_sparsemux_7_2_16_1_1 pointpillars_cnn_urem_6ns_3ns_2_10_1 pointpillars_cnn_mul_6ns_8ns_13_1_1 pointpillars_cnn_mul_5ns_6ns_9_1_1 pointpillars_cnn_mac_muladd_16s_16s_24s_26_4_1 pointpillars_cnn_mac_muladd_16s_16s_26s_26_4_1 pointpillars_cnn_sparsemux_33_4_16_1_1 pointpillars_cnn_sparsemux_33_4_15_1_1 pointpillars_cnn_sparsemux_65_5_16_1_1 pointpillars_cnn_mac_muladd_16s_15ns_26s_26_4_1 pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1 pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1 pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1 pointpillars_cnn_ctlz_16_16_1_1 pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1 pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5 pointpillars_cnn_gmem_m_axi pointpillars_cnn_gmem_0_0_m_axi pointpillars_cnn_gmem_0_1_m_axi pointpillars_cnn_gmem_0_2_m_axi pointpillars_cnn_gmem_0_3_m_axi pointpillars_cnn_gmem_1_0_m_axi pointpillars_cnn_gmem_1_1_m_axi pointpillars_cnn_gmem_1_2_m_axi pointpillars_cnn_gmem_1_3_m_axi pointpillars_cnn_gmem_2_0_m_axi pointpillars_cnn_gmem_2_1_m_axi pointpillars_cnn_gmem_2_2_m_axi pointpillars_cnn_gmem_2_3_m_axi pointpillars_cnn_gmem_3_0_m_axi pointpillars_cnn_gmem_3_1_m_axi pointpillars_cnn_gmem_3_2_m_axi pointpillars_cnn_gmem_3_3_m_axi pointpillars_cnn_gmem_4_0_m_axi pointpillars_cnn_gmem_4_1_m_axi pointpillars_cnn_gmem_4_2_m_axi pointpillars_cnn_gmem_4_3_m_axi pointpillars_cnn_gmem_5_0_m_axi pointpillars_cnn_gmem_5_1_m_axi pointpillars_cnn_gmem_5_2_m_axi pointpillars_cnn_gmem_5_3_m_axi pointpillars_cnn_gmem_6_0_m_axi pointpillars_cnn_gmem_6_1_m_axi pointpillars_cnn_gmem_6_2_m_axi pointpillars_cnn_gmem_6_3_m_axi pointpillars_cnn_gmem_7_0_m_axi pointpillars_cnn_gmem_7_1_m_axi pointpillars_cnn_gmem_7_2_m_axi pointpillars_cnn_gmem_7_3_m_axi pointpillars_cnn_gmem_8_0_m_axi pointpillars_cnn_gmem_8_1_m_axi pointpillars_cnn_gmem_8_2_m_axi pointpillars_cnn_gmem_8_3_m_axi pointpillars_cnn_gmem_9_0_m_axi pointpillars_cnn_gmem_9_1_m_axi pointpillars_cnn_gmem_9_2_m_axi pointpillars_cnn_gmem_9_3_m_axi pointpillars_cnn_gmem_10_0_m_axi pointpillars_cnn_gmem_10_1_m_axi pointpillars_cnn_gmem_10_2_m_axi pointpillars_cnn_gmem_10_3_m_axi pointpillars_cnn_gmem_11_0_m_axi pointpillars_cnn_gmem_11_1_m_axi pointpillars_cnn_gmem_11_2_m_axi pointpillars_cnn_gmem_11_3_m_axi pointpillars_cnn_gmem_12_0_m_axi pointpillars_cnn_gmem_12_1_m_axi pointpillars_cnn_gmem_12_2_m_axi pointpillars_cnn_gmem_12_3_m_axi pointpillars_cnn_gmem_13_0_m_axi pointpillars_cnn_gmem_13_1_m_axi pointpillars_cnn_gmem_13_2_m_axi pointpillars_cnn_gmem_13_3_m_axi pointpillars_cnn_gmem_14_0_m_axi pointpillars_cnn_gmem_14_1_m_axi pointpillars_cnn_gmem_14_2_m_axi pointpillars_cnn_gmem_14_3_m_axi pointpillars_cnn_gmem_15_0_m_axi pointpillars_cnn_gmem_15_1_m_axi pointpillars_cnn_gmem_15_2_m_axi pointpillars_cnn_gmem_15_3_m_axi pointpillars_cnn_gmem_0_m_axi pointpillars_cnn_gmem_1_m_axi pointpillars_cnn_gmem_2_m_axi pointpillars_cnn_gmem_3_m_axi pointpillars_cnn_gmem_4_m_axi pointpillars_cnn_gmem_5_m_axi pointpillars_cnn_gmem_6_m_axi pointpillars_cnn_gmem_7_m_axi pointpillars_cnn_gmem_8_m_axi pointpillars_cnn_gmem_9_m_axi pointpillars_cnn_gmem_10_m_axi pointpillars_cnn_gmem_11_m_axi pointpillars_cnn_gmem_12_m_axi pointpillars_cnn_gmem_13_m_axi pointpillars_cnn_gmem_14_m_axi pointpillars_cnn_gmem_15_m_axi pointpillars_cnn_gmem_16_m_axi pointpillars_cnn_gmem_17_m_axi pointpillars_cnn_gmem_18_m_axi pointpillars_cnn_gmem_19_m_axi pointpillars_cnn_gmem_20_m_axi pointpillars_cnn_gmem_21_m_axi pointpillars_cnn_gmem_22_m_axi pointpillars_cnn_gmem_23_m_axi pointpillars_cnn_gmem_24_m_axi pointpillars_cnn_gmem_25_m_axi pointpillars_cnn_gmem_26_m_axi pointpillars_cnn_gmem_27_m_axi pointpillars_cnn_gmem_28_m_axi pointpillars_cnn_gmem_29_m_axi pointpillars_cnn_gmem_30_m_axi pointpillars_cnn_gmem_31_m_axi pointpillars_cnn_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog'
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 527.305 ; gain = 220.918
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
# create_bd_design bd_0
Wrote  : <C:\Users\vladc\Desktop\Proiecte\VitisTest\hls_component\hls_component\hls\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 738.875 ; gain = 48.160
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_0_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_0_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_0_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_0_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_0_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_0_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_0_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_0_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_10/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_10' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_10_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_10_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_10_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_10_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_10_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_10_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_10_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_10_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_11/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_11' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_11_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_11_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_11_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_11_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_11_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_11_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_11_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_11_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_12/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_12' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_12_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_12_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_12_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_12_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_12_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_12_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_12_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_12_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_13/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_13' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_13_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_13_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_13_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_13_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_13_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_13_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_13_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_13_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_14/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_14' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_14_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_14_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_14_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_14_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_14_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_14_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_14_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_14_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_15/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_15' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_15_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_15_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_15_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_15_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_15_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_15_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_15_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_15_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_16/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_16' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_17/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_17' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_18/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_18' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_19/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_19' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_1_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_1_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_1_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_1_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_1_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_1_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_1_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_1_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_20/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_20' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_21/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_21' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_22/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_22' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_23/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_23' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_24/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_24' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_25/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_25' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_26/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_26' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_27/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_27' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_28/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_28' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_29/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_29' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_2_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_2_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_2_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_2_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_2_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_2_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_2_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_2_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_30/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_30' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_31/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_31' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_3_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_3_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_3_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_3_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_3_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_3_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_3_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_3_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_4/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_4' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_4_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_4_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_4_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_4_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_4_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_4_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_4_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_4_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_5/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_5' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_5_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_5_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_5_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_5_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_5_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_5_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_5_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_5_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_6/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_6' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_6_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_6_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_6_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_6_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_6_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_6_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_6_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_6_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_7/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_7' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_7_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_7_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_7_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_7_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_7_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_7_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_7_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_7_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_8/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_8' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_8_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_8_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_8_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_8_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_8_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_8_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_8_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_8_3' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_9/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_9' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_9_0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_9_0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_9_1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_9_1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_9_2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_9_2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem_9_3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem_9_3' at <0x44A0_0000 [ 64K ]>.
Wrote  : <C:\Users\vladc\Desktop\Proiecte\VitisTest\hls_component\hls_component\hls\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 820.965 ; gain = 79.750
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [BD 41-3262] Generated VHDL Instantiation Template file c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/bd_0.vho
INFO: [BD 41-3262] Generated Verilog Instantiation Template file c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/bd_0.veo
INFO: [BD 41-3262] Generated System Verilog Instantiation Template file c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/bd_0_sv.sveo
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 933.598 ; gain = 112.633
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-01-13 03:07:45 +0200
# if { $has_subcore } { report_ip_status }
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Jan 13 03:07:45 2026
| Host         : DESKTOP-KKKV02I running 64-bit major release  (build 9200)
| Command      : report_ip_status
---------------------------------------------------------------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 9 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                                      | Status     | Recommendation      | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                                    |            |                     | Log       |                    | Version |                       | License    |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_0_hls_inst_0                                    | Up-to-date | No changes required | Change    | Pointpillars_cnn   | 1.0     | 1.0 (Rev. 2114433665) | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     | available |                    | 2114433 |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_dcmp_64ns_64ns_1_2_no_dsp_1_ip    | Up-to-date | No changes required |  *(1)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_dmul_64ns_64ns_64_5_max_dsp_1_ip  | Up-to-date | No changes required |  *(2)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_fadd_32ns_32ns_32_1_full_dsp_1_ip | Up-to-date | No changes required |  *(3)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_fdiv_32ns_32ns_32_9_no_dsp_1_ip   | Up-to-date | No changes required |  *(4)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1_ip  | Up-to-date | No changes required |  *(5)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_fpext_32ns_64_2_no_dsp_1_ip       | Up-to-date | No changes required |  *(6)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_sitodp_32ns_64_4_no_dsp_1_ip      | Up-to-date | No changes required |  *(7)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pointpillars_cnn_uitofp_32ns_32_3_no_dsp_1_ip      | Up-to-date | No changes required |  *(8)     | Floating-point     | 7.1     | 7.1 (Rev. 21)         | Included   | xcvu080_CIV-ffvb2104 |
|                                                    |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                    |            |                     |           |                    | 21)     |                       |            |                      |
+----------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(2) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(3) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(4) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(5) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(6) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(7) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(8) c:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt


# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jan 13 03:07:50 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Jan 13 03:07:50 2026] Launched synth_1...
Run output will be captured here: C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.runs/synth_1/runme.log
[Tue Jan 13 03:07:50 2026] Waiting for synth_1 to finish...
ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!


****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Tue Jan 13 03:23:50 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 64130
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 528.375 ; gain = 220.938
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xcvu080_CIV-ffvb2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu080_CIV'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu080_CIV'
INFO: [Common 17-86] Your Synthesis license expires in 7 day(s)
INFO: [Device 21-403] Loading part xcvu080_CIV-ffvb2104-3-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.566 ; gain = 408.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-6404-DESKTOP-KKKV02I/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-6404-DESKTOP-KKKV02I/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.699 ; gain = 634.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.699 ; gain = 634.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.699 ; gain = 634.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1893.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/pointpillars_cnn.xdc]
Finished Parsing XDC File [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/pointpillars_cnn.xdc]
Parsing XDC File [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.793 ; gain = 635.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu080_CIV-ffvb2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.793 ; gain = 635.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1894.793 ; gain = 635.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1894.793 ; gain = 635.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 672 (col length:192)
BRAMs: 2842 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1894.793 ; gain = 635.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2138.855 ; gain = 879.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2172.086 ; gain = 912.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2186.215 ; gain = 926.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2405.516 ; gain = 1145.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2405.516 ; gain = 1145.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2405.516 ; gain = 1145.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2405.516 ; gain = 1145.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2405.516 ; gain = 1145.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2405.516 ; gain = 1145.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2405.516 ; gain = 1145.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2405.516 ; gain = 1144.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2405.516 ; gain = 1145.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2405.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 52bbbd65
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2405.516 ; gain = 1809.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 13 03:24:55 2026...
[Tue Jan 13 03:25:00 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:17:09 . Memory (MB): peak = 933.598 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2026-01-13 03:25:00 +0200
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu080_CIV-ffvb2104-3-e
INFO: [Device 21-403] Loading part xcvu080_CIV-ffvb2104-3-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/pointpillars_cnn.xdc]
Finished Parsing XDC File [C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/pointpillars_cnn.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2202.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8648 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 19 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 53 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8576 instances

open_run: Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2202.172 ; gain = 1268.574
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2026-01-13 03:26:03 +0200
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pointpillars_cnn_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/pointpillars_cnn_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pointpillars_cnn_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:58 ; elapsed = 00:01:18 . Memory (MB): peak = 4186.621 ; gain = 1950.438
INFO: HLS-REPORT: Running report: report_power -file ./report/pointpillars_cnn_power_synth.rpt -xpe ./pointpillars_cnn_power.xpe
Command: report_power -file ./report/pointpillars_cnn_power_synth.rpt -xpe ./pointpillars_cnn_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 4186.621 ; gain = 0.000
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pointpillars_cnn_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pointpillars_cnn_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4186.621 ; gain = 0.000
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/pointpillars_cnn_failfast_synth.rpt
 -I- design metrics completed in 7 seconds
 -I- Generated file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/report/synth.DONT_TOUCH.rpt
 -I- DONT_TOUCH metric completed in 24 seconds
 -I- MARK_DEBUG metric completed in 11 seconds
 -I- utilization metrics completed in 3 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 22 seconds
 -I- average fanout metrics completed in 83 seconds (4 modules)
 -I- Generated file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 26 seconds
 -I- Generated file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/report/synth.HFN.rpt
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[30]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[27]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[29]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[28]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[19]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[25]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[20]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[16]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[23]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[26]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[24]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[18]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[12]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[17]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[21]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[15]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[4]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[9]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[5]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[7]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[22]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[6]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[3]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[0]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[2]/D})
 -W- LUT/Net budgeting - the number of pins (25) and cells (24) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/ap_CS_fsm_reg[1]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/reg_5364_reg[1]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[30]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[30]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[27]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[27]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[29]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[29]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[28]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[28]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[19]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[19]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[25]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[25]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[20]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[20]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[16]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[16]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[23]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[26]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[23]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[26]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[24]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[24]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[18]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[18]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[12]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[17]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[12]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[17]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[11]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[21]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[21]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[13]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[15]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[15]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[8]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[4]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[4]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[10]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[9]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[9]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[5]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[5]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[7]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[7]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[22]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[22]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[14]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[6]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[6]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[3]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[3]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[0]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[0]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[2]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[2]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln180_1_reg_7801_pp0_iter4_reg_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add1_reg_9077_reg[1]/D})
 -W- LUT/Net budgeting - the number of pins (24) and cells (23) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/bitcast_ln189_1_reg_9807_reg[0]/C --> bd_0_i/hls_inst/inst/grp_pointpillars_cnn_Pipeline_VITIS_LOOP_178_3_fu_3326/add3_reg_9817_reg[1]/D})
 -I- path budgeting metrics completed in 24 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcvu080_CIV-ffvb2104-3-e                                                                |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 22.73% | OK     |
#  | FD                                                        | 50%       | 14.96% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 24.62% | OK     |
#  | CARRY8                                                    | 25%       | 3.44%  | OK     |
#  | MUXF7                                                     | 15%       | 0.80%  | OK     |
#  | DSP                                                       | 80%       | 10.71% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 7.74%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 9.23%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 196    | REVIEW |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 8357      | 4404   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.60   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 2.60   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 1      | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.360ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.253ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/report/pointpillars_cnn_failfast_synth.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 204 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2026-01-13 03:31:49 +0200
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2026-01-13 03:31:49 +0200
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2026-01-13 03:31:49 +0200
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2026-01-13 03:31:51 +0200
TIMESTAMP: HLS-REPORT: synth process timing paths: 2026-01-13 03:31:53 +0200
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2026-01-13 03:31:53 +0200
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2026-01-13 03:31:53 +0200
HLS EXTRACTION: synth area_totals:  0 445712 891424 672 2842 0 0
HLS EXTRACTION: synth area_current: 0 101295 133382 72 220 0 10330 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 445712 LUT 101295 AVAIL_FF 891424 FF 133382 AVAIL_DSP 672 DSP 72 AVAIL_BRAM 2842 BRAM 220 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 10330 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated C:/Users/vladc/Desktop/Proiecte/VitisTest/hls_component/hls_component/hls/impl/report/verilog/pointpillars_cnn_export.rpt


Implementation tool: Xilinx Vivado v.2025.2
Project:             hls_component
Solution:            hls
Device target:       xcvu080_CIV-ffvb2104-3-e
Report date:         Tue Jan 13 03:31:53 +0200 2026

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         101295
FF:          133382
DSP:             72
BRAM:           220
URAM:             0
LATCH:            0
SRL:          10330
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.786
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2026-01-13 03:31:53 +0200
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2026-01-13 03:31:53 +0200
INFO: [Common 17-206] Exiting Vivado at Tue Jan 13 03:31:53 2026...
INFO: [HLS 200-802] Generated output file hls_component/pointpillars_cnn.zip
INFO: [HLS 200-112] Total CPU user time: 35 seconds. Total CPU system time: 2 seconds. Total elapsed time: 1617 seconds; peak allocated memory: 314.750 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 27m 1s
