Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Dec 29 12:55:28 2019
| Host         : DESKTOP-9Q1F98I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: nolabel_line26/convert/counter_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.766        0.000                      0                  546        0.059        0.000                      0                  546        4.500        0.000                       0                   520  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.766        0.000                      0                  546        0.059        0.000                      0                  546        4.500        0.000                       0                   520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 nolabel_line26/convert/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/convert/shcp_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.690ns (22.591%)  route 2.364ns (77.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.566     5.087    nolabel_line26/convert/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  nolabel_line26/convert/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  nolabel_line26/convert/counter_reg[7]/Q
                         net (fo=3, routed)           0.617     6.124    nolabel_line26_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     6.395 r  i_reg[0]_i_2/O
                         net (fo=39, routed)          1.747     8.142    nolabel_line26/convert/f
    SLICE_X30Y36         FDRE                                         r  nolabel_line26/convert/shcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.440     9.781    nolabel_line26/convert/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  nolabel_line26/convert/shcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.188     9.969    
                         clock uncertainty           -0.035     9.934    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)       -0.026     9.908    nolabel_line26/convert/shcp_reg
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 2.969ns (39.688%)  route 4.512ns (60.312%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  nolabel_line26/disp0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.583    nolabel_line26/disp0__0_carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.802 r  nolabel_line26/disp0__0_carry__1/O[0]
                         net (fo=1, routed)           0.586    11.388    nolabel_line26/disp0__0_carry__1_n_7
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.215 r  nolabel_line26/disp0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.215    nolabel_line26/disp0__33_carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.549 r  nolabel_line26/disp0__33_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.549    nolabel_line26/disp[13]
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[13]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    14.997    nolabel_line26/disp_reg[13]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 2.948ns (39.518%)  route 4.512ns (60.482%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  nolabel_line26/disp0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.583    nolabel_line26/disp0__0_carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.802 r  nolabel_line26/disp0__0_carry__1/O[0]
                         net (fo=1, routed)           0.586    11.388    nolabel_line26/disp0__0_carry__1_n_7
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.215 r  nolabel_line26/disp0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.215    nolabel_line26/disp0__33_carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.528 r  nolabel_line26/disp0__33_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.528    nolabel_line26/disp[15]
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[15]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    14.997    nolabel_line26/disp_reg[15]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.874ns (38.912%)  route 4.512ns (61.088%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  nolabel_line26/disp0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.583    nolabel_line26/disp0__0_carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.802 r  nolabel_line26/disp0__0_carry__1/O[0]
                         net (fo=1, routed)           0.586    11.388    nolabel_line26/disp0__0_carry__1_n_7
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.215 r  nolabel_line26/disp0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.215    nolabel_line26/disp0__33_carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.454 r  nolabel_line26/disp0__33_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.454    nolabel_line26/disp[14]
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[14]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    14.997    nolabel_line26/disp_reg[14]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 2.858ns (38.779%)  route 4.512ns (61.221%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.583 r  nolabel_line26/disp0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.583    nolabel_line26/disp0__0_carry__0_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.802 r  nolabel_line26/disp0__0_carry__1/O[0]
                         net (fo=1, routed)           0.586    11.388    nolabel_line26/disp0__0_carry__1_n_7
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.215 r  nolabel_line26/disp0__33_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.215    nolabel_line26/disp0__33_carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.438 r  nolabel_line26/disp0__33_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.438    nolabel_line26/disp[12]
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.441    14.782    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  nolabel_line26/disp_reg[12]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.062    14.997    nolabel_line26/disp_reg[12]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 2.852ns (38.729%)  route 4.512ns (61.271%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.685 r  nolabel_line26/disp0__0_carry__0/O[0]
                         net (fo=1, routed)           0.586    11.271    nolabel_line26/disp0__0_carry__0_n_7
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.098 r  nolabel_line26/disp0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.098    nolabel_line26/disp0__33_carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.432 r  nolabel_line26/disp0__33_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.432    nolabel_line26/disp[9]
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.440    14.781    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[9]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    14.996    nolabel_line26/disp_reg[9]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 2.831ns (38.554%)  route 4.512ns (61.446%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.685 r  nolabel_line26/disp0__0_carry__0/O[0]
                         net (fo=1, routed)           0.586    11.271    nolabel_line26/disp0__0_carry__0_n_7
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.098 r  nolabel_line26/disp0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.098    nolabel_line26/disp0__33_carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.411 r  nolabel_line26/disp0__33_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.411    nolabel_line26/disp[11]
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.440    14.781    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[11]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    14.996    nolabel_line26/disp_reg[11]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 2.757ns (37.929%)  route 4.512ns (62.071%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.685 r  nolabel_line26/disp0__0_carry__0/O[0]
                         net (fo=1, routed)           0.586    11.271    nolabel_line26/disp0__0_carry__0_n_7
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.098 r  nolabel_line26/disp0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.098    nolabel_line26/disp0__33_carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.337 r  nolabel_line26/disp0__33_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.337    nolabel_line26/disp[10]
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.440    14.781    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[10]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    14.996    nolabel_line26/disp_reg[10]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.741ns (37.792%)  route 4.512ns (62.208%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.466 r  nolabel_line26/disp0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.466    nolabel_line26/disp0__0_carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.685 r  nolabel_line26/disp0__0_carry__0/O[0]
                         net (fo=1, routed)           0.586    11.271    nolabel_line26/disp0__0_carry__0_n_7
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    12.098 r  nolabel_line26/disp0__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.098    nolabel_line26/disp0__33_carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.321 r  nolabel_line26/disp0__33_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.321    nolabel_line26/disp[8]
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.440    14.781    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  nolabel_line26/disp_reg[8]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.062    14.996    nolabel_line26/disp_reg[8]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 nolabel_line26/matrix_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.604ns (36.610%)  route 4.509ns (63.390%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.547     5.068    nolabel_line26/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  nolabel_line26/matrix_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  nolabel_line26/matrix_reg[34]/Q
                         net (fo=2, routed)           0.860     6.384    nolabel_line26/data5[4]
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.508 r  nolabel_line26/new_matrix[63]_i_37/O
                         net (fo=5, routed)           1.061     7.569    nolabel_line26/new_matrix[63]_i_37_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  nolabel_line26/new_matrix[63]_i_17/O
                         net (fo=2, routed)           0.550     8.243    nolabel_line26/new_matrix[63]_i_17_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.367 r  nolabel_line26/new_matrix[63]_i_3/O
                         net (fo=132, routed)         0.982     9.349    nolabel_line26/nolabel_line35/new_matrix_reg[62]_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.473 r  nolabel_line26/nolabel_line35/disp0__0_carry_i_1/O
                         net (fo=1, routed)           0.473     9.946    nolabel_line26/nolabel_line35_n_33
    SLICE_X38Y34         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    10.556 r  nolabel_line26/disp0__0_carry/O[3]
                         net (fo=1, routed)           0.583    11.139    nolabel_line26/disp0__0_carry_n_4
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    11.847 r  nolabel_line26/disp0__33_carry/CO[3]
                         net (fo=1, routed)           0.000    11.847    nolabel_line26/disp0__33_carry_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.181 r  nolabel_line26/disp0__33_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.181    nolabel_line26/disp[5]
    SLICE_X39Y35         FDRE                                         r  nolabel_line26/disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.440    14.781    nolabel_line26/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  nolabel_line26/disp_reg[5]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X39Y35         FDRE (Setup_fdre_C_D)        0.062    14.996    nolabel_line26/disp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  2.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 store/leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.060%)  route 0.235ns (58.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.556     1.439    store/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  store/leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  store/leds_reg[2]/Q
                         net (fo=1, routed)           0.235     1.839    leds[2]
    SLICE_X34Y34         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.076     1.779    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 store/num_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.615%)  route 0.231ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.558     1.441    store/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  store/num_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  store/num_reg[17]/Q
                         net (fo=2, routed)           0.231     1.801    num[17]
    SLICE_X32Y32         FDRE                                         r  matrix_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  matrix_reg[17]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.012     1.714    matrix_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 store/leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.577%)  route 0.261ns (61.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.558     1.441    store/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  store/leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  store/leds_reg[3]/Q
                         net (fo=1, routed)           0.261     1.866    leds[3]
    SLICE_X34Y34         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.076     1.779    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 store/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.485%)  route 0.293ns (67.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.558     1.441    store/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  store/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  store/num_reg[1]/Q
                         net (fo=2, routed)           0.293     1.875    num[1]
    SLICE_X32Y32         FDRE                                         r  matrix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  matrix_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.070     1.772    matrix_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 store/num_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.187%)  route 0.284ns (66.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.558     1.441    store/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  store/num_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  store/num_reg[33]/Q
                         net (fo=2, routed)           0.284     1.866    num[33]
    SLICE_X30Y27         FDRE                                         r  matrix_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  matrix_reg[33]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.059     1.756    matrix_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line26/new_matrix_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line26/matrix_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.362%)  route 0.302ns (56.638%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.553     1.436    nolabel_line26/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  nolabel_line26/new_matrix_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  nolabel_line26/new_matrix_reg[18]/Q
                         net (fo=2, routed)           0.173     1.750    nolabel_line26/nolabel_line34/Q[4]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.795 f  nolabel_line26/nolabel_line34/new_matrix[18]_i_2/O
                         net (fo=2, routed)           0.129     1.924    nolabel_line26/nolabel_line34/new_matrix[18]_i_2_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.969 r  nolabel_line26/nolabel_line34/matrix[18]_i_1/O
                         net (fo=1, routed)           0.000     1.969    nolabel_line26/nolabel_line34_n_27
    SLICE_X34Y27         FDRE                                         r  nolabel_line26/matrix_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.818     1.945    nolabel_line26/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  nolabel_line26/matrix_reg[18]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121     1.817    nolabel_line26/matrix_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 assignValues/prev0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.404%)  route 0.325ns (63.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.559     1.442    assignValues/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  assignValues/prev0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  assignValues/prev0_reg[0]/Q
                         net (fo=6, routed)           0.325     1.908    store/nolabel_line14/value[0]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.953 r  store/nolabel_line14/num[16]_i_1/O
                         net (fo=2, routed)           0.000     1.953    store/nolabel_line14_n_63
    SLICE_X33Y34         FDRE                                         r  store/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.826     1.953    store/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  store/num_reg[16]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.092     1.796    store/num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 store/leds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.765%)  route 0.116ns (45.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.559     1.442    store/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  store/leds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  store/leds_reg[8]/Q
                         net (fo=1, routed)           0.116     1.700    leds[8]
    SLICE_X34Y34         FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  led_reg[8]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.064     1.538    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 store/leds_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.049%)  route 0.362ns (71.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.558     1.441    store/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  store/leds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  store/leds_reg[15]/Q
                         net (fo=1, routed)           0.362     1.944    leds[15]
    SLICE_X36Y35         FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  led_reg[15]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070     1.775    led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 store/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.559     1.442    store/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  store/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  store/num_reg[7]/Q
                         net (fo=2, routed)           0.116     1.699    num[7]
    SLICE_X32Y34         FDRE                                         r  matrix_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  matrix_reg[7]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.072     1.528    matrix_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y34   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y34   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y34   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y35   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y34   assignValues/in0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y34   assignValues/in0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34   assignValues/in0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   assignValues/in0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y34   assignValues/in1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   nolabel_line26/nolabel_line219/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   store/nolabel_line14/btn_detected_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   an_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   an_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   an_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y34   an_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   assignValues/in0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34   assignValues/in0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y34   assignValues/in0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34   assignValues/in0_reg[2]/C



