

================================================================
== Vivado HLS Report for 'counter_stream_unusual_s2mm_hls'
================================================================
* Date:           Fri Sep  9 02:39:59 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_s2mm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.67|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP    |    ?|    ?|        10|         10|         10|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 10, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (!tmp)
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %resolution), !map !7

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %numIteration), !map !13

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter_V_data), !map !17

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %counter_V_last_V), !map !21

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([32 x i8]* @counter_stream_unusual_s2mm_hl) nounwind

ST_1: numIteration_read [1/1] 1.00ns
:5  %numIteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %numIteration)

ST_1: resolution_read [1/1] 1.00ns
:6  %resolution_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %resolution)

ST_1: acc [1/1] 0.00ns
:7  %acc = alloca i32, align 4

ST_1: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %counter_V_data, i1* %counter_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %numIteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_24 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %resolution, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_25 [1/1] 1.57ns
:12  br label %1


 <State 2>: 3.89ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp_data [1/1] 0.00ns
:1  %tmp_data = phi i32 [ 0, %0 ], [ %next_mul, %2 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = zext i31 %i to i32

ST_2: tmp [1/1] 2.52ns
:3  %tmp = icmp slt i32 %i_cast, %numIteration_read

ST_2: i_1 [1/1] 2.44ns
:4  %i_1 = add i31 %i, 1

ST_2: stg_31 [1/1] 0.00ns
:5  br i1 %tmp, label %2, label %3

ST_2: tmp_last_V [1/1] 2.52ns
:4  %tmp_last_V = icmp eq i32 %i_cast, %numIteration_read

ST_2: acc_load [1/1] 0.00ns
:6  %acc_load = load volatile i32* %acc, align 4

ST_2: stg_34 [1/1] 2.23ns
:7  store volatile i32 %acc_load, i32* %acc, align 4


 <State 3>: 4.67ns
ST_3: next_mul [1/1] 2.44ns
:3  %next_mul = add i32 %tmp_data, %resolution_read

ST_3: stg_36 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %counter_V_data, i1* %counter_V_last_V, i32 %tmp_data, i1 %tmp_last_V)

ST_3: acc_load_1 [1/1] 0.00ns
:8  %acc_load_1 = load volatile i32* %acc, align 4

ST_3: acc_1_1 [1/1] 2.44ns
:9  %acc_1_1 = add nsw i32 %acc_load_1, 1

ST_3: stg_39 [1/1] 2.23ns
:10  store volatile i32 %acc_1_1, i32* %acc, align 4


 <State 4>: 4.67ns
ST_4: acc_load_2 [1/1] 0.00ns
:11  %acc_load_2 = load volatile i32* %acc, align 4

ST_4: acc_1_2 [1/1] 2.44ns
:12  %acc_1_2 = add nsw i32 %acc_load_2, 2

ST_4: stg_42 [1/1] 2.23ns
:13  store volatile i32 %acc_1_2, i32* %acc, align 4


 <State 5>: 4.67ns
ST_5: acc_load_3 [1/1] 0.00ns
:14  %acc_load_3 = load volatile i32* %acc, align 4

ST_5: acc_1_3 [1/1] 2.44ns
:15  %acc_1_3 = add nsw i32 %acc_load_3, 3

ST_5: stg_45 [1/1] 2.23ns
:16  store volatile i32 %acc_1_3, i32* %acc, align 4


 <State 6>: 4.67ns
ST_6: acc_load_4 [1/1] 0.00ns
:17  %acc_load_4 = load volatile i32* %acc, align 4

ST_6: acc_1_4 [1/1] 2.44ns
:18  %acc_1_4 = add nsw i32 %acc_load_4, 4

ST_6: stg_48 [1/1] 2.23ns
:19  store volatile i32 %acc_1_4, i32* %acc, align 4


 <State 7>: 4.67ns
ST_7: acc_load_5 [1/1] 0.00ns
:20  %acc_load_5 = load volatile i32* %acc, align 4

ST_7: acc_1_5 [1/1] 2.44ns
:21  %acc_1_5 = add nsw i32 %acc_load_5, 5

ST_7: stg_51 [1/1] 2.23ns
:22  store volatile i32 %acc_1_5, i32* %acc, align 4


 <State 8>: 4.67ns
ST_8: acc_load_6 [1/1] 0.00ns
:23  %acc_load_6 = load volatile i32* %acc, align 4

ST_8: acc_1_6 [1/1] 2.44ns
:24  %acc_1_6 = add nsw i32 %acc_load_6, 6

ST_8: stg_54 [1/1] 2.23ns
:25  store volatile i32 %acc_1_6, i32* %acc, align 4


 <State 9>: 4.67ns
ST_9: acc_load_7 [1/1] 0.00ns
:26  %acc_load_7 = load volatile i32* %acc, align 4

ST_9: acc_1_7 [1/1] 2.44ns
:27  %acc_1_7 = add nsw i32 %acc_load_7, 7

ST_9: stg_57 [1/1] 2.23ns
:28  store volatile i32 %acc_1_7, i32* %acc, align 4


 <State 10>: 4.67ns
ST_10: acc_load_8 [1/1] 0.00ns
:29  %acc_load_8 = load volatile i32* %acc, align 4

ST_10: acc_1_8 [1/1] 2.44ns
:30  %acc_1_8 = add nsw i32 %acc_load_8, 8

ST_10: stg_60 [1/1] 2.23ns
:31  store volatile i32 %acc_1_8, i32* %acc, align 4


 <State 11>: 4.67ns
ST_11: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

ST_11: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

ST_11: stg_63 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 10, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: acc_load_9 [1/1] 0.00ns
:32  %acc_load_9 = load volatile i32* %acc, align 4

ST_11: acc_1_9 [1/1] 2.44ns
:33  %acc_1_9 = add nsw i32 %acc_load_9, 9

ST_11: stg_66 [1/1] 2.23ns
:34  store volatile i32 %acc_1_9, i32* %acc, align 4

ST_11: empty [1/1] 0.00ns
:35  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_3)

ST_11: stg_68 [1/1] 0.00ns
:36  br label %1


 <State 12>: 0.00ns
ST_12: stg_69 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
