INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:37:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 buffer49/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer36/dataReg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.082ns (21.713%)  route 3.901ns (78.287%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=866, unset)          0.508     0.508    buffer49/clk
    SLICE_X1Y133         FDRE                                         r  buffer49/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer49/outs_reg[0]/Q
                         net (fo=5, routed)           0.395     1.119    cmpi1/buffer49_outs[0]
    SLICE_X0Y134         LUT2 (Prop_lut2_I0_O)        0.043     1.162 r  cmpi1/out0_valid_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.162    cmpi1/out0_valid_INST_0_i_8_n_0
    SLICE_X0Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.413 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=26, routed)          0.724     2.137    buffer73/fifo/result[0]
    SLICE_X8Y139         LUT3 (Prop_lut3_I0_O)        0.051     2.188 r  buffer73/fifo/transmitValue_i_2__47/O
                         net (fo=9, routed)           0.443     2.631    fork0/generateBlocks[5].regblock/fullReg_reg_0
    SLICE_X8Y138         LUT5 (Prop_lut5_I2_O)        0.132     2.763 f  fork0/generateBlocks[5].regblock/fullReg_i_3__4/O
                         net (fo=14, routed)          0.395     3.158    control_merge1/tehb/control/transmitValue_reg_12
    SLICE_X11Y133        LUT5 (Prop_lut5_I2_O)        0.127     3.285 r  control_merge1/tehb/control/Memory[0][0]_i_2__9/O
                         net (fo=9, routed)           0.362     3.647    buffer58/fifo/transmitValue_i_2__8_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I4_O)        0.043     3.690 f  buffer58/fifo/i___1_i_2/O
                         net (fo=3, routed)           0.363     4.053    buffer58/fifo/outputValid_reg
    SLICE_X10Y129        LUT5 (Prop_lut5_I4_O)        0.043     4.096 f  buffer58/fifo/i___1_i_1/O
                         net (fo=3, routed)           0.322     4.418    fork13/control/generateBlocks[2].regblock/addi0_result_ready
    SLICE_X11Y129        LUT4 (Prop_lut4_I1_O)        0.050     4.468 r  fork13/control/generateBlocks[2].regblock/fullReg_i_3/O
                         net (fo=7, routed)           0.264     4.732    fork13/control/generateBlocks[0].regblock/dataReg_reg[0]_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I3_O)        0.126     4.858 r  fork13/control/generateBlocks[0].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.633     5.491    buffer36/E[0]
    SLICE_X14Y144        FDRE                                         r  buffer36/dataReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=866, unset)          0.483     6.683    buffer36/clk
    SLICE_X14Y144        FDRE                                         r  buffer36/dataReg_reg[27]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X14Y144        FDRE (Setup_fdre_C_CE)      -0.169     6.478    buffer36/dataReg_reg[27]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  0.987    




