// Seed: 3891793232
module module_0 (
    output tri id_0,
    output wor id_1
);
  generate
    wire id_3;
    wire id_4;
  endgenerate
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output logic id_5,
    output tri0 id_6,
    input wor id_7,
    output tri id_8,
    input wire id_9,
    input tri0 id_10
);
  always_comb
    if (1'b0 == 1) $display;
    else id_5 <= 1;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.type_0 = 0;
  tri1 id_12, id_13, id_14;
  initial id_12 = 1'b0;
endmodule
