$date
	Thu Oct  6 09:17:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " s0 $end
$var reg 1 # s1 $end
$var reg 1 $ w0 $end
$var reg 1 % w1 $end
$var reg 1 & w2 $end
$var reg 1 ' w3 $end
$scope module cct $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$var wire 1 $ w0 $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 ( f1 $end
$var wire 1 ) f0 $end
$var wire 1 ! f $end
$scope module stage1 $end
$var wire 1 " s $end
$var wire 1 $ w0 $end
$var wire 1 % w1 $end
$var reg 1 ) f $end
$upscope $end
$scope module stage2 $end
$var wire 1 " s $end
$var wire 1 & w0 $end
$var wire 1 ' w1 $end
$var reg 1 ( f $end
$upscope $end
$scope module stage3 $end
$var wire 1 # s $end
$var wire 1 ) w0 $end
$var wire 1 ( w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
1"
0!
$end
#20
1(
1'
#40
0(
0'
1&
#60
1(
1'
#80
0(
0'
0&
1!
1)
1%
#100
1(
1'
#120
0(
0'
1&
#140
1(
1'
#160
0(
0'
0&
0!
0)
0%
1$
#180
1(
1'
#200
0(
0'
1&
#220
1(
1'
#240
0(
0'
0&
1!
1)
1%
#260
1(
1'
#280
0(
0'
1&
#300
1(
1'
#320
