[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26Q10 ]
[d frameptr 4065 ]
"149 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master.c
[e E12852 . `uc
I2C1_IDLE 0
I2C1_SEND_ADR_READ 1
I2C1_SEND_ADR_WRITE 2
I2C1_TX 3
I2C1_RX 4
I2C1_RCEN 5
I2C1_TX_EMPTY 6
I2C1_SEND_RESTART_READ 7
I2C1_SEND_RESTART_WRITE 8
I2C1_SEND_RESTART 9
I2C1_SEND_STOP 10
I2C1_RX_ACK 11
I2C1_RX_NACK_STOP 12
I2C1_RX_NACK_RESTART 13
I2C1_RESET 14
I2C1_ADDRESS_NACK 15
]
"168
[e E363 . `uc
I2C1_STOP 1
I2C1_RESTART_READ 2
I2C1_RESTART_WRITE 3
I2C1_CONTINUE 4
I2C1_RESET_LINK 5
]
[e E358 . `uc
I2C1_NOERR 0
I2C1_BUSY 1
I2C1_FAIL 2
]
"200
[e E12870 . `uc
I2C1_DATA_COMPLETE 0
I2C1_WRITE_COLLISION 1
I2C1_ADDR_NACK 2
I2C1_DATA_NACK 3
I2C1_TIMEOUT 4
I2C1_NULL 5
]
"67 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master_ex.c
[e E358 . `uc
I2C1_NOERR 0
I2C1_BUSY 1
I2C1_FAIL 2
]
"68
[e E363 . `uc
I2C1_STOP 1
I2C1_RESTART_READ 2
I2C1_RESTART_WRITE 3
I2C1_CONTINUE 4
I2C1_RESET_LINK 5
]
"4 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v3.00\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"104 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\main.c
[v _main main `(v  1 e 1 0 ]
"66 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/eusart1.c
[v _EUSART1_Initialize EUSART1_Initialize `(v  1 e 1 0 ]
"144
[v _EUSART1_DefaultFramingErrorHandler EUSART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"146
[v _EUSART1_DefaultOverrunErrorHandler EUSART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"154
[v _EUSART1_DefaultErrorHandler EUSART1_DefaultErrorHandler `(v  1 e 1 0 ]
"157
[v _EUSART1_SetFramingErrorHandler EUSART1_SetFramingErrorHandler `(v  1 e 1 0 ]
"161
[v _EUSART1_SetOverrunErrorHandler EUSART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
"165
[v _EUSART1_SetErrorHandler EUSART1_SetErrorHandler `(v  1 e 1 0 ]
"185 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master.c
[v _I2C1_Open I2C1_Open `(E358  1 e 1 0 ]
"218
[v _I2C1_Close I2C1_Close `(E358  1 e 1 0 ]
"233
[v _I2C1_MasterOperation I2C1_MasterOperation `(E358  1 e 1 0 ]
"255
[v _I2C1_MasterRead I2C1_MasterRead `(E358  1 e 1 0 ]
"260
[v _I2C1_MasterWrite I2C1_MasterWrite `(E358  1 e 1 0 ]
"272
[v _I2C1_SetBuffer I2C1_SetBuffer `(v  1 e 1 0 ]
"282
[v _I2C1_SetDataCompleteCallback I2C1_SetDataCompleteCallback `(v  1 e 1 0 ]
"292
[v _I2C1_SetAddressNackCallback I2C1_SetAddressNackCallback `(v  1 e 1 0 ]
"307
[v _I2C1_SetCallback I2C1_SetCallback `(v  1 s 1 I2C1_SetCallback ]
"321
[v _I2C1_Poller I2C1_Poller `(v  1 s 1 I2C1_Poller ]
"330
[v _I2C1_MasterFsm I2C1_MasterFsm `T(v  1 s 1 I2C1_MasterFsm ]
"342
[v _I2C1_DO_IDLE I2C1_DO_IDLE `(E12852  1 s 1 I2C1_DO_IDLE ]
"349
[v _I2C1_DO_SEND_ADR_READ I2C1_DO_SEND_ADR_READ `(E12852  1 s 1 I2C1_DO_SEND_ADR_READ ]
"356
[v _I2C1_DO_SEND_ADR_WRITE I2C1_DO_SEND_ADR_WRITE `(E12852  1 s 1 I2C1_DO_SEND_ADR_WRITE ]
"363
[v _I2C1_DO_TX I2C1_DO_TX `(E12852  1 s 1 I2C1_DO_TX ]
"387
[v _I2C1_DO_RX I2C1_DO_RX `(E12852  1 s 1 I2C1_DO_RX ]
"411
[v _I2C1_DO_RCEN I2C1_DO_RCEN `(E12852  1 s 1 I2C1_DO_RCEN ]
"418
[v _I2C1_DO_TX_EMPTY I2C1_DO_TX_EMPTY `(E12852  1 s 1 I2C1_DO_TX_EMPTY ]
"459
[v _I2C1_DO_SEND_RESTART_READ I2C1_DO_SEND_RESTART_READ `(E12852  1 s 1 I2C1_DO_SEND_RESTART_READ ]
"465
[v _I2C1_DO_SEND_RESTART_WRITE I2C1_DO_SEND_RESTART_WRITE `(E12852  1 s 1 I2C1_DO_SEND_RESTART_WRITE ]
"472
[v _I2C1_DO_SEND_RESTART I2C1_DO_SEND_RESTART `(E12852  1 s 1 I2C1_DO_SEND_RESTART ]
"478
[v _I2C1_DO_SEND_STOP I2C1_DO_SEND_STOP `(E12852  1 s 1 I2C1_DO_SEND_STOP ]
"484
[v _I2C1_DO_RX_ACK I2C1_DO_RX_ACK `(E12852  1 s 1 I2C1_DO_RX_ACK ]
"491
[v _I2C1_DO_RX_NACK_STOP I2C1_DO_RX_NACK_STOP `(E12852  1 s 1 I2C1_DO_RX_NACK_STOP ]
"497
[v _I2C1_DO_RX_NACK_RESTART I2C1_DO_RX_NACK_RESTART `(E12852  1 s 1 I2C1_DO_RX_NACK_RESTART ]
"503
[v _I2C1_DO_RESET I2C1_DO_RESET `(E12852  1 s 1 I2C1_DO_RESET ]
"509
[v _I2C1_DO_ADDRESS_NACK I2C1_DO_ADDRESS_NACK `(E12852  1 s 1 I2C1_DO_ADDRESS_NACK ]
"529
[v _I2C1_CallbackReturnStop I2C1_CallbackReturnStop `(E363  1 e 1 0 ]
"534
[v _I2C1_CallbackReturnReset I2C1_CallbackReturnReset `(E363  1 e 1 0 ]
"552
[v _I2C1_MasterOpen I2C1_MasterOpen `T(a  1 s 1 I2C1_MasterOpen ]
"566
[v _I2C1_MasterClose I2C1_MasterClose `T(v  1 s 1 I2C1_MasterClose ]
"572
[v _I2C1_MasterGetRxData I2C1_MasterGetRxData `T(uc  1 s 1 I2C1_MasterGetRxData ]
"577
[v _I2C1_MasterSendTxData I2C1_MasterSendTxData `T(v  1 s 1 I2C1_MasterSendTxData ]
"582
[v _I2C1_MasterEnableRestart I2C1_MasterEnableRestart `T(v  1 s 1 I2C1_MasterEnableRestart ]
"587
[v _I2C1_MasterDisableRestart I2C1_MasterDisableRestart `T(v  1 s 1 I2C1_MasterDisableRestart ]
"592
[v _I2C1_MasterStartRx I2C1_MasterStartRx `T(v  1 s 1 I2C1_MasterStartRx ]
"597
[v _I2C1_MasterStart I2C1_MasterStart `T(v  1 s 1 I2C1_MasterStart ]
"602
[v _I2C1_MasterStop I2C1_MasterStop `T(v  1 s 1 I2C1_MasterStop ]
"607
[v _I2C1_MasterIsNack I2C1_MasterIsNack `T(a  1 s 1 I2C1_MasterIsNack ]
"612
[v _I2C1_MasterSendAck I2C1_MasterSendAck `T(v  1 s 1 I2C1_MasterSendAck ]
"618
[v _I2C1_MasterSendNack I2C1_MasterSendNack `T(v  1 s 1 I2C1_MasterSendNack ]
"624
[v _I2C1_MasterClearBusCollision I2C1_MasterClearBusCollision `T(v  1 s 1 I2C1_MasterClearBusCollision ]
"634
[v _I2C1_MasterEnableIrq I2C1_MasterEnableIrq `T(v  1 s 1 I2C1_MasterEnableIrq ]
"644
[v _I2C1_MasterDisableIrq I2C1_MasterDisableIrq `T(v  1 s 1 I2C1_MasterDisableIrq ]
"649
[v _I2C1_MasterClearIrq I2C1_MasterClearIrq `T(v  1 s 1 I2C1_MasterClearIrq ]
"654
[v _I2C1_MasterSetIrq I2C1_MasterSetIrq `T(v  1 s 1 I2C1_MasterSetIrq ]
"659
[v _I2C1_MasterWaitForEvent I2C1_MasterWaitForEvent `T(v  1 s 1 I2C1_MasterWaitForEvent ]
"63 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master_ex.c
[v _I2C1_Read1ByteRegister I2C1_Read1ByteRegister `(uc  1 e 1 0 ]
"91
[v _I2C1_Write1ByteRegister I2C1_Write1ByteRegister `(v  1 e 1 0 ]
"142
[v _rd1RegCompleteHandler rd1RegCompleteHandler `(E363  1 s 1 rd1RegCompleteHandler ]
"149
[v _rd2RegCompleteHandler rd2RegCompleteHandler `(E363  1 s 1 rd2RegCompleteHandler ]
"156
[v _wr1RegCompleteHandler wr1RegCompleteHandler `(E363  1 s 1 wr1RegCompleteHandler ]
"163
[v _wr2RegCompleteHandler wr2RegCompleteHandler `(E363  1 s 1 wr2RegCompleteHandler ]
"170
[v _rdBlkRegCompleteHandler rdBlkRegCompleteHandler `(E363  1 s 1 rdBlkRegCompleteHandler ]
"50 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"60
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"74
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"55 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"13660 C:/Program Files/Microchip/MPLABX/v6.20/packs/Microchip/PIC18F-Q_DFP/1.24.430/xc8\pic\include\proc/pic18f26q10.h
[v _RX1PPS RX1PPS `VEuc  1 e 1 @3760 ]
"14173
[v _SSPCLKPPS SSPCLKPPS `VEuc  1 e 1 @3762 ]
"14383
[v _SSPDATPPS SSPDATPPS `VEuc  1 e 1 @3763 ]
[s S924 . 1 `uc 1 SSPIE 1 0 :1:0 
`uc 1 BCLIE 1 0 :1:1 
`uc 1 SSP2IE 1 0 :1:2 
`uc 1 BCL2IE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 TX2IE 1 0 :1:6 
`uc 1 RC2IE 1 0 :1:7 
]
"15362
[s S933 . 1 `uc 1 SSP1IE 1 0 :1:0 
`uc 1 BCL1IE 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
]
[u S939 . 1 `S924 1 . 1 0 `S933 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES939  1 e 1 @3776 ]
[s S131 . 1 `uc 1 SSPIF 1 0 :1:0 
`uc 1 BCLIF 1 0 :1:1 
`uc 1 SSP2IF 1 0 :1:2 
`uc 1 BCL2IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 TX2IF 1 0 :1:6 
`uc 1 RC2IF 1 0 :1:7 
]
"15779
[s S140 . 1 `uc 1 SSP1IF 1 0 :1:0 
`uc 1 BCL1IF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
]
[u S146 . 1 `S131 1 . 1 0 `S140 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES146  1 e 1 @3784 ]
"16627
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @3795 ]
"16767
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @3797 ]
"16919
[v _OSCEN OSCEN `VEuc  1 e 1 @3799 ]
"16970
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @3800 ]
"17028
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @3801 ]
"17199
[v _PMD0 PMD0 `VEuc  1 e 1 @3804 ]
"17276
[v _PMD1 PMD1 `VEuc  1 e 1 @3805 ]
"17340
[v _PMD2 PMD2 `VEuc  1 e 1 @3806 ]
"17385
[v _PMD3 PMD3 `VEuc  1 e 1 @3807 ]
"17447
[v _PMD4 PMD4 `VEuc  1 e 1 @3808 ]
"17500
[v _PMD5 PMD5 `VEuc  1 e 1 @3809 ]
"18381
[v _RC3PPS RC3PPS `VEuc  1 e 1 @3829 ]
"18425
[v _RC4PPS RC4PPS `VEuc  1 e 1 @3830 ]
"18513
[v _RC6PPS RC6PPS `VEuc  1 e 1 @3832 ]
"18787
[v _INLVLA INLVLA `VEuc  1 e 1 @3848 ]
"18849
[v _SLRCONA SLRCONA `VEuc  1 e 1 @3849 ]
"18911
[v _ODCONA ODCONA `VEuc  1 e 1 @3850 ]
"18973
[v _WPUA WPUA `VEuc  1 e 1 @3851 ]
"19035
[v _ANSELA ANSELA `VEuc  1 e 1 @3852 ]
"19283
[v _INLVLB INLVLB `VEuc  1 e 1 @3856 ]
"19345
[v _SLRCONB SLRCONB `VEuc  1 e 1 @3857 ]
"19407
[v _ODCONB ODCONB `VEuc  1 e 1 @3858 ]
"19469
[v _WPUB WPUB `VEuc  1 e 1 @3859 ]
"19531
[v _ANSELB ANSELB `VEuc  1 e 1 @3860 ]
"19779
[v _INLVLC INLVLC `VEuc  1 e 1 @3864 ]
"19841
[v _SLRCONC SLRCONC `VEuc  1 e 1 @3865 ]
"19903
[v _ODCONC ODCONC `VEuc  1 e 1 @3866 ]
"19965
[v _WPUC WPUC `VEuc  1 e 1 @3867 ]
"20027
[v _ANSELC ANSELC `VEuc  1 e 1 @3868 ]
"20152
[v _INLVLE INLVLE `VEuc  1 e 1 @3877 ]
"20173
[v _WPUE WPUE `VEuc  1 e 1 @3880 ]
"26566
[v _LATA LATA `VEuc  1 e 1 @3970 ]
[s S1255 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"26583
[u S1264 . 1 `S1255 1 . 1 0 ]
[v _LATAbits LATAbits `VES1264  1 e 1 @3970 ]
"26628
[v _LATB LATB `VEuc  1 e 1 @3971 ]
[s S1276 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"26645
[u S1285 . 1 `S1276 1 . 1 0 ]
[v _LATBbits LATBbits `VES1285  1 e 1 @3971 ]
"26690
[v _LATC LATC `VEuc  1 e 1 @3972 ]
"26752
[v _TRISA TRISA `VEuc  1 e 1 @3975 ]
"26874
[v _TRISB TRISB `VEuc  1 e 1 @3976 ]
"26996
[v _TRISC TRISC `VEuc  1 e 1 @3977 ]
"27325
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @3985 ]
"27345
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @3986 ]
"27535
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @3988 ]
[s S663 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"27684
[s S666 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S669 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S678 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S683 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S688 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S691 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S694 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S699 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S704 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S710 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R 1 0 :1:2 
`uc 1 START 1 0 :1:3 
`uc 1 STOP 1 0 :1:4 
`uc 1 D 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S719 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
`uc 1 START1 1 0 :1:3 
`uc 1 STOP1 1 0 :1:4 
`uc 1 DA 1 0 :1:5 
]
[s S725 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP2 1 0 :1:4 
`uc 1 DA1 1 0 :1:5 
]
[s S731 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 S2 1 0 :1:3 
`uc 1 P2 1 0 :1:4 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S737 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A1 1 0 :1:5 
]
[s S742 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A1 1 0 :1:5 
]
[s S745 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_nA1 1 0 :1:5 
]
[s S750 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W1 1 0 :1:2 
]
[s S753 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S758 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W2 1 0 :1:2 
]
[s S761 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A2 1 0 :1:5 
]
[s S764 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA2 1 0 :1:5 
]
[s S769 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE1 1 0 :1:2 
]
[s S772 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS1 1 0 :1:5 
]
[s S775 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[u S780 . 1 `S663 1 . 1 0 `S666 1 . 1 0 `S669 1 . 1 0 `S678 1 . 1 0 `S683 1 . 1 0 `S688 1 . 1 0 `S691 1 . 1 0 `S694 1 . 1 0 `S699 1 . 1 0 `S704 1 . 1 0 `S710 1 . 1 0 `S719 1 . 1 0 `S725 1 . 1 0 `S731 1 . 1 0 `S737 1 . 1 0 `S742 1 . 1 0 `S745 1 . 1 0 `S750 1 . 1 0 `S753 1 . 1 0 `S758 1 . 1 0 `S761 1 . 1 0 `S764 1 . 1 0 `S769 1 . 1 0 `S772 1 . 1 0 `S775 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES780  1 e 1 @3988 ]
"27989
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @3989 ]
[s S383 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"28019
[s S389 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S394 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S403 . 1 `S383 1 . 1 0 `S389 1 . 1 0 `S394 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES403  1 e 1 @3989 ]
"28109
[v _SSP1CON2 SSP1CON2 `VEuc  1 e 1 @3990 ]
[s S567 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"28156
[s S576 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK 1 0 :5:1 
]
[s S579 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S586 . 1 `uc 1 SEN1 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
`uc 1 ADMSK21 1 0 :1:2 
`uc 1 ADMSK31 1 0 :1:3 
`uc 1 ACKEN1 1 0 :1:4 
`uc 1 ACKDT1 1 0 :1:5 
`uc 1 ACKSTAT1 1 0 :1:6 
`uc 1 GCEN1 1 0 :1:7 
]
[s S595 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
`uc 1 PEN1 1 0 :1:2 
`uc 1 RCEN1 1 0 :1:3 
`uc 1 ADMSK41 1 0 :1:4 
`uc 1 ADMSK51 1 0 :1:5 
]
[u S602 . 1 `S567 1 . 1 0 `S576 1 . 1 0 `S579 1 . 1 0 `S586 1 . 1 0 `S595 1 . 1 0 ]
[v _SSP1CON2bits SSP1CON2bits `VES602  1 e 1 @3990 ]
"28358
[v _RC1REG RC1REG `VEuc  1 e 1 @3992 ]
"28412
[v _TX1REG TX1REG `VEuc  1 e 1 @3993 ]
"28478
[v _SP1BRGL SP1BRGL `VEuc  1 e 1 @3994 ]
"28532
[v _SP1BRGH SP1BRGH `VEuc  1 e 1 @3995 ]
"28586
[v _RC1STA RC1STA `VEuc  1 e 1 @3996 ]
[s S186 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"28612
[u S195 . 1 `S186 1 . 1 0 ]
[v _RC1STAbits RC1STAbits `VES195  1 e 1 @3996 ]
"28766
[v _TX1STA TX1STA `VEuc  1 e 1 @3997 ]
[s S165 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"28792
[u S174 . 1 `S165 1 . 1 0 ]
[v _TX1STAbits TX1STAbits `VES174  1 e 1 @3997 ]
"28946
[v _BAUD1CON BAUD1CON `VEuc  1 e 1 @3998 ]
"88 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\main.c
[v _RX_I2C_Ready RX_I2C_Ready `uc  1 e 1 0 ]
"89
[v _RX_I2C_P1 RX_I2C_P1 `uc  1 e 1 0 ]
"90
[v _RX_I2C_P2 RX_I2C_P2 `uc  1 e 1 0 ]
"93
[v _RX_I2C_M1 RX_I2C_M1 `uc  1 e 1 0 ]
"94
[v _RX_I2C_M2 RX_I2C_M2 `uc  1 e 1 0 ]
"95
[v _RX_I2C_L1 RX_I2C_L1 `uc  1 e 1 0 ]
"96
[v _RX_I2C_L2 RX_I2C_L2 `uc  1 e 1 0 ]
"98
[v _Presence Presence `us  1 e 2 0 ]
"99
[v _Motion Motion `us  1 e 2 0 ]
[s S85 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"52 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/eusart1.c
[u S90 . 1 `S85 1 . 1 0 `uc 1 status 1 0 ]
[v _eusart1RxLastError eusart1RxLastError `VES90  1 e 1 0 ]
"58
[v _EUSART1_FramingErrorHandler EUSART1_FramingErrorHandler `*.37(v  1 e 2 0 ]
"59
[v _EUSART1_OverrunErrorHandler EUSART1_OverrunErrorHandler `*.37(v  1 e 2 0 ]
"60
[v _EUSART1_ErrorHandler EUSART1_ErrorHandler `*.37(v  1 e 2 0 ]
"149 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master.c
[v _i2c1_fsmStateTable i2c1_fsmStateTable `C[16]*.37(E12852  1 e 32 0 ]
[s S357 . 29 `[6]*.37(E363 1 callbackTable 12 0 `[6]*.30v 1 callbackPayload 6 12 `us 1 time_out 2 18 `us 1 time_out_value 2 20 `uc 1 address 1 22 `*.30uc 1 data_ptr 1 23 `ui 1 data_length 2 24 `E12852 1 state 1 26 `E358 1 error 1 27 `uc 1 addressNackCheck 1 28 :1:0 
`uc 1 busy 1 28 :1:1 
`uc 1 inUse 1 28 :1:2 
`uc 1 bufferFree 1 28 :1:3 
]
"168
[v _I2C1_Status I2C1_Status `S357  1 e 29 0 ]
"104 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\main.c
[v _main main `(v  1 e 1 0 ]
{
"205
} 0
"50 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"58
} 0
"74
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"88
} 0
"55 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"121
} 0
"60 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"72
} 0
"66 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/eusart1.c
[v _EUSART1_Initialize EUSART1_Initialize `(v  1 e 1 0 ]
{
"92
} 0
"161
[v _EUSART1_SetOverrunErrorHandler EUSART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v EUSART1_SetOverrunErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 0 ]
"163
} 0
"157
[v _EUSART1_SetFramingErrorHandler EUSART1_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v EUSART1_SetFramingErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 0 ]
"159
} 0
"165
[v _EUSART1_SetErrorHandler EUSART1_SetErrorHandler `(v  1 e 1 0 ]
{
[v EUSART1_SetErrorHandler@interruptHandler interruptHandler `*.37(v  1 p 2 0 ]
"167
} 0
"91 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master_ex.c
[v _I2C1_Write1ByteRegister I2C1_Write1ByteRegister `(v  1 e 1 0 ]
{
[v I2C1_Write1ByteRegister@address address `uc  1 p 1 wreg ]
[v I2C1_Write1ByteRegister@address address `uc  1 p 1 wreg ]
[v I2C1_Write1ByteRegister@reg reg `uc  1 p 1 8 ]
[v I2C1_Write1ByteRegister@data data `uc  1 p 1 9 ]
[v I2C1_Write1ByteRegister@address address `uc  1 p 1 10 ]
"99
} 0
"63
[v _I2C1_Read1ByteRegister I2C1_Read1ByteRegister `(uc  1 e 1 0 ]
{
[v I2C1_Read1ByteRegister@address address `uc  1 p 1 wreg ]
"65
[v I2C1_Read1ByteRegister@returnValue returnValue `uc  1 a 1 10 ]
"63
[v I2C1_Read1ByteRegister@address address `uc  1 p 1 wreg ]
[v I2C1_Read1ByteRegister@reg reg `uc  1 p 1 8 ]
"65
[v I2C1_Read1ByteRegister@address address `uc  1 p 1 9 ]
"75
} 0
"292 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master.c
[v _I2C1_SetAddressNackCallback I2C1_SetAddressNackCallback `(v  1 e 1 0 ]
{
[v I2C1_SetAddressNackCallback@cb cb `*.37(E363  1 p 2 4 ]
[v I2C1_SetAddressNackCallback@ptr ptr `*.39v  1 p 2 6 ]
"295
} 0
"185
[v _I2C1_Open I2C1_Open `(E358  1 e 1 0 ]
{
[v I2C1_Open@address address `uc  1 p 1 wreg ]
"187
[v I2C1_Open@returnValue returnValue `E358  1 a 1 1 ]
"185
[v I2C1_Open@address address `uc  1 p 1 wreg ]
"187
[v I2C1_Open@address address `uc  1 p 1 0 ]
"216
} 0
"552
[v _I2C1_MasterOpen I2C1_MasterOpen `T(a  1 s 1 I2C1_MasterOpen ]
{
"564
} 0
"260
[v _I2C1_MasterWrite I2C1_MasterWrite `(E358  1 e 1 0 ]
{
"263
} 0
"233
[v _I2C1_MasterOperation I2C1_MasterOperation `(E358  1 e 1 0 ]
{
[v I2C1_MasterOperation@read read `a  1 p 1 wreg ]
"235
[v I2C1_MasterOperation@returnValue returnValue `E358  1 a 1 7 ]
"233
[v I2C1_MasterOperation@read read `a  1 p 1 wreg ]
"235
[v I2C1_MasterOperation@read read `a  1 p 1 6 ]
"253
} 0
"321
[v _I2C1_Poller I2C1_Poller `(v  1 s 1 I2C1_Poller ]
{
"328
} 0
"659
[v _I2C1_MasterWaitForEvent I2C1_MasterWaitForEvent `T(v  1 s 1 I2C1_MasterWaitForEvent ]
{
"668
} 0
"330
[v _I2C1_MasterFsm I2C1_MasterFsm `T(v  1 s 1 I2C1_MasterFsm ]
{
"339
} 0
"509
[v _I2C1_DO_ADDRESS_NACK I2C1_DO_ADDRESS_NACK `(E12852  1 s 1 I2C1_DO_ADDRESS_NACK ]
{
"521
} 0
"503
[v _I2C1_DO_RESET I2C1_DO_RESET `(E12852  1 s 1 I2C1_DO_RESET ]
{
"508
} 0
"497
[v _I2C1_DO_RX_NACK_RESTART I2C1_DO_RX_NACK_RESTART `(E12852  1 s 1 I2C1_DO_RX_NACK_RESTART ]
{
"501
} 0
"491
[v _I2C1_DO_RX_NACK_STOP I2C1_DO_RX_NACK_STOP `(E12852  1 s 1 I2C1_DO_RX_NACK_STOP ]
{
"495
} 0
"484
[v _I2C1_DO_RX_ACK I2C1_DO_RX_ACK `(E12852  1 s 1 I2C1_DO_RX_ACK ]
{
"488
} 0
"478
[v _I2C1_DO_SEND_STOP I2C1_DO_SEND_STOP `(E12852  1 s 1 I2C1_DO_SEND_STOP ]
{
"482
} 0
"472
[v _I2C1_DO_SEND_RESTART I2C1_DO_SEND_RESTART `(E12852  1 s 1 I2C1_DO_SEND_RESTART ]
{
"476
} 0
"465
[v _I2C1_DO_SEND_RESTART_WRITE I2C1_DO_SEND_RESTART_WRITE `(E12852  1 s 1 I2C1_DO_SEND_RESTART_WRITE ]
{
"469
} 0
"459
[v _I2C1_DO_SEND_RESTART_READ I2C1_DO_SEND_RESTART_READ `(E12852  1 s 1 I2C1_DO_SEND_RESTART_READ ]
{
"463
} 0
"411
[v _I2C1_DO_RCEN I2C1_DO_RCEN `(E12852  1 s 1 I2C1_DO_RCEN ]
{
"416
} 0
"387
[v _I2C1_DO_RX I2C1_DO_RX `(E12852  1 s 1 I2C1_DO_RX ]
{
"409
} 0
"363
[v _I2C1_DO_TX I2C1_DO_TX `(E12852  1 s 1 I2C1_DO_TX ]
{
"385
} 0
"356
[v _I2C1_DO_SEND_ADR_WRITE I2C1_DO_SEND_ADR_WRITE `(E12852  1 s 1 I2C1_DO_SEND_ADR_WRITE ]
{
"361
} 0
"349
[v _I2C1_DO_SEND_ADR_READ I2C1_DO_SEND_ADR_READ `(E12852  1 s 1 I2C1_DO_SEND_ADR_READ ]
{
"354
} 0
"342
[v _I2C1_DO_IDLE I2C1_DO_IDLE `(E12852  1 s 1 I2C1_DO_IDLE ]
{
"347
} 0
"418
[v _I2C1_DO_TX_EMPTY I2C1_DO_TX_EMPTY `(E12852  1 s 1 I2C1_DO_TX_EMPTY ]
{
"433
} 0
"654
[v _I2C1_MasterSetIrq I2C1_MasterSetIrq `T(v  1 s 1 I2C1_MasterSetIrq ]
{
"657
} 0
"607
[v _I2C1_MasterIsNack I2C1_MasterIsNack `T(a  1 s 1 I2C1_MasterIsNack ]
{
"610
} 0
"577
[v _I2C1_MasterSendTxData I2C1_MasterSendTxData `T(v  1 s 1 I2C1_MasterSendTxData ]
{
[v I2C1_MasterSendTxData@data data `uc  1 p 1 wreg ]
[v I2C1_MasterSendTxData@data data `uc  1 p 1 wreg ]
"579
[v I2C1_MasterSendTxData@data data `uc  1 p 1 0 ]
"580
} 0
"612
[v _I2C1_MasterSendAck I2C1_MasterSendAck `T(v  1 s 1 I2C1_MasterSendAck ]
{
"616
} 0
"572
[v _I2C1_MasterGetRxData I2C1_MasterGetRxData `T(uc  1 s 1 I2C1_MasterGetRxData ]
{
"575
} 0
"618
[v _I2C1_MasterSendNack I2C1_MasterSendNack `T(v  1 s 1 I2C1_MasterSendNack ]
{
"622
} 0
"592
[v _I2C1_MasterStartRx I2C1_MasterStartRx `T(v  1 s 1 I2C1_MasterStartRx ]
{
"595
} 0
"170 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master_ex.c
[v _rdBlkRegCompleteHandler rdBlkRegCompleteHandler `(E363  1 s 1 rdBlkRegCompleteHandler ]
{
[v rdBlkRegCompleteHandler@ptr ptr `*.30v  1 p 1 7 ]
"175
} 0
"156
[v _wr1RegCompleteHandler wr1RegCompleteHandler `(E363  1 s 1 wr1RegCompleteHandler ]
{
[v wr1RegCompleteHandler@ptr ptr `*.30v  1 p 1 7 ]
"161
} 0
"149
[v _rd2RegCompleteHandler rd2RegCompleteHandler `(E363  1 s 1 rd2RegCompleteHandler ]
{
[v rd2RegCompleteHandler@ptr ptr `*.30v  1 p 1 7 ]
"154
} 0
"142
[v _rd1RegCompleteHandler rd1RegCompleteHandler `(E363  1 s 1 rd1RegCompleteHandler ]
{
[v rd1RegCompleteHandler@ptr ptr `*.30v  1 p 1 7 ]
"147
} 0
"534 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master.c
[v _I2C1_CallbackReturnReset I2C1_CallbackReturnReset `(E363  1 e 1 0 ]
{
"537
} 0
"529
[v _I2C1_CallbackReturnStop I2C1_CallbackReturnStop `(E363  1 e 1 0 ]
{
"532
} 0
"163 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master_ex.c
[v _wr2RegCompleteHandler wr2RegCompleteHandler `(E363  1 s 1 wr2RegCompleteHandler ]
{
[v wr2RegCompleteHandler@ptr ptr `*.30v  1 p 1 7 ]
"168
} 0
"282 C:\Users\dnbud\OneDrive\Desktop\PIC code\rack protector\dani2c4_new_board\mcc_generated_files/i2c1_master.c
[v _I2C1_SetDataCompleteCallback I2C1_SetDataCompleteCallback `(v  1 e 1 0 ]
{
[v I2C1_SetDataCompleteCallback@cb cb `*.37(E363  1 p 2 4 ]
[v I2C1_SetDataCompleteCallback@ptr ptr `*.30v  1 p 1 6 ]
"285
} 0
"307
[v _I2C1_SetCallback I2C1_SetCallback `(v  1 s 1 I2C1_SetCallback ]
{
[v I2C1_SetCallback@idx idx `E12870  1 p 1 wreg ]
[v I2C1_SetCallback@idx idx `E12870  1 p 1 wreg ]
[v I2C1_SetCallback@cb cb `*.37(E363  1 p 2 0 ]
[v I2C1_SetCallback@ptr ptr `*.30v  1 p 1 2 ]
"309
[v I2C1_SetCallback@idx idx `E12870  1 p 1 3 ]
"319
} 0
"272
[v _I2C1_SetBuffer I2C1_SetBuffer `(v  1 e 1 0 ]
{
[v I2C1_SetBuffer@buffer buffer `*.30v  1 p 1 0 ]
[v I2C1_SetBuffer@bufferSize bufferSize `ui  1 p 2 1 ]
"280
} 0
"602
[v _I2C1_MasterStop I2C1_MasterStop `T(v  1 s 1 I2C1_MasterStop ]
{
"605
} 0
"582
[v _I2C1_MasterEnableRestart I2C1_MasterEnableRestart `T(v  1 s 1 I2C1_MasterEnableRestart ]
{
"585
} 0
"597
[v _I2C1_MasterStart I2C1_MasterStart `T(v  1 s 1 I2C1_MasterStart ]
{
"600
} 0
"218
[v _I2C1_Close I2C1_Close `(E358  1 e 1 0 ]
{
"220
[v I2C1_Close@returnValue returnValue `E358  1 a 1 0 ]
"231
} 0
"644
[v _I2C1_MasterDisableIrq I2C1_MasterDisableIrq `T(v  1 s 1 I2C1_MasterDisableIrq ]
{
"647
} 0
"566
[v _I2C1_MasterClose I2C1_MasterClose `T(v  1 s 1 I2C1_MasterClose ]
{
"570
} 0
"649
[v _I2C1_MasterClearIrq I2C1_MasterClearIrq `T(v  1 s 1 I2C1_MasterClearIrq ]
{
"652
} 0
