

================================================================
== Vivado HLS Report for 'hls_macc'
================================================================
* Date:           Tue Jan 12 20:55:17 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        no_branch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%G2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G2) nounwind" [no_branch.c:4]   --->   Operation 8 'read' 'G2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%G1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G1) nounwind" [no_branch.c:4]   --->   Operation 9 'read' 'G1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i4) nounwind" [no_branch.c:4]   --->   Operation 10 'read' 'i4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i3) nounwind" [no_branch.c:4]   --->   Operation 11 'read' 'i3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (8.51ns)   --->   "%op5 = mul nsw i32 %G1_read, %i3_read" [no_branch.c:15]   --->   Operation 12 'mul' 'op5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (8.51ns)   --->   "%op6 = mul nsw i32 %G2_read, %i4_read" [no_branch.c:16]   --->   Operation 13 'mul' 'op6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (8.51ns)   --->   "%op7 = mul nsw i32 %G1_read, %i4_read" [no_branch.c:17]   --->   Operation 14 'mul' 'op7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (8.51ns)   --->   "%op8 = mul nsw i32 %G2_read, %i3_read" [no_branch.c:18]   --->   Operation 15 'mul' 'op8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i6) nounwind" [no_branch.c:4]   --->   Operation 16 'read' 'i6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i5) nounwind" [no_branch.c:4]   --->   Operation 17 'read' 'i5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %op6, %i5_read" [no_branch.c:25]   --->   Operation 18 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op13 = add i32 %add_ln25, %op5" [no_branch.c:25]   --->   Operation 19 'add' 'op13' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i32 %op8, %i6_read" [no_branch.c:27]   --->   Operation 20 'add' 'add_ln27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op14 = add i32 %add_ln27, %op7" [no_branch.c:27]   --->   Operation 21 'add' 'op14' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 22 [1/1] (8.51ns)   --->   "%op17 = mul nsw i32 %op13, %G1_read" [no_branch.c:31]   --->   Operation 22 'mul' 'op17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (8.51ns)   --->   "%op18 = mul nsw i32 %op14, %G2_read" [no_branch.c:32]   --->   Operation 23 'mul' 'op18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (8.51ns)   --->   "%mul_ln33 = mul i32 %op14, %G1_read" [no_branch.c:33]   --->   Operation 24 'mul' 'mul_ln33' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (8.51ns)   --->   "%mul_ln33_1 = mul i32 %op13, %G2_read" [no_branch.c:33]   --->   Operation 25 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 26 [1/1] (8.51ns)   --->   "%op19 = mul i32 %mul_ln33_1, %mul_ln33" [no_branch.c:33]   --->   Operation 26 'mul' 'op19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (2.55ns)   --->   "%op20 = add nsw i32 %op17, %op18" [no_branch.c:34]   --->   Operation 27 'add' 'op20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%GG2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %GG2) nounwind" [no_branch.c:4]   --->   Operation 28 'read' 'GG2_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%GG1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %GG1) nounwind" [no_branch.c:4]   --->   Operation 29 'read' 'GG1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%i2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i2) nounwind" [no_branch.c:4]   --->   Operation 30 'read' 'i2_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%i1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i1) nounwind" [no_branch.c:4]   --->   Operation 31 'read' 'i1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (8.51ns)   --->   "%op1 = mul nsw i32 %GG1_read, %i1_read" [no_branch.c:11]   --->   Operation 32 'mul' 'op1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (8.51ns)   --->   "%op2 = mul nsw i32 %GG2_read, %i2_read" [no_branch.c:12]   --->   Operation 33 'mul' 'op2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (8.51ns)   --->   "%op21 = mul nsw i32 %op20, %G1_read" [no_branch.c:35]   --->   Operation 34 'mul' 'op21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (8.51ns)   --->   "%op22 = mul nsw i32 %op19, %G2_read" [no_branch.c:36]   --->   Operation 35 'mul' 'op22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (2.55ns)   --->   "%tmp = add i32 %op20, %i1_read" [no_branch.c:34]   --->   Operation 36 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %op19, %i2_read" [no_branch.c:33]   --->   Operation 37 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41 = add i32 %op1, %op22" [no_branch.c:41]   --->   Operation 38 'add' 'add_ln41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln41_1 = add i32 %op2, %op21" [no_branch.c:41]   --->   Operation 39 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op27 = add i32 %add_ln41_1, %add_ln41" [no_branch.c:41]   --->   Operation 40 'add' 'op27' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 41 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %G2_read" [no_branch.c:34]   --->   Operation 41 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp2, %G1_read" [no_branch.c:33]   --->   Operation 42 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i1) nounwind, !map !7"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i2) nounwind, !map !13"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i3) nounwind, !map !17"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i4) nounwind, !map !21"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i5) nounwind, !map !25"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i6) nounwind, !map !29"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o1) nounwind, !map !33"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o2) nounwind, !map !39"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o3) nounwind, !map !43"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o4) nounwind, !map !47"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G1) nounwind, !map !51"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G2) nounwind, !map !55"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G3) nounwind, !map !59"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G4) nounwind, !map !63"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG1) nounwind, !map !67"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG2) nounwind, !map !71"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ap_return1) nounwind, !map !75"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_macc_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o1, i32 %op13) nounwind" [no_branch.c:26]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o2, i32 %op14) nounwind" [no_branch.c:28]   --->   Operation 62 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o3, i32 %op27) nounwind" [no_branch.c:42]   --->   Operation 63 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.55ns)   --->   "%op28 = add i32 %tmp3, %tmp1" [no_branch.c:43]   --->   Operation 64 'add' 'op28' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o4, i32 %op28) nounwind" [no_branch.c:44]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i32 %op13, %op28" [no_branch.c:46]   --->   Operation 66 'add' 'add_ln46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i32 %op14, %op27" [no_branch.c:46]   --->   Operation 67 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_2 = add i32 %add_ln46_1, %add_ln46" [no_branch.c:46]   --->   Operation 68 'add' 'add_ln46_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %ap_return1, i32 %add_ln46_2) nounwind" [no_branch.c:46]   --->   Operation 69 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [no_branch.c:47]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'G2' (no_branch.c:4) [38]  (0 ns)
	'mul' operation ('op6', no_branch.c:16) [49]  (8.51 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	wire read on port 'i6' (no_branch.c:4) [40]  (0 ns)
	'add' operation ('add_ln27', no_branch.c:27) [55]  (0 ns)
	'add' operation ('op14', no_branch.c:27) [56]  (4.37 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	'mul' operation ('op17', no_branch.c:31) [58]  (8.51 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('op19', no_branch.c:33) [62]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	wire read on port 'GG2' (no_branch.c:4) [36]  (0 ns)
	'mul' operation ('op2', no_branch.c:12) [47]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', no_branch.c:34) [71]  (8.51 ns)

 <State 7>: 6.92ns
The critical path consists of the following:
	'add' operation ('op28', no_branch.c:43) [74]  (2.55 ns)
	'add' operation ('add_ln46', no_branch.c:46) [76]  (0 ns)
	'add' operation ('add_ln46_2', no_branch.c:46) [78]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
