$date
	Sun Oct 23 09:47:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#319893
b1 !
1"
#319894
b1 &
b1 %
1$
#319895
0"
#319898
1#
#319902
b0 &
0#
b0 %
0$
#1306938
b10011 &
b10011 %
1$
b10011 !
1"
#1306939
0"
#1306942
b111010 &
b111010 %
#1306946
b11101 &
b11101 %
#1306950
b1011000 &
b1011000 %
#1306954
b101100 &
b101100 %
#1306958
b10110 &
b10110 %
#1306962
b1011 &
b1011 %
#1306966
b100010 &
b100010 %
#1306970
b10001 &
b10001 %
#1306974
b110100 &
b110100 %
#1306978
b11010 &
b11010 %
#1306982
b1101 &
b1101 %
#1306986
b101000 &
b101000 %
#1306990
b10100 &
b10100 %
#1306994
b1010 &
b1010 %
#1306998
b101 &
b101 %
#1307002
b10000 &
b10000 %
#1307006
b1000 &
b1000 %
#1307010
b100 &
b100 %
#1307014
b10 &
b10 %
#1307018
b1 &
b1 %
1#
#1307022
b0 &
0#
b0 %
0$
#2324310
b10 &
b10 %
1$
b10 !
1"
#2324311
0"
#2324314
b1 &
b1 %
1#
#2324318
b0 &
0#
b0 %
0$
#4500012
