# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:02 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs_valid index[0] index[1] index_valid

.latch        n54 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n59 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n64 control.tehb.dataReg[0]  0
.latch        n69 control.tehb.dataReg[1]  0
.latch        n74 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n43
01 1
.names control.tehb.control.fullReg new_n43 ins_ready[1]
01 1
.names ins_valid[0] new_n43 new_n45
00 1
.names ins_valid[2] new_n45 new_n46
11 1
.names control.tehb.control.fullReg new_n46 ins_ready[2]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n48
11 1
.names ins_ready[2] new_n48 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n50
11 1
.names ins_ready[1] new_n50 index[0]
00 0
.names ins[0] index[0] new_n52
10 1
.names ins[3] index[0] new_n53
11 1
.names new_n52 new_n53 new_n54_1
00 1
.names index[1] new_n54_1 new_n55
00 1
.names index[1] index[0] new_n56
10 1
.names ins[6] new_n56 new_n57
11 1
.names new_n55 new_n57 outs[0]
00 0
.names ins[1] index[0] new_n59_1
10 1
.names ins[4] index[0] new_n60
11 1
.names new_n59_1 new_n60 new_n61
00 1
.names index[1] new_n61 new_n62
00 1
.names ins[7] new_n56 new_n63
11 1
.names new_n62 new_n63 outs[1]
00 0
.names ins[8] new_n56 new_n65
11 1
.names ins[2] index[0] new_n66
10 1
.names ins[5] index[0] new_n67
11 1
.names new_n66 new_n67 new_n68
00 1
.names index[1] new_n68 new_n69_1
00 1
.names new_n65 new_n69_1 outs[2]
00 0
.names new_n45 new_n46 new_n71
00 1
.names new_n46 new_n71 new_n72
00 1
.names control.tehb.control.fullReg new_n72 new_n73
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n73 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n73 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n76
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n77
01 1
.names new_n76 new_n77 new_n78
00 1
.names rst new_n78 new_n79
00 1
.names new_n73 new_n79 n74
01 1
.names new_n76 n74 n54
01 0
.names new_n77 n74 n59
01 0
.names control.tehb.control.fullReg new_n78 new_n83
00 1
.names new_n72 new_n83 new_n84
01 1
.names control.tehb.dataReg[0] new_n84 new_n85
10 1
.names new_n43 new_n84 new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names rst new_n87 n64
00 1
.names control.tehb.dataReg[1] new_n84 new_n89
10 1
.names new_n46 new_n84 new_n90
11 1
.names new_n89 new_n90 new_n91
00 1
.names rst new_n91 n69
00 1
.end
