- ğŸ‘‹ Hi, Iâ€™m Sakshi Thadkar
- ğŸ“ Graduated in Electronics Engineering

ğŸ’» Interested in VLSI Design & Verification

ğŸ”§ Skills: Verilog, SystemVerilog, UVM, FPGA basics, Digital Electronics

ğŸ“‚ Uploading my VLSI projects & mini designs here









