#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 17 23:34:24 2022
# Process ID: 12380
# Current directory: D:/HLS_PROJECT/histogram_strech/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/doHistStrech/xsim_script.tcl}
# Log file: D:/HLS_PROJECT/histogram_strech/solution1/sim/verilog/xsim.log
# Journal file: D:/HLS_PROJECT/histogram_strech/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/doHistStrech/xsim_script.tcl
# xsim {doHistStrech} -autoloadwcfg -tclbatch {doHistStrech.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source doHistStrech.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "768825000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 768865 ns : File "D:/HLS_PROJECT/histogram_strech/solution1/sim/verilog/doHistStrech.autotb.v" Line 475
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 219.223 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov 17 23:35:21 2022...
