// Seed: 1571997394
module module_0;
  wire id_1, id_2, id_3 = id_3;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    id_5,
    input  tri0  id_1,
    input  tri   id_2,
    input  wor   id_3
);
  always id_0 <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output logic id_3,
    input wor id_4,
    input wor id_5,
    output wor id_6,
    input tri0 id_7,
    input wand id_8,
    input wor id_9#(.id_12(1)),
    input tri0 id_10
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  always_ff
    if (!{id_5{1'b0}}) id_3 <= 1;
    else id_3 <= -1;
endmodule
