<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="RingOscillator::work"/><component name="clkCouter::work"/><component name="RingOscProyect::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><device die="M1IS6X6M2LPLV" family="IGLOO" package="fg484"/><SmartGen version="8.0"/></workspace>