Analysis & Synthesis report for niosii_top
Mon Jan 04 02:45:22 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_next
 11. State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_state
 12. State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_next
 13. State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_state
 14. State Machine - |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 22. Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 23. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 24. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 27. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated
 32. Source assignments for niosii:u0|niosii_sdram_controller_0:sdram_controller_0
 33. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux
 34. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001
 35. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux
 36. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_001
 37. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002
 38. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_003
 39. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004
 40. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 41. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 42. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 43. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 44. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 45. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 46. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 47. Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 48. Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 49. Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for niosii:u0|altera_reset_controller:rst_controller_001
 52. Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo
 55. Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo
 56. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a
 57. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b
 59. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 61. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram
 62. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 64. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 65. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 66. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 67. Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy
 68. Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0
 69. Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
 71. Parameter Settings for User Entity Instance: niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
 72. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 73. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 74. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 75. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 76. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 77. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 78. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
 79. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 80. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 81. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 82. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
 85. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 86. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 89. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 92. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
 95. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
 98. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001|niosii_mm_interconnect_0_router_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_003|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_004|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_005|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_006:router_006|niosii_mm_interconnect_0_router_006_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
106. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
107. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
110. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
111. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
112. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
113. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
118. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
119. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
120. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
121. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter
122. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter
124. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
125. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
126. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
127. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
128. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
129. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
130. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
131. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
132. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
133. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
134. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
135. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
136. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
137. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
138. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
139. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
140. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
141. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
142. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
143. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
144. Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
145. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer
146. Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
147. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller
148. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
149. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
150. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001
151. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
152. Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
153. scfifo Parameter Settings by Entity Instance
154. altsyncram Parameter Settings by Entity Instance
155. altpll Parameter Settings by Entity Instance
156. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
157. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_001"
158. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
159. Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller"
160. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
161. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
162. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
163. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
164. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter"
165. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
166. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"
167. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
169. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_006:router_006|niosii_mm_interconnect_0_router_006_default_decode:the_default_decode"
170. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode"
171. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode"
172. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
173. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
174. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
175. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
176. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
177. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
178. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
179. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
180. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
181. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
182. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
183. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
184. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
185. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
186. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
187. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
188. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
189. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
190. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
191. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
192. Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
193. Port Connectivity Checks: "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
194. Port Connectivity Checks: "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0"
195. Port Connectivity Checks: "niosii:u0|niosii_sdram_controller_0:sdram_controller_0|niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module"
196. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy"
197. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
198. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
199. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib"
200. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
201. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
202. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace"
203. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk"
204. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk"
205. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug"
206. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci"
207. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench"
208. Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0"
209. Port Connectivity Checks: "niosii:u0|niosii_jtag_uart_0:jtag_uart_0"
210. Post-Synthesis Netlist Statistics for Top Partition
211. Elapsed Time Per Partition
212. Analysis & Synthesis Messages
213. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 04 02:45:22 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; niosii_top                                  ;
; Top-level Entity Name              ; niosii_top                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,911                                       ;
;     Total combinational functions  ; 2,370                                       ;
;     Dedicated logic registers      ; 1,671                                       ;
; Total registers                    ; 1671                                        ;
; Total pins                         ; 50                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 395,264                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; niosii_top         ; niosii_top         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                    ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; niosii_top.vhd                                                                                                                                  ; yes             ; User VHDL File                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd                                                                            ;             ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/niosii.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/niosii.v                                                                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                           ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v                                  ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv                                       ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                       ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv                                    ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                               ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_translator.sv                                ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                      ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                                 ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv                                    ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v                                         ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_synchronizer.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_synchronizer.v                                       ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v                                   ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v                                                ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v                       ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_irq_mapper.sv                                              ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v                                              ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                        ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                      ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v                  ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                               ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                                ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                            ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv                            ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                               ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0.v                                             ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v                                         ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v                         ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v                              ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.hex                                       ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v                                         ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_pio_0.v                                                    ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v                                       ; niosii      ;
; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/fpga/de0_nano/altera_de0_nano_exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v                                          ; niosii      ;
; scfifo.tdf                                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                  ;             ;
; a_regfifo.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                               ;             ;
; a_dpfifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                ;             ;
; a_i2fifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                ;             ;
; a_fffifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                ;             ;
; a_f2fifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                ;             ;
; aglobal151.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                                              ;             ;
; db/scfifo_jr21.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/scfifo_jr21.tdf                                                                        ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_do7.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/cntr_do7.tdf                                                                           ;             ;
; db/altsyncram_nio1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_nio1.tdf                                                                    ;             ;
; db/cntr_1ob.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/cntr_1ob.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                         ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                               ;             ;
; altera_fabric_endpoint.vhd                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                  ;             ;
; altsyncram.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;             ;
; stratix_ram_block.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;             ;
; lpm_mux.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;             ;
; lpm_decode.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;             ;
; a_rdenreg.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;             ;
; altrom.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;             ;
; altram.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                                  ;             ;
; altdpram.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_6mc1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                   ;             ;
; db/altsyncram_4a31.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_4a31.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                           ;             ;
; db/altsyncram_72d1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_72d1.tdf                                                                    ;             ;
; db/decode_jsa.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/decode_jsa.tdf                                                                         ;             ;
; db/mux_gob.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/mux_gob.tdf                                                                            ;             ;
; altpll.tdf                                                                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                                                  ;             ;
; stratix_pll.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                             ;             ;
; stratixii_pll.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                           ;             ;
; cycloneii_pll.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                           ;             ;
; db/altpll_3lb2.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altpll_3lb2.tdf                                                                        ;             ;
; altera_std_synchronizer_bundle.v                                                                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                            ;             ;
; sld_hub.vhd                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ; altera_sld  ;
; db/ip/sldf3ce7f25/alt_sld_fab.v                                                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;             ;
; sld_rom_sr.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,911                                                                                                                                       ;
;                                             ;                                                                                                                                             ;
; Total combinational functions               ; 2370                                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                                             ;
;     -- 4 input functions                    ; 1254                                                                                                                                        ;
;     -- 3 input functions                    ; 684                                                                                                                                         ;
;     -- <=2 input functions                  ; 432                                                                                                                                         ;
;                                             ;                                                                                                                                             ;
; Logic elements by mode                      ;                                                                                                                                             ;
;     -- normal mode                          ; 2238                                                                                                                                        ;
;     -- arithmetic mode                      ; 132                                                                                                                                         ;
;                                             ;                                                                                                                                             ;
; Total registers                             ; 1671                                                                                                                                        ;
;     -- Dedicated logic registers            ; 1671                                                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                                                           ;
;                                             ;                                                                                                                                             ;
; I/O pins                                    ; 50                                                                                                                                          ;
; Total memory bits                           ; 395264                                                                                                                                      ;
;                                             ;                                                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                           ;
;                                             ;                                                                                                                                             ;
; Total PLLs                                  ; 1                                                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                                                           ;
;                                             ;                                                                                                                                             ;
; Maximum fan-out node                        ; niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1431                                                                                                                                        ;
; Total fan-out                               ; 16373                                                                                                                                       ;
; Average fan-out                             ; 3.77                                                                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |niosii_top                                                                                                                             ; 2370 (1)          ; 1671 (0)     ; 395264      ; 0            ; 0       ; 0         ; 50   ; 0            ; |niosii_top                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |niosii:u0|                                                                                                                          ; 2218 (0)          ; 1588 (0)     ; 395264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0                                                                                                                                                                                                                                                                                                                                                                                 ; niosii       ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                       ; niosii       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                 ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                       ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; niosii       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; niosii       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; niosii       ;
;       |niosii_jtag_uart_0:jtag_uart_0|                                                                                                  ; 145 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; niosii       ;
;          |alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 57 (57)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; work         ;
;          |niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; niosii       ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; work         ;
;          |niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; niosii       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; work         ;
;       |niosii_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 713 (0)           ; 616 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; niosii       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                                         ; 48 (48)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; niosii       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; niosii       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; niosii       ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; niosii       ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                         ; niosii       ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 68 (68)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)             ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 50 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)             ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 50 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; niosii       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                     ; niosii       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                            ; niosii       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                       ; niosii       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                       ; niosii       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; niosii       ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                  ; niosii       ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 9 (9)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                           ; niosii       ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                        ; niosii       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; niosii       ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                             ; niosii       ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 20 (11)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                ; niosii       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                  ; niosii       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; niosii       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; niosii       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; niosii       ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                   ; niosii       ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                  ; niosii       ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                  ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                 ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 59 (55)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                 ; 17 (13)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                 ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                         ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; niosii       ;
;          |niosii_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 19 (15)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                             ; niosii       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ; niosii       ;
;          |niosii_mm_interconnect_0_router:router_001|                                                                                   ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                           ; niosii       ;
;          |niosii_mm_interconnect_0_router:router|                                                                                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                     ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                         ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                         ; niosii       ;
;          |niosii_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; niosii       ;
;       |niosii_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 1060 (0)          ; 583 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; niosii       ;
;          |niosii_nios2_gen2_0_cpu:cpu|                                                                                                  ; 1060 (772)        ; 583 (315)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; niosii       ;
;             |niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|                                                   ; 288 (34)          ; 268 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; niosii       ;
;                |niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; niosii       ;
;                   |niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; niosii       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck                                                            ; niosii       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; work         ;
;                |niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; niosii       ;
;                |niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; niosii       ;
;                |niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; niosii       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; work         ;
;                |niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; niosii       ;
;                   |niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; niosii       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_4a31:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work         ;
;             |niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; niosii       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; work         ;
;             |niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; niosii       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; work         ;
;       |niosii_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 11 (0)            ; 1 (0)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; niosii       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 11 (0)            ; 1 (0)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_72d1:auto_generated|                                                                                            ; 11 (0)            ; 1 (1)        ; 384000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated                                                                                                                                                                                                                                                                               ; work         ;
;                |decode_jsa:decode3|                                                                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                                                            ; work         ;
;                |mux_gob:mux2|                                                                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|mux_gob:mux2                                                                                                                                                                                                                                                                  ; work         ;
;       |niosii_pio_0:pio_0|                                                                                                              ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                              ; niosii       ;
;       |niosii_sdram_controller_0:sdram_controller_0|                                                                                    ; 271 (216)         ; 245 (155)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                    ; niosii       ;
;          |niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module|                                ; 55 (55)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                      ; niosii       ;
;       |niosii_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                                                          ; niosii       ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                                                                                 ; niosii       ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                                                                                 ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 12000        ; 32           ; --           ; --           ; 384000 ; niosii_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |niosii_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                   ;
; N/A    ; Qsys                                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0                                                                                                                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_irq_mapper                        ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_irq_mapper:irq_mapper                                                                                                                                                                                                                              ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_mm_interconnect                   ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                           ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                      ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                              ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                         ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                     ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                             ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router                                                                                                                                                                         ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001                                                                                                                                                                     ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_003                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_004                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_005                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_006:router_006                                                                                                                                                                 ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                               ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                          ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                   ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                     ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_width_adapter              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_width_adapter              ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                            ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_nios2_gen2                        ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                          ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu                                                                                                                                                                                              ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                  ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_pio                        ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_pio_0:pio_0                                                                                                                                                                                                                                        ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 15.1    ; N/A          ; N/A          ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                              ; C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_next    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_state                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+---------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                            ;
+------------+------------+------------+------------+---------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                     ;
+------------+------------+------------+------------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_state      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..7,10,63..65,67,69,70,85,86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..7,10,63..65,67,69,70,85,86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,67,69,70,84..86]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,67,69,70,84..86]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                    ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                 ; Merged with niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                         ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                      ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                ; Merged with niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 824                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[25],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                     ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                            ; Lost Fanouts                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                              ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                                                        ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|locked[1],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                                                                                                                                   ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                       ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                   ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                      ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                               ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                          ; Stuck at GND                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC                   ; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1671  ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 183   ;
; Number of registers using Asynchronous Clear ; 1063  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 909   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                 ; 1       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                   ; 6       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                               ; 11      ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                 ; 12      ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                                      ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                                       ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                                       ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                                       ; 2       ;
; niosii:u0|niosii_sdram_controller_0:sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                                       ; 2       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 11      ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; niosii:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 230     ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                           ; 9       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                         ; 2       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                            ; 3       ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                         ; 2       ;
; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                            ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 46                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[13]                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|active_rnw                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|E_logic_result[28]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001|src_channel[2]                                                                                                                                                                                                                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|Selector35                                                                                                                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |niosii_top|niosii:u0|niosii_sdram_controller_0:sdram_controller_0|Selector27                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------+
; Assignment                  ; Value ; From ; To                               ;
+-----------------------------+-------+------+----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                  ;
+-----------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+--------------------------------------------------+
; Parameter Name ; Value                       ; Type                                             ;
+----------------+-----------------------------+--------------------------------------------------+
; INIT_FILE      ; niosii_onchip_memory2_0.hex ; String                                           ;
+----------------+-----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                   ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                ;
; WIDTH_A                            ; 32                          ; Signed Integer                                         ;
; WIDTHAD_A                          ; 14                          ; Signed Integer                                         ;
; NUMWORDS_A                         ; 12000                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; INIT_FILE                          ; niosii_onchip_memory2_0.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 12000                       ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_72d1             ; Untyped                                                ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                           ;
; OUTCLK0_DIV    ; 1          ; Signed Integer                                                                           ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                           ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                           ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                           ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                           ;
; PHASE_SHIFT    ; -3000      ; Signed Integer                                                                           ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                   ;
+----------------+------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                               ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                            ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                     ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                            ;
; M                             ; 0                 ; Untyped                                                                                            ;
; N                             ; 1                 ; Untyped                                                                                            ;
; M2                            ; 1                 ; Untyped                                                                                            ;
; N2                            ; 1                 ; Untyped                                                                                            ;
; SS                            ; 1                 ; Untyped                                                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                                                            ;
; M_PH                          ; 0                 ; Untyped                                                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                            ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                            ;
; CBXI_PARAMETER                ; altpll_3lb2       ; Untyped                                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                            ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router_001|niosii_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_003|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_004|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_005|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_006:router_006|niosii_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 5     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                ;
+--------------------+-------+---------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                      ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                      ;
+--------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 12000                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                     ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                         ;
; Entity Instance               ; niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                         ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_006:router_006|niosii_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+-------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected              ;
+--------------------+--------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_sdram_controller_0:sdram_controller_0|niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+------------------------------+
; Port                ; Type   ; Severity ; Details                      ;
+---------------------+--------+----------+------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected       ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected       ;
+---------------------+--------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosii:u0|niosii_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 1588                        ;
;     CLR               ; 452                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 86                          ;
;     ENA               ; 398                         ;
;     ENA CLR           ; 405                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 136                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2224                        ;
;     arith             ; 124                         ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 44                          ;
;     normal            ; 2100                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 270                         ;
;         3 data inputs ; 606                         ;
;         4 data inputs ; 1184                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Jan 04 02:44:18 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_test -c niosii_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "niosii.qsys"
Info (12250): 2016.01.04.02:44:32 Progress: Loading prj_niosii_test/niosii.qsys
Info (12250): 2016.01.04.02:44:33 Progress: Reading input file
Info (12250): 2016.01.04.02:44:33 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing module clk_0
Info (12250): 2016.01.04.02:44:34 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.01.04.02:44:34 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2016.01.04.02:44:34 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.01.04.02:44:34 Progress: Adding pio_0 [altera_avalon_pio 15.1]
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing module pio_0
Info (12250): 2016.01.04.02:44:34 Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 15.1]
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing module sdram_controller_0
Info (12250): 2016.01.04.02:44:34 Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing module sys_sdram_pll_0
Info (12250): 2016.01.04.02:44:34 Progress: Building connections
Info (12250): 2016.01.04.02:44:34 Progress: Parameterizing connections
Info (12250): 2016.01.04.02:44:34 Progress: Validating
Info (12250): 2016.01.04.02:44:35 Progress: Done reading input file
Info (12250): Niosii: Generating niosii "niosii" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info (12250): Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0001_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0'
Info (12250): Jtag_uart_0: "niosii" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "niosii" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0002_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "niosii" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_0: Starting RTL generation for module 'niosii_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0003_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0003_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'niosii_pio_0'
Info (12250): Pio_0: "niosii" instantiated altera_avalon_pio "pio_0"
Info (12250): Sdram_controller_0: Starting RTL generation for module 'niosii_sdram_controller_0'
Info (12250): Sdram_controller_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosii_sdram_controller_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0004_sdram_controller_0_gen//niosii_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller_0: Done RTL generation for module 'niosii_sdram_controller_0'
Info (12250): Sdram_controller_0: "niosii" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info (12250): Sys_sdram_pll_0: "niosii" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "niosii" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "niosii" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "niosii" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "niosii" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0008_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2016.01.04 02:44:51 (*) Starting Nios II generation
Info (12250): Cpu: # 2016.01.04 02:44:51 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2016.01.04 02:44:54 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info (12250): Cpu: # 2016.01.04 02:44:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2016.01.04 02:44:54 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2016.01.04 02:44:54 (*)   Plaintext license not found.
Info (12250): Cpu: # 2016.01.04 02:44:54 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2016.01.04 02:44:54 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2016.01.04 02:44:54 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2016.01.04 02:44:55 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2016.01.04 02:44:55 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2016.01.04 02:44:56 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info (12250): Reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info (12250): Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): Niosii: Done "niosii" with 33 modules, 58 files
Info (12249): Finished elaborating Qsys system entity "niosii.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file niosii_top.vhd
    Info (12022): Found design unit 1: niosii_top-Behavioral File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd Line: 72
    Info (12023): Found entity 1: niosii_top File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v
    Info (12023): Found entity 1: niosii File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv
    Info (12023): Found entity 1: niosii_irq_mapper File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart_0.v
    Info (12023): Found entity 1: niosii_jtag_uart_0_sim_scfifo_w File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: niosii_jtag_uart_0_scfifo_w File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: niosii_jtag_uart_0_sim_scfifo_r File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: niosii_jtag_uart_0_scfifo_r File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: niosii_jtag_uart_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v
    Info (12023): Found entity 1: niosii_mm_interconnect_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_004 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_cmd_demux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_cmd_mux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_router_default_decode File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: niosii_mm_interconnect_0_router File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_router_002_default_decode File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: niosii_mm_interconnect_0_router_002 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_router_006_default_decode File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: niosii_mm_interconnect_0_router_006 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_rsp_demux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: niosii_mm_interconnect_0_rsp_mux File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_register_bank_a_module File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: niosii_nios2_gen2_0_cpu_register_bank_b_module File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 86
    Info (12023): Found entity 3: niosii_nios2_gen2_0_cpu_nios2_oci_debug File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 151
    Info (12023): Found entity 4: niosii_nios2_gen2_0_cpu_nios2_oci_break File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 292
    Info (12023): Found entity 5: niosii_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 584
    Info (12023): Found entity 6: niosii_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 790
    Info (12023): Found entity 7: niosii_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 976
    Info (12023): Found entity 8: niosii_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1278
    Info (12023): Found entity 9: niosii_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1345
    Info (12023): Found entity 10: niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1426
    Info (12023): Found entity 11: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1497
    Info (12023): Found entity 12: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1539
    Info (12023): Found entity 13: niosii_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1585
    Info (12023): Found entity 14: niosii_nios2_gen2_0_cpu_nios2_oci_pib File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2070
    Info (12023): Found entity 15: niosii_nios2_gen2_0_cpu_nios2_oci_im File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2092
    Info (12023): Found entity 16: niosii_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2161
    Info (12023): Found entity 17: niosii_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2177
    Info (12023): Found entity 18: niosii_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2269
    Info (12023): Found entity 19: niosii_nios2_gen2_0_cpu_nios2_ocimem File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2332
    Info (12023): Found entity 20: niosii_nios2_gen2_0_cpu_nios2_oci File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2510
    Info (12023): Found entity 21: niosii_nios2_gen2_0_cpu File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2981
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_tck File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: niosii_nios2_gen2_0_cpu_test_bench File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_onchip_memory2_0.v
    Info (12023): Found entity 1: niosii_onchip_memory2_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_pio_0.v
    Info (12023): Found entity 1: niosii_pio_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_pio_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_sdram_controller_0.v
    Info (12023): Found entity 1: niosii_sdram_controller_0_input_efifo_module File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: niosii_sdram_controller_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v
    Info (12023): Found entity 1: niosii_sys_sdram_pll_0 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v Line: 9
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(316): conditional expression evaluates to a constant File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(326): conditional expression evaluates to a constant File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(336): conditional expression evaluates to a constant File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(680): conditional expression evaluates to a constant File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 680
Info (12127): Elaborating entity "niosii_top" for the top level hierarchy
Info (12128): Elaborating entity "niosii" for hierarchy "niosii:u0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd Line: 99
Info (12128): Elaborating entity "niosii_jtag_uart_0" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 89
Info (12128): Elaborating entity "niosii_jtag_uart_0_scfifo_w" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "niosii_jtag_uart_0_scfifo_r" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "niosii:u0|niosii_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "niosii_nios2_gen2_0" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 118
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_test_bench" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 3689
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 4205
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 57
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 4223
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 4709
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2678
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 217
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2708
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2729
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2755
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2771
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2786
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1394
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2801
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1703
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1712
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 1721
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2806
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2820
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2839
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2859
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2480
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2308
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2308
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2308
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_4a31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v Line: 2961
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "niosii_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "niosii:u0|niosii_nios2_gen2_0:nios2_gen2_0|niosii_nios2_gen2_0_cpu:cpu|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "niosii_onchip_memory2_0" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "niosii_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "12000"
    Info (12134): Parameter "numwords_a" = "12000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72d1.tdf
    Info (12023): Found entity 1: altsyncram_72d1 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_72d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_72d1" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|decode_jsa:decode3" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_72d1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "niosii:u0|niosii_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_72d1:auto_generated|mux_gob:mux2" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_72d1.tdf Line: 45
Info (12128): Elaborating entity "niosii_pio_0" for hierarchy "niosii:u0|niosii_pio_0:pio_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 142
Info (12128): Elaborating entity "niosii_sdram_controller_0" for hierarchy "niosii:u0|niosii_sdram_controller_0:sdram_controller_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 165
Info (12128): Elaborating entity "niosii_sdram_controller_0_input_efifo_module" for hierarchy "niosii:u0|niosii_sdram_controller_0:sdram_controller_0|niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 296
Info (12128): Elaborating entity "niosii_sys_sdram_pll_0" for hierarchy "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 173
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf
    Info (12023): Found entity 1: altpll_3lb2 File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altpll_3lb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_3lb2" for hierarchy "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "niosii_mm_interconnect_0" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 228
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 572
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 760
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 824
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 888
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 952
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1033
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1114
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1198
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1239
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1739
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1780
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1821
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1837
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_default_decode" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router:router|niosii_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_002" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1869
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_002_default_decode" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_002:router_002|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_006" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_006:router_006" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1933
Info (12128): Elaborating entity "niosii_mm_interconnect_0_router_006_default_decode" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_router_006:router_006|niosii_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1983
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "niosii_mm_interconnect_0_cmd_demux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2024
Info (12128): Elaborating entity "niosii_mm_interconnect_0_cmd_mux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2088
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosii_mm_interconnect_0_rsp_demux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2203
Info (12128): Elaborating entity "niosii_mm_interconnect_0_rsp_mux" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2336
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2443
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2509
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2543
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "niosii_mm_interconnect_0_avalon_st_adapter" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2674
Info (12128): Elaborating entity "niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "niosii_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2790
Info (12128): Elaborating entity "niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "niosii_irq_mapper" for hierarchy "niosii:u0|niosii_irq_mapper:irq_mapper" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 235
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "niosii:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "niosii:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosii:u0|altera_reset_controller:rst_controller" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 309
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "niosii:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "niosii:u0|altera_reset_controller:rst_controller_001" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v Line: 372
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v Line: 140
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.01.04.02:45:08 Progress: Loading sldf3ce7f25/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v Line: 440
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd Line: 60
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 285 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/output_files/niosii_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altpll_3lb2.tdf Line: 28
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "p_button[1]" File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd Line: 54
Info (21057): Implemented 3357 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3125 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 945 megabytes
    Info: Processing ended: Mon Jan 04 02:45:22 2016
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/output_files/niosii_top.map.smsg.


