// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_mat_data_dout,
        in_mat_data_num_data_valid,
        in_mat_data_fifo_cap,
        in_mat_data_empty_n,
        in_mat_data_read,
        out_resize_mat_data_din,
        out_resize_mat_data_num_data_valid,
        out_resize_mat_data_fifo_cap,
        out_resize_mat_data_full_n,
        out_resize_mat_data_write,
        indexy,
        nextYScale,
        loop_col_count,
        sub309,
        sub,
        cmp308,
        imgOutput_cols_val,
        slt,
        line_buffer_address0,
        line_buffer_ce0,
        line_buffer_we0,
        line_buffer_d0,
        line_buffer_q0,
        line_buffer_address1,
        line_buffer_ce1,
        line_buffer_q1,
        line_buffer_1_address0,
        line_buffer_1_ce0,
        line_buffer_1_we0,
        line_buffer_1_d0,
        line_buffer_1_q0,
        line_buffer_1_address1,
        line_buffer_1_ce1,
        line_buffer_1_q1,
        sub97,
        first_row_index_6,
        line_buffer_2_address0,
        line_buffer_2_ce0,
        line_buffer_2_we0,
        line_buffer_2_d0,
        line_buffer_2_q0,
        line_buffer_2_address1,
        line_buffer_2_ce1,
        line_buffer_2_q1,
        empty_28,
        shr_i_i_i_i102_cast,
        empty_29,
        add_i_i_i_i_i475_i,
        tmp_cast_30,
        empty_31,
        indexy_pre_1,
        add_i_i_i_i_i349_i,
        tmp_cast,
        empty_32,
        empty,
        shl_i_i_i_i_i,
        indexx_pre_1,
        cmp71,
        imgInput_cols_val,
        indexy_1_out,
        indexy_1_out_ap_vld,
        nextYScale_1_out,
        nextYScale_1_out_ap_vld,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_dout0,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_mat_data_dout;
input  [2:0] in_mat_data_num_data_valid;
input  [2:0] in_mat_data_fifo_cap;
input   in_mat_data_empty_n;
output   in_mat_data_read;
output  [7:0] out_resize_mat_data_din;
input  [2:0] out_resize_mat_data_num_data_valid;
input  [2:0] out_resize_mat_data_fifo_cap;
input   out_resize_mat_data_full_n;
output   out_resize_mat_data_write;
input  [16:0] indexy;
input  [16:0] nextYScale;
input  [31:0] loop_col_count;
input  [31:0] sub309;
input  [31:0] sub;
input  [0:0] cmp308;
input  [31:0] imgOutput_cols_val;
input  [0:0] slt;
output  [6:0] line_buffer_address0;
output   line_buffer_ce0;
output   line_buffer_we0;
output  [7:0] line_buffer_d0;
input  [7:0] line_buffer_q0;
output  [6:0] line_buffer_address1;
output   line_buffer_ce1;
input  [7:0] line_buffer_q1;
output  [6:0] line_buffer_1_address0;
output   line_buffer_1_ce0;
output   line_buffer_1_we0;
output  [7:0] line_buffer_1_d0;
input  [7:0] line_buffer_1_q0;
output  [6:0] line_buffer_1_address1;
output   line_buffer_1_ce1;
input  [7:0] line_buffer_1_q1;
input  [31:0] sub97;
input  [31:0] first_row_index_6;
output  [6:0] line_buffer_2_address0;
output   line_buffer_2_ce0;
output   line_buffer_2_we0;
output  [7:0] line_buffer_2_d0;
input  [7:0] line_buffer_2_q0;
output  [6:0] line_buffer_2_address1;
output   line_buffer_2_ce1;
input  [7:0] line_buffer_2_q1;
input  [47:0] empty_28;
input  [21:0] shr_i_i_i_i102_cast;
input  [21:0] empty_29;
input  [16:0] add_i_i_i_i_i475_i;
input  [16:0] tmp_cast_30;
input  [0:0] empty_31;
input  [21:0] indexy_pre_1;
input  [16:0] add_i_i_i_i_i349_i;
input  [16:0] tmp_cast;
input  [0:0] empty_32;
input  [23:0] empty;
input  [53:0] shl_i_i_i_i_i;
input  [41:0] indexx_pre_1;
input  [0:0] cmp71;
input  [31:0] imgInput_cols_val;
output  [16:0] indexy_1_out;
output   indexy_1_out_ap_vld;
output  [16:0] nextYScale_1_out;
output   nextYScale_1_out_ap_vld;
output  [31:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1;
output  [47:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2;
input  [41:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_dout0;
output   grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce;

reg ap_idle;
reg in_mat_data_read;
reg out_resize_mat_data_write;
reg[6:0] line_buffer_address0;
reg line_buffer_ce0;
reg line_buffer_we0;
reg[6:0] line_buffer_address1;
reg line_buffer_ce1;
reg[6:0] line_buffer_1_address0;
reg line_buffer_1_ce0;
reg line_buffer_1_we0;
reg[6:0] line_buffer_1_address1;
reg line_buffer_1_ce1;
reg[6:0] line_buffer_2_address0;
reg line_buffer_2_ce0;
reg line_buffer_2_we0;
reg[6:0] line_buffer_2_address1;
reg line_buffer_2_ce1;
reg indexy_1_out_ap_vld;
reg nextYScale_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln411_reg_1278;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter7_reg;
reg   [0:0] and_ln428_reg_1324;
reg   [0:0] and_ln428_reg_1324_pp0_iter7_reg;
reg    ap_predicate_op117_read_state9;
reg    ap_block_state9_pp0_stage0_iter8;
reg   [0:0] and_ln509_reg_1303;
reg   [0:0] and_ln509_reg_1303_pp0_iter15_reg;
reg   [0:0] icmp_ln511_reg_1307;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter15_reg;
reg   [0:0] and_ln508_reg_1315;
reg   [0:0] and_ln508_reg_1315_pp0_iter15_reg;
reg    ap_predicate_op240_write_state17;
reg    ap_block_state17_pp0_stage0_iter16;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln411_fu_649_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in_mat_data_blk_n;
wire    ap_block_pp0_stage0;
reg    out_resize_mat_data_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter8_reg;
wire   [31:0] first_row_index_6_read_reg_1250;
reg   [0:0] icmp_ln509_reg_1297;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter8_reg;
reg   [0:0] icmp_ln510_reg_1311;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter8_reg;
wire   [0:0] cmp308_read_reg_1263;
wire   [0:0] cmp71_read_read_fu_190_p2;
wire   [0:0] tmp_4_read_fu_238_p2;
wire   [0:0] slt_read_read_fu_286_p2;
reg   [7:0] j_1_reg_1272;
reg   [7:0] j_1_reg_1272_pp0_iter1_reg;
reg   [7:0] j_1_reg_1272_pp0_iter2_reg;
reg   [7:0] j_1_reg_1272_pp0_iter3_reg;
reg   [7:0] j_1_reg_1272_pp0_iter4_reg;
reg   [7:0] j_1_reg_1272_pp0_iter5_reg;
reg   [7:0] j_1_reg_1272_pp0_iter6_reg;
reg   [7:0] j_1_reg_1272_pp0_iter7_reg;
reg   [7:0] j_1_reg_1272_pp0_iter8_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter1_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter2_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter3_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter4_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter5_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter6_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter9_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter10_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter11_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter12_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter13_reg;
reg   [0:0] icmp_ln411_reg_1278_pp0_iter14_reg;
wire   [0:0] icmp_ln243_fu_667_p2;
reg   [0:0] icmp_ln243_reg_1282;
wire   [1:0] trunc_ln251_fu_695_p1;
reg   [1:0] trunc_ln251_reg_1287;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter1_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter2_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter3_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter4_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter5_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter6_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter7_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter8_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter9_reg;
reg   [1:0] trunc_ln251_reg_1287_pp0_iter10_reg;
wire   [0:0] icmp_ln430_fu_699_p2;
reg   [0:0] icmp_ln430_reg_1292;
wire   [0:0] icmp_ln509_fu_709_p2;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter1_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter2_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter3_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter4_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter5_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter6_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter7_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter9_reg;
reg   [0:0] icmp_ln509_reg_1297_pp0_iter10_reg;
wire   [0:0] and_ln509_fu_715_p2;
reg   [0:0] and_ln509_reg_1303_pp0_iter1_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter2_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter3_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter4_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter5_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter6_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter7_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter8_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter9_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter10_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter11_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter12_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter13_reg;
reg   [0:0] and_ln509_reg_1303_pp0_iter14_reg;
wire   [0:0] icmp_ln511_fu_721_p2;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter1_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter2_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter3_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter4_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter5_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter6_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter7_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter9_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter10_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter11_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter12_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter13_reg;
reg   [0:0] icmp_ln511_reg_1307_pp0_iter14_reg;
wire   [0:0] icmp_ln510_fu_727_p2;
reg   [0:0] icmp_ln510_reg_1311_pp0_iter1_reg;
reg   [0:0] icmp_ln510_reg_1311_pp0_iter2_reg;
reg   [0:0] icmp_ln510_reg_1311_pp0_iter3_reg;
reg   [0:0] icmp_ln510_reg_1311_pp0_iter4_reg;
reg   [0:0] icmp_ln510_reg_1311_pp0_iter5_reg;
reg   [0:0] icmp_ln510_reg_1311_pp0_iter6_reg;
reg   [0:0] icmp_ln510_reg_1311_pp0_iter7_reg;
wire   [0:0] and_ln508_fu_733_p2;
reg   [0:0] and_ln508_reg_1315_pp0_iter1_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter2_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter3_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter4_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter5_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter6_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter7_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter8_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter9_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter10_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter11_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter12_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter13_reg;
reg   [0:0] and_ln508_reg_1315_pp0_iter14_reg;
wire   [31:0] zext_ln417_fu_752_p1;
wire   [0:0] and_ln428_fu_783_p2;
reg   [0:0] and_ln428_reg_1324_pp0_iter2_reg;
reg   [0:0] and_ln428_reg_1324_pp0_iter3_reg;
reg   [0:0] and_ln428_reg_1324_pp0_iter4_reg;
reg   [0:0] and_ln428_reg_1324_pp0_iter5_reg;
reg   [0:0] and_ln428_reg_1324_pp0_iter6_reg;
reg   [41:0] indexx_pre_comp_reg_1328;
wire   [0:0] icmp_ln263_fu_797_p2;
reg   [0:0] icmp_ln263_reg_1334;
wire   [16:0] idx_2_fu_864_p3;
reg   [16:0] idx_2_reg_1339;
wire   [0:0] not_cmp_i_i176_fu_898_p2;
reg   [0:0] not_cmp_i_i176_reg_1350;
reg   [11:0] Wx_reg_1355;
reg   [11:0] Wx_reg_1355_pp0_iter9_reg;
reg   [11:0] Wx_reg_1355_pp0_iter10_reg;
reg   [11:0] Wx_reg_1355_pp0_iter11_reg;
wire   [6:0] line_buffer_1_addr_gep_fu_431_p3;
wire   [6:0] line_buffer_1_addr_1_gep_fu_450_p3;
wire   [6:0] line_buffer_addr_gep_fu_468_p3;
wire   [6:0] line_buffer_2_addr_gep_fu_475_p3;
wire   [6:0] line_buffer_addr_1_gep_fu_483_p3;
wire   [6:0] line_buffer_2_addr_1_gep_fu_490_p3;
reg   [11:0] Wy_reg_1421;
wire   [7:0] A0_fu_975_p3;
reg   [7:0] A0_reg_1432;
reg   [7:0] A0_reg_1432_pp0_iter12_reg;
reg   [7:0] A0_reg_1432_pp0_iter13_reg;
reg   [7:0] A0_reg_1432_pp0_iter14_reg;
wire   [9:0] val0_fu_1025_p2;
reg  signed [9:0] val0_reg_1437;
wire   [8:0] sub_ln53_fu_1031_p2;
reg  signed [8:0] sub_ln53_reg_1442;
wire   [20:0] P2_fu_1082_p2;
reg  signed [20:0] P2_reg_1462;
wire   [23:0] add_ln61_2_fu_1108_p2;
reg   [23:0] add_ln61_2_reg_1477;
reg   [7:0] trunc_ln1_reg_1482;
wire   [0:0] icmp_ln61_fu_1128_p2;
reg   [0:0] icmp_ln61_reg_1489;
reg    grp_scaleCompute_17_42_20_48_16_1_s_fu_585_ap_ce;
reg    ap_block_state9_pp0_stage0_iter8_ignore_call6;
reg    ap_block_state17_pp0_stage0_iter16_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp85;
wire   [7:0] ap_phi_reg_pp0_iter0_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter1_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter2_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter3_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter4_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter5_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter6_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter7_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter8_read_pixel_reg_508;
reg   [7:0] ap_phi_reg_pp0_iter9_read_pixel_reg_508;
wire   [0:0] ap_phi_mux_flag_write_phi_fu_530_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter1_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter2_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter3_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter4_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter5_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter6_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter7_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter8_flag_write_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter9_flag_write_reg_525;
wire   [7:0] ap_phi_reg_pp0_iter0_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter1_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter2_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter3_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter4_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter5_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter6_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter7_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter8_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter9_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter10_B1_reg_541;
reg   [7:0] ap_phi_reg_pp0_iter11_B1_reg_541;
reg    ap_predicate_pred260_state11;
reg    ap_predicate_pred289_state11;
reg    ap_predicate_pred243_state11;
wire   [7:0] ap_phi_reg_pp0_iter0_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter1_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter2_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter3_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter4_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter5_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter6_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter7_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter8_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter9_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter10_B0_reg_552;
reg   [7:0] ap_phi_reg_pp0_iter11_B0_reg_552;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter2_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter3_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter4_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter5_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter6_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter7_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter8_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter9_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter10_p_0_0_066256_reg_563;
reg   [7:0] ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter4_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter5_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter6_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter7_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter8_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter9_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter10_empty_67_reg_574;
reg   [7:0] ap_phi_reg_pp0_iter11_empty_67_reg_574;
wire   [63:0] zext_ln452_fu_931_p1;
wire   [63:0] zext_ln453_fu_940_p1;
wire   [63:0] zext_ln411_fu_913_p1;
reg    ap_predicate_pred839_state10;
reg    ap_predicate_pred851_state10;
reg    ap_predicate_pred855_state10;
reg   [16:0] nextYScale_1_fu_172;
wire   [16:0] nextYScale_2_fu_762_p3;
wire    ap_loop_init;
reg   [16:0] indexy_1_fu_176;
wire   [16:0] indexy_2_fu_687_p3;
reg   [7:0] j_fu_180;
wire   [7:0] add_ln411_fu_655_p2;
reg   [7:0] ap_sig_allocacmp_j_1;
wire   [0:0] tmp_3_read_fu_214_p2;
reg    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred914_state10;
reg    ap_predicate_pred926_state10;
reg    ap_predicate_pred939_state10;
reg    ap_predicate_pred949_state10;
reg    ap_predicate_pred959_state10;
reg    ap_predicate_pred970_state10;
wire   [31:0] zext_ln411_1_fu_645_p1;
wire   [21:0] sub_ln243_fu_661_p2;
wire   [0:0] icmp_ln249_fu_673_p2;
wire   [16:0] select_ln249_fu_679_p3;
wire   [31:0] zext_ln509_fu_705_p1;
wire   [6:0] trunc_ln417_fu_749_p1;
wire   [16:0] select_ln243_fu_757_p3;
wire   [31:0] zext_ln428_fu_768_p1;
wire   [0:0] icmp_ln428_fu_772_p2;
wire   [0:0] xor_ln428_fu_777_p2;
wire   [53:0] zext_ln263_fu_793_p1;
wire   [0:0] tmp_7_fu_802_p3;
wire   [41:0] indexx_pre_2_fu_809_p3;
wire   [41:0] indexx_pre_3_fu_814_p3;
wire   [21:0] trunc_ln266_fu_840_p1;
wire   [16:0] trunc_ln_fu_822_p4;
wire   [0:0] icmp_ln266_fu_844_p2;
wire   [16:0] add_ln266_fu_850_p2;
wire   [0:0] tmp_8_fu_832_p3;
wire   [16:0] select_ln266_fu_856_p3;
wire   [1:0] trunc_ln268_fu_872_p1;
wire   [23:0] trunc_ln267_fu_884_p1;
wire   [23:0] shl_ln1_fu_876_p3;
wire   [31:0] idx_fu_894_p1;
wire   [23:0] sub_ln267_fu_888_p2;
wire   [6:0] empty_68_fu_919_p1;
wire   [6:0] zext_ln450_fu_922_p1;
wire   [6:0] idx_nxt_fu_925_p2;
wire   [23:0] shl_ln_fu_950_p3;
wire   [23:0] sub_ln250_fu_957_p2;
wire   [8:0] zext_ln52_1_fu_993_p1;
wire   [8:0] zext_ln52_fu_989_p1;
wire   [7:0] A1_fu_982_p3;
wire   [8:0] zext_ln52_3_fu_1007_p1;
wire   [8:0] zext_ln52_2_fu_1003_p1;
wire   [8:0] add_ln52_fu_997_p2;
wire   [8:0] add_ln52_1_fu_1011_p2;
wire   [9:0] zext_ln52_4_fu_1017_p1;
wire   [9:0] zext_ln52_5_fu_1021_p1;
wire  signed [8:0] sub_ln54_fu_1037_p2;
wire   [11:0] conv10_i_i_i_fu_1053_p0;
wire   [11:0] conv10_i_i_i_fu_1053_p1;
wire   [23:0] conv10_i_i_i_fu_1053_p2;
wire   [11:0] Wxy_fu_1059_p4;
wire   [11:0] P2_fu_1082_p0;
wire  signed [21:0] grp_fu_1168_p3;
wire  signed [22:0] grp_fu_1177_p3;
wire   [17:0] P4_fu_1094_p3;
wire  signed [23:0] sext_ln61_3_fu_1101_p1;
wire   [23:0] zext_ln61_fu_1104_p1;
wire   [9:0] trunc_ln61_fu_1124_p1;
wire   [7:0] add_ln61_3_fu_1141_p2;
wire   [0:0] tmp_9_fu_1134_p3;
wire   [7:0] select_ln61_fu_1146_p3;
wire   [11:0] grp_fu_1168_p0;
wire   [11:0] grp_fu_1177_p0;
reg    grp_fu_1168_ce;
reg    grp_fu_1177_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [20:0] P2_fu_1082_p00;
wire   [23:0] conv10_i_i_i_fu_1053_p00;
wire   [23:0] conv10_i_i_i_fu_1053_p10;
wire   [20:0] grp_fu_1168_p00;
wire   [21:0] grp_fu_1177_p00;
reg    ap_condition_710;
reg    ap_condition_755;
reg    ap_condition_714;
reg    ap_condition_91;
reg    ap_condition_861;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 nextYScale_1_fu_172 = 17'd0;
#0 indexy_1_fu_176 = 17'd0;
#0 j_fu_180 = 8'd0;
#0 ap_done_reg = 1'b0;
end

sobel_resize_accel_mul_12ns_12ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_12ns_12ns_24_1_1_U79(
    .din0(conv10_i_i_i_fu_1053_p0),
    .din1(conv10_i_i_i_fu_1053_p1),
    .dout(conv10_i_i_i_fu_1053_p2)
);

sobel_resize_accel_mul_12ns_9s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_12ns_9s_21_1_1_U80(
    .din0(P2_fu_1082_p0),
    .din1(sub_ln53_reg_1442),
    .dout(P2_fu_1082_p2)
);

sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1168_p0),
    .din1(sub_ln54_fu_1037_p2),
    .din2(P2_reg_1462),
    .ce(grp_fu_1168_ce),
    .dout(grp_fu_1168_p3)
);

sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1177_p0),
    .din1(val0_reg_1437),
    .din2(grp_fu_1168_p3),
    .ce(grp_fu_1177_ce),
    .dout(grp_fu_1177_p3)
);

sobel_resize_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((ap_predicate_pred243_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B0_reg_552 <= line_buffer_2_q1;
        end else if ((ap_predicate_pred289_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B0_reg_552 <= line_buffer_q1;
        end else if ((ap_predicate_pred260_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B0_reg_552 <= line_buffer_1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B0_reg_552 <= ap_phi_reg_pp0_iter10_B0_reg_552;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((ap_predicate_pred243_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B1_reg_541 <= line_buffer_2_q0;
        end else if ((ap_predicate_pred289_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B1_reg_541 <= line_buffer_q0;
        end else if ((ap_predicate_pred260_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B1_reg_541 <= line_buffer_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_B1_reg_541 <= ap_phi_reg_pp0_iter10_B1_reg_541;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((ap_predicate_pred243_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_empty_67_reg_574 <= line_buffer_1_q1;
        end else if ((ap_predicate_pred289_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_empty_67_reg_574 <= line_buffer_2_q1;
        end else if ((ap_predicate_pred260_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_empty_67_reg_574 <= line_buffer_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_empty_67_reg_574 <= ap_phi_reg_pp0_iter10_empty_67_reg_574;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((ap_predicate_pred243_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563 <= line_buffer_1_q0;
        end else if ((ap_predicate_pred289_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563 <= line_buffer_2_q0;
        end else if ((ap_predicate_pred260_state11 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563 <= line_buffer_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter10_p_0_0_066256_reg_563;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_710)) begin
        if (((cmp71_read_read_fu_190_p2 == 1'd0) & (icmp_ln411_fu_649_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_flag_write_reg_525 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_flag_write_reg_525 <= ap_phi_reg_pp0_iter0_flag_write_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_714)) begin
        if ((1'b1 == ap_condition_755)) begin
            ap_phi_reg_pp0_iter2_flag_write_reg_525 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_flag_write_reg_525 <= ap_phi_reg_pp0_iter1_flag_write_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'b1 == ap_condition_91)) begin
            ap_phi_reg_pp0_iter9_flag_write_reg_525 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_flag_write_reg_525 <= ap_phi_reg_pp0_iter8_flag_write_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'b1 == ap_condition_91)) begin
            ap_phi_reg_pp0_iter9_read_pixel_reg_508 <= in_mat_data_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_read_pixel_reg_508 <= ap_phi_reg_pp0_iter8_read_pixel_reg_508;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln411_fu_649_p2 == 1'd1))) begin
            indexy_1_fu_176 <= indexy_2_fu_687_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indexy_1_fu_176 <= indexy;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln411_fu_649_p2 == 1'd1))) begin
            j_fu_180 <= add_ln411_fu_655_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_180 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            nextYScale_1_fu_172 <= nextYScale;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            nextYScale_1_fu_172 <= nextYScale_2_fu_762_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        A0_reg_1432 <= A0_fu_975_p3;
        A0_reg_1432_pp0_iter12_reg <= A0_reg_1432;
        A0_reg_1432_pp0_iter13_reg <= A0_reg_1432_pp0_iter12_reg;
        A0_reg_1432_pp0_iter14_reg <= A0_reg_1432_pp0_iter13_reg;
        P2_reg_1462 <= P2_fu_1082_p2;
        Wx_reg_1355 <= {{sub_ln267_fu_888_p2[23:12]}};
        Wx_reg_1355_pp0_iter10_reg <= Wx_reg_1355_pp0_iter9_reg;
        Wx_reg_1355_pp0_iter11_reg <= Wx_reg_1355_pp0_iter10_reg;
        Wx_reg_1355_pp0_iter9_reg <= Wx_reg_1355;
        Wy_reg_1421 <= {{sub_ln250_fu_957_p2[23:12]}};
        add_ln61_2_reg_1477 <= add_ln61_2_fu_1108_p2;
        and_ln428_reg_1324_pp0_iter2_reg <= and_ln428_reg_1324;
        and_ln428_reg_1324_pp0_iter3_reg <= and_ln428_reg_1324_pp0_iter2_reg;
        and_ln428_reg_1324_pp0_iter4_reg <= and_ln428_reg_1324_pp0_iter3_reg;
        and_ln428_reg_1324_pp0_iter5_reg <= and_ln428_reg_1324_pp0_iter4_reg;
        and_ln428_reg_1324_pp0_iter6_reg <= and_ln428_reg_1324_pp0_iter5_reg;
        and_ln428_reg_1324_pp0_iter7_reg <= and_ln428_reg_1324_pp0_iter6_reg;
        and_ln508_reg_1315_pp0_iter10_reg <= and_ln508_reg_1315_pp0_iter9_reg;
        and_ln508_reg_1315_pp0_iter11_reg <= and_ln508_reg_1315_pp0_iter10_reg;
        and_ln508_reg_1315_pp0_iter12_reg <= and_ln508_reg_1315_pp0_iter11_reg;
        and_ln508_reg_1315_pp0_iter13_reg <= and_ln508_reg_1315_pp0_iter12_reg;
        and_ln508_reg_1315_pp0_iter14_reg <= and_ln508_reg_1315_pp0_iter13_reg;
        and_ln508_reg_1315_pp0_iter15_reg <= and_ln508_reg_1315_pp0_iter14_reg;
        and_ln508_reg_1315_pp0_iter2_reg <= and_ln508_reg_1315_pp0_iter1_reg;
        and_ln508_reg_1315_pp0_iter3_reg <= and_ln508_reg_1315_pp0_iter2_reg;
        and_ln508_reg_1315_pp0_iter4_reg <= and_ln508_reg_1315_pp0_iter3_reg;
        and_ln508_reg_1315_pp0_iter5_reg <= and_ln508_reg_1315_pp0_iter4_reg;
        and_ln508_reg_1315_pp0_iter6_reg <= and_ln508_reg_1315_pp0_iter5_reg;
        and_ln508_reg_1315_pp0_iter7_reg <= and_ln508_reg_1315_pp0_iter6_reg;
        and_ln508_reg_1315_pp0_iter8_reg <= and_ln508_reg_1315_pp0_iter7_reg;
        and_ln508_reg_1315_pp0_iter9_reg <= and_ln508_reg_1315_pp0_iter8_reg;
        and_ln509_reg_1303_pp0_iter10_reg <= and_ln509_reg_1303_pp0_iter9_reg;
        and_ln509_reg_1303_pp0_iter11_reg <= and_ln509_reg_1303_pp0_iter10_reg;
        and_ln509_reg_1303_pp0_iter12_reg <= and_ln509_reg_1303_pp0_iter11_reg;
        and_ln509_reg_1303_pp0_iter13_reg <= and_ln509_reg_1303_pp0_iter12_reg;
        and_ln509_reg_1303_pp0_iter14_reg <= and_ln509_reg_1303_pp0_iter13_reg;
        and_ln509_reg_1303_pp0_iter15_reg <= and_ln509_reg_1303_pp0_iter14_reg;
        and_ln509_reg_1303_pp0_iter2_reg <= and_ln509_reg_1303_pp0_iter1_reg;
        and_ln509_reg_1303_pp0_iter3_reg <= and_ln509_reg_1303_pp0_iter2_reg;
        and_ln509_reg_1303_pp0_iter4_reg <= and_ln509_reg_1303_pp0_iter3_reg;
        and_ln509_reg_1303_pp0_iter5_reg <= and_ln509_reg_1303_pp0_iter4_reg;
        and_ln509_reg_1303_pp0_iter6_reg <= and_ln509_reg_1303_pp0_iter5_reg;
        and_ln509_reg_1303_pp0_iter7_reg <= and_ln509_reg_1303_pp0_iter6_reg;
        and_ln509_reg_1303_pp0_iter8_reg <= and_ln509_reg_1303_pp0_iter7_reg;
        and_ln509_reg_1303_pp0_iter9_reg <= and_ln509_reg_1303_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred243_state11 <= ((first_row_index_6_read_reg_1250 == 32'd1) & (icmp_ln411_reg_1278_pp0_iter8_reg == 1'd1));
        ap_predicate_pred260_state11 <= ((first_row_index_6_read_reg_1250 == 32'd0) & (icmp_ln411_reg_1278_pp0_iter8_reg == 1'd1));
        ap_predicate_pred289_state11 <= (~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (icmp_ln411_reg_1278_pp0_iter8_reg == 1'd1));
        ap_predicate_pred839_state10 <= ((icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (first_row_index_6_read_reg_1250 == 32'd0));
        ap_predicate_pred851_state10 <= (~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1));
        ap_predicate_pred855_state10 <= (~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln509_reg_1297_pp0_iter7_reg == 1'd0));
        ap_predicate_pred914_state10 <= ((icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln510_reg_1311_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (icmp_ln509_reg_1297_pp0_iter7_reg == 1'd0) & (first_row_index_6_read_reg_1250 == 32'd1) & (slt == 1'd0));
        ap_predicate_pred926_state10 <= (((icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (icmp_ln509_reg_1297_pp0_iter7_reg == 1'd1) & (cmp308_read_reg_1263 == 1'd1) & (first_row_index_6_read_reg_1250 == 32'd0) & (slt == 1'd0)) | ((icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln510_reg_1311_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (first_row_index_6_read_reg_1250 == 32'd0) & (slt == 1'd0)));
        ap_predicate_pred939_state10 <= (((icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (icmp_ln509_reg_1297_pp0_iter7_reg == 1'd1) & (cmp308_read_reg_1263 == 1'd1) & (first_row_index_6_read_reg_1250 == 32'd1) & (slt == 1'd0)) | ((icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln510_reg_1311_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (first_row_index_6_read_reg_1250 == 32'd1) & (slt == 1'd0)));
        ap_predicate_pred949_state10 <= (~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln510_reg_1311_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (icmp_ln509_reg_1297_pp0_iter7_reg == 1'd0) & (slt == 1'd0));
        ap_predicate_pred959_state10 <= ((icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln510_reg_1311_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (icmp_ln509_reg_1297_pp0_iter7_reg == 1'd0) & (first_row_index_6_read_reg_1250 == 32'd0) & (slt == 1'd0));
        ap_predicate_pred970_state10 <= ((~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (icmp_ln509_reg_1297_pp0_iter7_reg == 1'd1) & (cmp308_read_reg_1263 == 1'd1) & (slt == 1'd0)) | (~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1) & (icmp_ln510_reg_1311_pp0_iter7_reg == 1'd1) & (icmp_ln511_reg_1307_pp0_iter7_reg == 1'd1) & (slt == 1'd0)));
        icmp_ln263_reg_1334 <= icmp_ln263_fu_797_p2;
        icmp_ln411_reg_1278_pp0_iter10_reg <= icmp_ln411_reg_1278_pp0_iter9_reg;
        icmp_ln411_reg_1278_pp0_iter11_reg <= icmp_ln411_reg_1278_pp0_iter10_reg;
        icmp_ln411_reg_1278_pp0_iter12_reg <= icmp_ln411_reg_1278_pp0_iter11_reg;
        icmp_ln411_reg_1278_pp0_iter13_reg <= icmp_ln411_reg_1278_pp0_iter12_reg;
        icmp_ln411_reg_1278_pp0_iter14_reg <= icmp_ln411_reg_1278_pp0_iter13_reg;
        icmp_ln411_reg_1278_pp0_iter2_reg <= icmp_ln411_reg_1278_pp0_iter1_reg;
        icmp_ln411_reg_1278_pp0_iter3_reg <= icmp_ln411_reg_1278_pp0_iter2_reg;
        icmp_ln411_reg_1278_pp0_iter4_reg <= icmp_ln411_reg_1278_pp0_iter3_reg;
        icmp_ln411_reg_1278_pp0_iter5_reg <= icmp_ln411_reg_1278_pp0_iter4_reg;
        icmp_ln411_reg_1278_pp0_iter6_reg <= icmp_ln411_reg_1278_pp0_iter5_reg;
        icmp_ln411_reg_1278_pp0_iter7_reg <= icmp_ln411_reg_1278_pp0_iter6_reg;
        icmp_ln411_reg_1278_pp0_iter8_reg <= icmp_ln411_reg_1278_pp0_iter7_reg;
        icmp_ln411_reg_1278_pp0_iter9_reg <= icmp_ln411_reg_1278_pp0_iter8_reg;
        icmp_ln509_reg_1297_pp0_iter10_reg <= icmp_ln509_reg_1297_pp0_iter9_reg;
        icmp_ln509_reg_1297_pp0_iter2_reg <= icmp_ln509_reg_1297_pp0_iter1_reg;
        icmp_ln509_reg_1297_pp0_iter3_reg <= icmp_ln509_reg_1297_pp0_iter2_reg;
        icmp_ln509_reg_1297_pp0_iter4_reg <= icmp_ln509_reg_1297_pp0_iter3_reg;
        icmp_ln509_reg_1297_pp0_iter5_reg <= icmp_ln509_reg_1297_pp0_iter4_reg;
        icmp_ln509_reg_1297_pp0_iter6_reg <= icmp_ln509_reg_1297_pp0_iter5_reg;
        icmp_ln509_reg_1297_pp0_iter7_reg <= icmp_ln509_reg_1297_pp0_iter6_reg;
        icmp_ln509_reg_1297_pp0_iter8_reg <= icmp_ln509_reg_1297_pp0_iter7_reg;
        icmp_ln509_reg_1297_pp0_iter9_reg <= icmp_ln509_reg_1297_pp0_iter8_reg;
        icmp_ln510_reg_1311_pp0_iter2_reg <= icmp_ln510_reg_1311_pp0_iter1_reg;
        icmp_ln510_reg_1311_pp0_iter3_reg <= icmp_ln510_reg_1311_pp0_iter2_reg;
        icmp_ln510_reg_1311_pp0_iter4_reg <= icmp_ln510_reg_1311_pp0_iter3_reg;
        icmp_ln510_reg_1311_pp0_iter5_reg <= icmp_ln510_reg_1311_pp0_iter4_reg;
        icmp_ln510_reg_1311_pp0_iter6_reg <= icmp_ln510_reg_1311_pp0_iter5_reg;
        icmp_ln510_reg_1311_pp0_iter7_reg <= icmp_ln510_reg_1311_pp0_iter6_reg;
        icmp_ln511_reg_1307_pp0_iter10_reg <= icmp_ln511_reg_1307_pp0_iter9_reg;
        icmp_ln511_reg_1307_pp0_iter11_reg <= icmp_ln511_reg_1307_pp0_iter10_reg;
        icmp_ln511_reg_1307_pp0_iter12_reg <= icmp_ln511_reg_1307_pp0_iter11_reg;
        icmp_ln511_reg_1307_pp0_iter13_reg <= icmp_ln511_reg_1307_pp0_iter12_reg;
        icmp_ln511_reg_1307_pp0_iter14_reg <= icmp_ln511_reg_1307_pp0_iter13_reg;
        icmp_ln511_reg_1307_pp0_iter15_reg <= icmp_ln511_reg_1307_pp0_iter14_reg;
        icmp_ln511_reg_1307_pp0_iter2_reg <= icmp_ln511_reg_1307_pp0_iter1_reg;
        icmp_ln511_reg_1307_pp0_iter3_reg <= icmp_ln511_reg_1307_pp0_iter2_reg;
        icmp_ln511_reg_1307_pp0_iter4_reg <= icmp_ln511_reg_1307_pp0_iter3_reg;
        icmp_ln511_reg_1307_pp0_iter5_reg <= icmp_ln511_reg_1307_pp0_iter4_reg;
        icmp_ln511_reg_1307_pp0_iter6_reg <= icmp_ln511_reg_1307_pp0_iter5_reg;
        icmp_ln511_reg_1307_pp0_iter7_reg <= icmp_ln511_reg_1307_pp0_iter6_reg;
        icmp_ln511_reg_1307_pp0_iter8_reg <= icmp_ln511_reg_1307_pp0_iter7_reg;
        icmp_ln511_reg_1307_pp0_iter9_reg <= icmp_ln511_reg_1307_pp0_iter8_reg;
        icmp_ln61_reg_1489 <= icmp_ln61_fu_1128_p2;
        idx_2_reg_1339 <= idx_2_fu_864_p3;
        indexx_pre_comp_reg_1328 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_dout0;
        j_1_reg_1272_pp0_iter2_reg <= j_1_reg_1272_pp0_iter1_reg;
        j_1_reg_1272_pp0_iter3_reg <= j_1_reg_1272_pp0_iter2_reg;
        j_1_reg_1272_pp0_iter4_reg <= j_1_reg_1272_pp0_iter3_reg;
        j_1_reg_1272_pp0_iter5_reg <= j_1_reg_1272_pp0_iter4_reg;
        j_1_reg_1272_pp0_iter6_reg <= j_1_reg_1272_pp0_iter5_reg;
        j_1_reg_1272_pp0_iter7_reg <= j_1_reg_1272_pp0_iter6_reg;
        j_1_reg_1272_pp0_iter8_reg <= j_1_reg_1272_pp0_iter7_reg;
        not_cmp_i_i176_reg_1350 <= not_cmp_i_i176_fu_898_p2;
        sub_ln53_reg_1442 <= sub_ln53_fu_1031_p2;
        trunc_ln1_reg_1482 <= {{add_ln61_2_fu_1108_p2[17:10]}};
        trunc_ln251_reg_1287_pp0_iter10_reg <= trunc_ln251_reg_1287_pp0_iter9_reg;
        trunc_ln251_reg_1287_pp0_iter2_reg <= trunc_ln251_reg_1287_pp0_iter1_reg;
        trunc_ln251_reg_1287_pp0_iter3_reg <= trunc_ln251_reg_1287_pp0_iter2_reg;
        trunc_ln251_reg_1287_pp0_iter4_reg <= trunc_ln251_reg_1287_pp0_iter3_reg;
        trunc_ln251_reg_1287_pp0_iter5_reg <= trunc_ln251_reg_1287_pp0_iter4_reg;
        trunc_ln251_reg_1287_pp0_iter6_reg <= trunc_ln251_reg_1287_pp0_iter5_reg;
        trunc_ln251_reg_1287_pp0_iter7_reg <= trunc_ln251_reg_1287_pp0_iter6_reg;
        trunc_ln251_reg_1287_pp0_iter8_reg <= trunc_ln251_reg_1287_pp0_iter7_reg;
        trunc_ln251_reg_1287_pp0_iter9_reg <= trunc_ln251_reg_1287_pp0_iter8_reg;
        val0_reg_1437 <= val0_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln428_reg_1324 <= and_ln428_fu_783_p2;
        and_ln508_reg_1315 <= and_ln508_fu_733_p2;
        and_ln508_reg_1315_pp0_iter1_reg <= and_ln508_reg_1315;
        and_ln509_reg_1303 <= and_ln509_fu_715_p2;
        and_ln509_reg_1303_pp0_iter1_reg <= and_ln509_reg_1303;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln243_reg_1282 <= icmp_ln243_fu_667_p2;
        icmp_ln411_reg_1278 <= icmp_ln411_fu_649_p2;
        icmp_ln411_reg_1278_pp0_iter1_reg <= icmp_ln411_reg_1278;
        icmp_ln430_reg_1292 <= icmp_ln430_fu_699_p2;
        icmp_ln509_reg_1297 <= icmp_ln509_fu_709_p2;
        icmp_ln509_reg_1297_pp0_iter1_reg <= icmp_ln509_reg_1297;
        icmp_ln510_reg_1311 <= icmp_ln510_fu_727_p2;
        icmp_ln510_reg_1311_pp0_iter1_reg <= icmp_ln510_reg_1311;
        icmp_ln511_reg_1307 <= icmp_ln511_fu_721_p2;
        icmp_ln511_reg_1307_pp0_iter1_reg <= icmp_ln511_reg_1307;
        j_1_reg_1272 <= ap_sig_allocacmp_j_1;
        j_1_reg_1272_pp0_iter1_reg <= j_1_reg_1272;
        trunc_ln251_reg_1287 <= trunc_ln251_fu_695_p1;
        trunc_ln251_reg_1287_pp0_iter1_reg <= trunc_ln251_reg_1287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_B0_reg_552 <= ap_phi_reg_pp0_iter9_B0_reg_552;
        ap_phi_reg_pp0_iter10_B1_reg_541 <= ap_phi_reg_pp0_iter9_B1_reg_541;
        ap_phi_reg_pp0_iter10_empty_67_reg_574 <= ap_phi_reg_pp0_iter9_empty_67_reg_574;
        ap_phi_reg_pp0_iter10_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter9_p_0_0_066256_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_B0_reg_552 <= ap_phi_reg_pp0_iter0_B0_reg_552;
        ap_phi_reg_pp0_iter1_B1_reg_541 <= ap_phi_reg_pp0_iter0_B1_reg_541;
        ap_phi_reg_pp0_iter1_empty_67_reg_574 <= ap_phi_reg_pp0_iter0_empty_67_reg_574;
        ap_phi_reg_pp0_iter1_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter0_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter1_read_pixel_reg_508 <= ap_phi_reg_pp0_iter0_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_B0_reg_552 <= ap_phi_reg_pp0_iter1_B0_reg_552;
        ap_phi_reg_pp0_iter2_B1_reg_541 <= ap_phi_reg_pp0_iter1_B1_reg_541;
        ap_phi_reg_pp0_iter2_empty_67_reg_574 <= ap_phi_reg_pp0_iter1_empty_67_reg_574;
        ap_phi_reg_pp0_iter2_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter1_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter2_read_pixel_reg_508 <= ap_phi_reg_pp0_iter1_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_B0_reg_552 <= ap_phi_reg_pp0_iter2_B0_reg_552;
        ap_phi_reg_pp0_iter3_B1_reg_541 <= ap_phi_reg_pp0_iter2_B1_reg_541;
        ap_phi_reg_pp0_iter3_empty_67_reg_574 <= ap_phi_reg_pp0_iter2_empty_67_reg_574;
        ap_phi_reg_pp0_iter3_flag_write_reg_525 <= ap_phi_reg_pp0_iter2_flag_write_reg_525;
        ap_phi_reg_pp0_iter3_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter2_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter3_read_pixel_reg_508 <= ap_phi_reg_pp0_iter2_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_B0_reg_552 <= ap_phi_reg_pp0_iter3_B0_reg_552;
        ap_phi_reg_pp0_iter4_B1_reg_541 <= ap_phi_reg_pp0_iter3_B1_reg_541;
        ap_phi_reg_pp0_iter4_empty_67_reg_574 <= ap_phi_reg_pp0_iter3_empty_67_reg_574;
        ap_phi_reg_pp0_iter4_flag_write_reg_525 <= ap_phi_reg_pp0_iter3_flag_write_reg_525;
        ap_phi_reg_pp0_iter4_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter3_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter4_read_pixel_reg_508 <= ap_phi_reg_pp0_iter3_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_B0_reg_552 <= ap_phi_reg_pp0_iter4_B0_reg_552;
        ap_phi_reg_pp0_iter5_B1_reg_541 <= ap_phi_reg_pp0_iter4_B1_reg_541;
        ap_phi_reg_pp0_iter5_empty_67_reg_574 <= ap_phi_reg_pp0_iter4_empty_67_reg_574;
        ap_phi_reg_pp0_iter5_flag_write_reg_525 <= ap_phi_reg_pp0_iter4_flag_write_reg_525;
        ap_phi_reg_pp0_iter5_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter4_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter5_read_pixel_reg_508 <= ap_phi_reg_pp0_iter4_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_B0_reg_552 <= ap_phi_reg_pp0_iter5_B0_reg_552;
        ap_phi_reg_pp0_iter6_B1_reg_541 <= ap_phi_reg_pp0_iter5_B1_reg_541;
        ap_phi_reg_pp0_iter6_empty_67_reg_574 <= ap_phi_reg_pp0_iter5_empty_67_reg_574;
        ap_phi_reg_pp0_iter6_flag_write_reg_525 <= ap_phi_reg_pp0_iter5_flag_write_reg_525;
        ap_phi_reg_pp0_iter6_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter5_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter6_read_pixel_reg_508 <= ap_phi_reg_pp0_iter5_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_B0_reg_552 <= ap_phi_reg_pp0_iter6_B0_reg_552;
        ap_phi_reg_pp0_iter7_B1_reg_541 <= ap_phi_reg_pp0_iter6_B1_reg_541;
        ap_phi_reg_pp0_iter7_empty_67_reg_574 <= ap_phi_reg_pp0_iter6_empty_67_reg_574;
        ap_phi_reg_pp0_iter7_flag_write_reg_525 <= ap_phi_reg_pp0_iter6_flag_write_reg_525;
        ap_phi_reg_pp0_iter7_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter6_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter7_read_pixel_reg_508 <= ap_phi_reg_pp0_iter6_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_B0_reg_552 <= ap_phi_reg_pp0_iter7_B0_reg_552;
        ap_phi_reg_pp0_iter8_B1_reg_541 <= ap_phi_reg_pp0_iter7_B1_reg_541;
        ap_phi_reg_pp0_iter8_empty_67_reg_574 <= ap_phi_reg_pp0_iter7_empty_67_reg_574;
        ap_phi_reg_pp0_iter8_flag_write_reg_525 <= ap_phi_reg_pp0_iter7_flag_write_reg_525;
        ap_phi_reg_pp0_iter8_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter7_p_0_0_066256_reg_563;
        ap_phi_reg_pp0_iter8_read_pixel_reg_508 <= ap_phi_reg_pp0_iter7_read_pixel_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_B0_reg_552 <= ap_phi_reg_pp0_iter8_B0_reg_552;
        ap_phi_reg_pp0_iter9_B1_reg_541 <= ap_phi_reg_pp0_iter8_B1_reg_541;
        ap_phi_reg_pp0_iter9_empty_67_reg_574 <= ap_phi_reg_pp0_iter8_empty_67_reg_574;
        ap_phi_reg_pp0_iter9_p_0_0_066256_reg_563 <= ap_phi_reg_pp0_iter8_p_0_0_066256_reg_563;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln411_fu_649_p2 == 1'd0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 8'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1168_ce = 1'b1;
    end else begin
        grp_fu_1168_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1177_ce = 1'b1;
    end else begin
        grp_fu_1177_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_585_ap_ce = 1'b1;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_585_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op117_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        in_mat_data_blk_n = in_mat_data_empty_n;
    end else begin
        in_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op117_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        in_mat_data_read = 1'b1;
    end else begin
        in_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln411_reg_1278_pp0_iter14_reg == 1'd0))) begin
        indexy_1_out_ap_vld = 1'b1;
    end else begin
        indexy_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((1'b1 == ap_condition_861)) begin
            line_buffer_1_address0 = zext_ln411_fu_913_p1;
        end else if ((ap_predicate_pred926_state10 == 1'b1)) begin
            line_buffer_1_address0 = line_buffer_1_addr_1_gep_fu_450_p3;
        end else if ((ap_predicate_pred914_state10 == 1'b1)) begin
            line_buffer_1_address0 = zext_ln453_fu_940_p1;
        end else begin
            line_buffer_1_address0 = 'bx;
        end
    end else begin
        line_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_pred926_state10 == 1'b1)) begin
            line_buffer_1_address1 = line_buffer_1_addr_gep_fu_431_p3;
        end else if ((ap_predicate_pred914_state10 == 1'b1)) begin
            line_buffer_1_address1 = zext_ln452_fu_931_p1;
        end else begin
            line_buffer_1_address1 = 'bx;
        end
    end else begin
        line_buffer_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred926_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred914_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        line_buffer_1_ce0 = 1'b1;
    end else begin
        line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred926_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred914_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        line_buffer_1_ce1 = 1'b1;
    end else begin
        line_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        line_buffer_1_we0 = 1'b1;
    end else begin
        line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_pred949_state10 == 1'b1)) begin
            line_buffer_2_address0 = line_buffer_2_addr_1_gep_fu_490_p3;
        end else if (((ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (first_row_index_6_read_reg_1250 == 32'd0))) begin
            line_buffer_2_address0 = zext_ln411_fu_913_p1;
        end else if ((ap_predicate_pred939_state10 == 1'b1)) begin
            line_buffer_2_address0 = zext_ln453_fu_940_p1;
        end else begin
            line_buffer_2_address0 = 'bx;
        end
    end else begin
        line_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_pred949_state10 == 1'b1)) begin
            line_buffer_2_address1 = line_buffer_2_addr_gep_fu_475_p3;
        end else if ((ap_predicate_pred939_state10 == 1'b1)) begin
            line_buffer_2_address1 = zext_ln452_fu_931_p1;
        end else begin
            line_buffer_2_address1 = 'bx;
        end
    end else begin
        line_buffer_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred949_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred939_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (first_row_index_6_read_reg_1250 == 32'd0)))) begin
        line_buffer_2_ce0 = 1'b1;
    end else begin
        line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred949_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred939_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        line_buffer_2_ce1 = 1'b1;
    end else begin
        line_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (first_row_index_6_read_reg_1250 == 32'd0))) begin
        line_buffer_2_we0 = 1'b1;
    end else begin
        line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_pred970_state10 == 1'b1)) begin
            line_buffer_address0 = line_buffer_addr_1_gep_fu_483_p3;
        end else if ((ap_predicate_pred959_state10 == 1'b1)) begin
            line_buffer_address0 = zext_ln453_fu_940_p1;
        end else if (((ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (first_row_index_6_read_reg_1250 == 32'd1))) begin
            line_buffer_address0 = zext_ln411_fu_913_p1;
        end else begin
            line_buffer_address0 = 'bx;
        end
    end else begin
        line_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((ap_predicate_pred970_state10 == 1'b1)) begin
            line_buffer_address1 = line_buffer_addr_gep_fu_468_p3;
        end else if ((ap_predicate_pred959_state10 == 1'b1)) begin
            line_buffer_address1 = zext_ln452_fu_931_p1;
        end else begin
            line_buffer_address1 = 'bx;
        end
    end else begin
        line_buffer_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred970_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred959_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (first_row_index_6_read_reg_1250 == 32'd1)))) begin
        line_buffer_ce0 = 1'b1;
    end else begin
        line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred970_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred959_state10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
        line_buffer_ce1 = 1'b1;
    end else begin
        line_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (first_row_index_6_read_reg_1250 == 32'd1))) begin
        line_buffer_we0 = 1'b1;
    end else begin
        line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln411_reg_1278_pp0_iter14_reg == 1'd0))) begin
        nextYScale_1_out_ap_vld = 1'b1;
    end else begin
        nextYScale_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_op240_write_state17 == 1'b1))) begin
        out_resize_mat_data_blk_n = out_resize_mat_data_full_n;
    end else begin
        out_resize_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1) & (ap_predicate_op240_write_state17 == 1'b1))) begin
        out_resize_mat_data_write = 1'b1;
    end else begin
        out_resize_mat_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A0_fu_975_p3 = ((icmp_ln509_reg_1297_pp0_iter10_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter11_B0_reg_552 : ap_phi_reg_pp0_iter11_empty_67_reg_574);

assign A1_fu_982_p3 = ((icmp_ln509_reg_1297_pp0_iter10_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter11_B1_reg_541 : ap_phi_reg_pp0_iter11_p_0_0_066256_reg_563);

assign P2_fu_1082_p0 = P2_fu_1082_p00;

assign P2_fu_1082_p00 = Wy_reg_1421;

assign P4_fu_1094_p3 = {{A0_reg_1432_pp0_iter14_reg}, {10'd0}};

assign Wxy_fu_1059_p4 = {{conv10_i_i_i_fu_1053_p2[21:10]}};

assign add_ln266_fu_850_p2 = (trunc_ln_fu_822_p4 + 17'd1);

assign add_ln411_fu_655_p2 = (ap_sig_allocacmp_j_1 + 8'd1);

assign add_ln52_1_fu_1011_p2 = (zext_ln52_3_fu_1007_p1 + zext_ln52_2_fu_1003_p1);

assign add_ln52_fu_997_p2 = (zext_ln52_1_fu_993_p1 + zext_ln52_fu_989_p1);

assign add_ln61_2_fu_1108_p2 = ($signed(sext_ln61_3_fu_1101_p1) + $signed(zext_ln61_fu_1104_p1));

assign add_ln61_3_fu_1141_p2 = (trunc_ln1_reg_1482 + 8'd1);

assign and_ln428_fu_783_p2 = (xor_ln428_fu_777_p2 & icmp_ln430_reg_1292);

assign and_ln508_fu_733_p2 = (icmp_ln511_fu_721_p2 & icmp_ln510_fu_727_p2);

assign and_ln509_fu_715_p2 = (icmp_ln509_fu_709_p2 & cmp308);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter16)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter16)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp85 = (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter16_ignore_call6)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8_ignore_call6)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter16)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter8)));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16 = ((ap_predicate_op240_write_state17 == 1'b1) & (out_resize_mat_data_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16_ignore_call6 = ((ap_predicate_op240_write_state17 == 1'b1) & (out_resize_mat_data_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = ((ap_predicate_op117_read_state9 == 1'b1) & (in_mat_data_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8_ignore_call6 = ((ap_predicate_op117_read_state9 == 1'b1) & (in_mat_data_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_710 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_714 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_755 = ((cmp71 == 1'd1) & (icmp_ln411_reg_1278 == 1'd1) & (1'd0 == and_ln428_fu_783_p2));
end

always @ (*) begin
    ap_condition_861 = (~(first_row_index_6_read_reg_1250 == 32'd0) & ~(first_row_index_6_read_reg_1250 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_530_p6 == 1'd1));
end

always @ (*) begin
    ap_condition_91 = ((cmp71 == 1'd1) & (1'd1 == and_ln428_reg_1324_pp0_iter7_reg) & (icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_mux_flag_write_phi_fu_530_p6 = ap_phi_reg_pp0_iter9_flag_write_reg_525;

assign ap_phi_reg_pp0_iter0_B0_reg_552 = 'bx;

assign ap_phi_reg_pp0_iter0_B1_reg_541 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_67_reg_574 = 'bx;

assign ap_phi_reg_pp0_iter0_flag_write_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_066256_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter0_read_pixel_reg_508 = 'bx;

always @ (*) begin
    ap_predicate_op117_read_state9 = ((cmp71 == 1'd1) & (1'd1 == and_ln428_reg_1324_pp0_iter7_reg) & (icmp_ln411_reg_1278_pp0_iter7_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op240_write_state17 = (((1'd1 == and_ln508_reg_1315_pp0_iter15_reg) & (1'd0 == and_ln509_reg_1303_pp0_iter15_reg) & (slt == 1'd0)) | ((1'd1 == and_ln509_reg_1303_pp0_iter15_reg) & (icmp_ln511_reg_1307_pp0_iter15_reg == 1'd1) & (slt == 1'd0)));
end

assign cmp308_read_reg_1263 = cmp308;

assign cmp71_read_read_fu_190_p2 = cmp71;

assign conv10_i_i_i_fu_1053_p0 = conv10_i_i_i_fu_1053_p00;

assign conv10_i_i_i_fu_1053_p00 = Wx_reg_1355_pp0_iter11_reg;

assign conv10_i_i_i_fu_1053_p1 = conv10_i_i_i_fu_1053_p10;

assign conv10_i_i_i_fu_1053_p10 = Wy_reg_1421;

assign empty_68_fu_919_p1 = idx_2_reg_1339[6:0];

assign first_row_index_6_read_reg_1250 = first_row_index_6;

assign grp_fu_1168_p0 = grp_fu_1168_p00;

assign grp_fu_1168_p00 = Wx_reg_1355_pp0_iter10_reg;

assign grp_fu_1177_p0 = grp_fu_1177_p00;

assign grp_fu_1177_p00 = Wxy_fu_1059_p4;

assign grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce = grp_scaleCompute_17_42_20_48_16_1_s_fu_585_ap_ce;

assign grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1 = zext_ln417_fu_752_p1;

assign grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2 = empty_28;

assign icmp_ln243_fu_667_p2 = ((empty_29 != sub_ln243_fu_661_p2) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_673_p2 = ((indexy_pre_1 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln263_fu_797_p2 = (($signed(shl_i_i_i_i_i) < $signed(zext_ln263_fu_793_p1)) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_844_p2 = ((trunc_ln266_fu_840_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln411_fu_649_p2 = (($signed(zext_ln411_1_fu_645_p1) < $signed(loop_col_count)) ? 1'b1 : 1'b0);

assign icmp_ln428_fu_772_p2 = (($signed(zext_ln428_fu_768_p1) < $signed(sub)) ? 1'b1 : 1'b0);

assign icmp_ln430_fu_699_p2 = (($signed(zext_ln411_1_fu_645_p1) < $signed(imgInput_cols_val)) ? 1'b1 : 1'b0);

assign icmp_ln509_fu_709_p2 = ((sub == zext_ln509_fu_705_p1) ? 1'b1 : 1'b0);

assign icmp_ln510_fu_727_p2 = ((sub309 == zext_ln509_fu_705_p1) ? 1'b1 : 1'b0);

assign icmp_ln511_fu_721_p2 = (($signed(zext_ln411_1_fu_645_p1) < $signed(imgOutput_cols_val)) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_1128_p2 = ((trunc_ln61_fu_1124_p1 == 10'd0) ? 1'b1 : 1'b0);

assign idx_2_fu_864_p3 = ((tmp_8_fu_832_p3[0:0] == 1'b1) ? select_ln266_fu_856_p3 : trunc_ln_fu_822_p4);

assign idx_fu_894_p1 = idx_2_fu_864_p3;

assign idx_nxt_fu_925_p2 = (empty_68_fu_919_p1 + zext_ln450_fu_922_p1);

assign indexx_pre_2_fu_809_p3 = ((icmp_ln263_reg_1334[0:0] == 1'b1) ? indexx_pre_1 : indexx_pre_comp_reg_1328);

assign indexx_pre_3_fu_814_p3 = ((tmp_7_fu_802_p3[0:0] == 1'b1) ? 42'd0 : indexx_pre_2_fu_809_p3);

assign indexy_1_out = indexy_1_fu_176;

assign indexy_2_fu_687_p3 = ((empty_32[0:0] == 1'b1) ? select_ln249_fu_679_p3 : tmp_cast);

assign line_buffer_1_addr_1_gep_fu_450_p3 = zext_ln453_fu_940_p1;

assign line_buffer_1_addr_gep_fu_431_p3 = zext_ln452_fu_931_p1;

assign line_buffer_1_d0 = ap_phi_reg_pp0_iter9_read_pixel_reg_508;

assign line_buffer_2_addr_1_gep_fu_490_p3 = zext_ln453_fu_940_p1;

assign line_buffer_2_addr_gep_fu_475_p3 = zext_ln452_fu_931_p1;

assign line_buffer_2_d0 = ap_phi_reg_pp0_iter9_read_pixel_reg_508;

assign line_buffer_addr_1_gep_fu_483_p3 = zext_ln453_fu_940_p1;

assign line_buffer_addr_gep_fu_468_p3 = zext_ln452_fu_931_p1;

assign line_buffer_d0 = ap_phi_reg_pp0_iter9_read_pixel_reg_508;

assign nextYScale_1_out = nextYScale_1_fu_172;

assign nextYScale_2_fu_762_p3 = ((empty_31[0:0] == 1'b1) ? select_ln243_fu_757_p3 : tmp_cast_30);

assign not_cmp_i_i176_fu_898_p2 = ((sub97 != idx_fu_894_p1) ? 1'b1 : 1'b0);

assign out_resize_mat_data_din = ((tmp_9_fu_1134_p3[0:0] == 1'b1) ? select_ln61_fu_1146_p3 : trunc_ln1_reg_1482);

assign select_ln243_fu_757_p3 = ((icmp_ln243_reg_1282[0:0] == 1'b1) ? add_i_i_i_i_i475_i : tmp_cast_30);

assign select_ln249_fu_679_p3 = ((icmp_ln249_fu_673_p2[0:0] == 1'b1) ? add_i_i_i_i_i349_i : tmp_cast);

assign select_ln266_fu_856_p3 = ((icmp_ln266_fu_844_p2[0:0] == 1'b1) ? trunc_ln_fu_822_p4 : add_ln266_fu_850_p2);

assign select_ln61_fu_1146_p3 = ((icmp_ln61_reg_1489[0:0] == 1'b1) ? trunc_ln1_reg_1482 : add_ln61_3_fu_1141_p2);

assign sext_ln61_3_fu_1101_p1 = grp_fu_1177_p3;

assign shl_ln1_fu_876_p3 = {{trunc_ln268_fu_872_p1}, {22'd0}};

assign shl_ln_fu_950_p3 = {{trunc_ln251_reg_1287_pp0_iter10_reg}, {22'd0}};

assign slt_read_read_fu_286_p2 = slt;

assign sub_ln243_fu_661_p2 = (22'd0 - shr_i_i_i_i102_cast);

assign sub_ln250_fu_957_p2 = (empty - shl_ln_fu_950_p3);

assign sub_ln267_fu_888_p2 = (trunc_ln267_fu_884_p1 - shl_ln1_fu_876_p3);

assign sub_ln53_fu_1031_p2 = (zext_ln52_2_fu_1003_p1 - zext_ln52_fu_989_p1);

assign sub_ln54_fu_1037_p2 = (zext_ln52_3_fu_1007_p1 - zext_ln52_fu_989_p1);

assign tmp_3_read_fu_214_p2 = empty_32;

assign tmp_4_read_fu_238_p2 = empty_31;

assign tmp_7_fu_802_p3 = indexx_pre_comp_reg_1328[32'd41];

assign tmp_8_fu_832_p3 = indexx_pre_3_fu_814_p3[32'd41];

assign tmp_9_fu_1134_p3 = add_ln61_2_reg_1477[32'd23];

assign trunc_ln251_fu_695_p1 = indexy_2_fu_687_p3[1:0];

assign trunc_ln266_fu_840_p1 = indexx_pre_3_fu_814_p3[21:0];

assign trunc_ln267_fu_884_p1 = indexx_pre_3_fu_814_p3[23:0];

assign trunc_ln268_fu_872_p1 = idx_2_fu_864_p3[1:0];

assign trunc_ln417_fu_749_p1 = j_1_reg_1272[6:0];

assign trunc_ln61_fu_1124_p1 = add_ln61_2_fu_1108_p2[9:0];

assign trunc_ln_fu_822_p4 = {{indexx_pre_3_fu_814_p3[38:22]}};

assign val0_fu_1025_p2 = (zext_ln52_4_fu_1017_p1 - zext_ln52_5_fu_1021_p1);

assign xor_ln428_fu_777_p2 = (icmp_ln428_fu_772_p2 ^ 1'd1);

assign zext_ln263_fu_793_p1 = grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_dout0;

assign zext_ln411_1_fu_645_p1 = ap_sig_allocacmp_j_1;

assign zext_ln411_fu_913_p1 = j_1_reg_1272_pp0_iter8_reg;

assign zext_ln417_fu_752_p1 = trunc_ln417_fu_749_p1;

assign zext_ln428_fu_768_p1 = nextYScale_2_fu_762_p3;

assign zext_ln450_fu_922_p1 = not_cmp_i_i176_reg_1350;

assign zext_ln452_fu_931_p1 = idx_2_reg_1339;

assign zext_ln453_fu_940_p1 = idx_nxt_fu_925_p2;

assign zext_ln509_fu_705_p1 = indexy_2_fu_687_p3;

assign zext_ln52_1_fu_993_p1 = ap_phi_reg_pp0_iter11_B1_reg_541;

assign zext_ln52_2_fu_1003_p1 = ap_phi_reg_pp0_iter11_B0_reg_552;

assign zext_ln52_3_fu_1007_p1 = A1_fu_982_p3;

assign zext_ln52_4_fu_1017_p1 = add_ln52_fu_997_p2;

assign zext_ln52_5_fu_1021_p1 = add_ln52_1_fu_1011_p2;

assign zext_ln52_fu_989_p1 = A0_fu_975_p3;

assign zext_ln61_fu_1104_p1 = P4_fu_1094_p3;

endmodule //sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
