Analysis & Synthesis report for audio_codec
Thu Jun 03 00:16:30 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jun 03 00:16:30 2021           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; audio_codec                                 ;
; Top-level Entity Name       ; audio_codec_top                             ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; audio_codec_top    ; audio_codec        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------+
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |audio_codec_top|audio_codec_data:audio_data|music_imperial:comb_19 ; music_imperial.v ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |audio_codec_top|clock_pll:comb_4                                   ; clock_pll.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jun 03 00:16:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.sv
    Info (12023): Found entity 1: i2c_controller File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/i2c_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_config.sv
    Info (12023): Found entity 1: i2c_config File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/i2c_config.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.sv
    Info (12023): Found entity 1: audio_codec File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_top.sv
    Info (12023): Found entity 1: audio_codec_top File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_top.sv Line: 1
Warning (10229): Verilog HDL Expression warning at audio_codec_data.sv(146): truncated literal to match 19 bits File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_data.sv Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_data.sv
    Info (12023): Found entity 1: audio_codec_data File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_data.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_pll.v
    Info (12023): Found entity 1: clock_pll File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/clock_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file music_data.v
    Info (12023): Found entity 1: music_data File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/music_data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file music_imperial.v
    Info (12023): Found entity 1: music_imperial File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/music_imperial.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at audio_codec_top.sv(41): instance has no name File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_top.sv Line: 41
Critical Warning (10846): Verilog HDL Instantiation warning at audio_codec_data.sv(30): instance has no name File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_data.sv Line: 30
Info (12127): Elaborating entity "audio_codec_top" for the top level hierarchy
Info (12128): Elaborating entity "clock_pll" for hierarchy "clock_pll:comb_4" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_top.sv Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "clock_pll:comb_4|altpll:altpll_component" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/clock_pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "clock_pll:comb_4|altpll:altpll_component" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/clock_pll.v Line: 95
Info (12133): Instantiated megafunction "clock_pll:comb_4|altpll:altpll_component" with the following parameter: File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/clock_pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3528"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v
    Info (12023): Found entity 1: clock_pll_altpll File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/db/clock_pll_altpll.v Line: 30
Info (12128): Elaborating entity "clock_pll_altpll" for hierarchy "clock_pll:comb_4|altpll:altpll_component|clock_pll_altpll:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "i2c_config" for hierarchy "i2c_config:av_config" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_top.sv Line: 49
Info (10264): Verilog HDL Case Statement information at i2c_config.sv(58): all case item expressions in this case statement are onehot File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/i2c_config.sv Line: 58
Info (12128): Elaborating entity "i2c_controller" for hierarchy "i2c_config:av_config|i2c_controller:control" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/i2c_config.sv Line: 29
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:ac" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_top.sv Line: 68
Info (12128): Elaborating entity "audio_codec_data" for hierarchy "audio_codec_data:audio_data" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_top.sv Line: 77
Info (12128): Elaborating entity "music_imperial" for hierarchy "audio_codec_data:audio_data|music_imperial:comb_19" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/audio_codec_data.sv Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_codec_data:audio_data|music_imperial:comb_19|altsyncram:altsyncram_component" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/music_imperial.v Line: 82
Info (12130): Elaborated megafunction instantiation "audio_codec_data:audio_data|music_imperial:comb_19|altsyncram:altsyncram_component" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/music_imperial.v Line: 82
Info (12133): Instantiated megafunction "audio_codec_data:audio_data|music_imperial:comb_19|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/music_imperial.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "vader.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "999999"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "20"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjf1.tdf
    Info (12023): Found entity 1: altsyncram_kjf1 File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/db/altsyncram_kjf1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_kjf1" for hierarchy "audio_codec_data:audio_data|music_imperial:comb_19|altsyncram:altsyncram_component|altsyncram_kjf1:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (113025): Missing syntax END in the Memory Initialization File "vader.mif" File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/vader.mif Line: 1324895
Error (127000): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File vader.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format. File: C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/music_imperial.v Line: 82
Error (12152): Can't elaborate user hierarchy "audio_codec_data:audio_data|music_imperial:comb_19|altsyncram:altsyncram_component|altsyncram_kjf1:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (144001): Generated suppressed messages file C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/output_files/audio_codec.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings
    Error: Peak virtual memory: 4860 megabytes
    Error: Processing ended: Thu Jun 03 00:16:30 2021
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alvas/Documents/Univer/Elektropribor/audio_codec/Quartus/output_files/audio_codec.map.smsg.


