use crate::{
    arch::IoPortAddress,
    device::{self, pci_bus, Driver, DeviceInfo},
    error::{Error, Result},
    kdebug, kinfo,
    net::{self, eth::*},
    sync::mutex::Mutex,
};
use alloc::{boxed::Box, vec::Vec};

const RX_BUF_LEN: usize = 8192;
const RX_BUF_SIZE: usize = RX_BUF_LEN + 16 + 1536;

const NAME: &str = "rtl8139";
const VENDOR_ID: u16 = 0x10ec;
const DEVICE_ID: u16 = 0x8139;

static RTL8139_DRIVER: Mutex<Rtl8139Driver> = Mutex::new(Rtl8139Driver::new());

struct IoRegister(IoPortAddress);

impl IoRegister {
    fn new(base: IoPortAddress) -> Self {
        Self(base)
    }

    fn io_port_base(&self) -> &IoPortAddress {
        &self.0
    }

    fn read_mac_addr(&self) -> [u8; 6] {
        let mut mac_addr = [0; 6];
        for (i, byte) in mac_addr.iter_mut().enumerate() {
            *byte = self.io_port_base().offset(i).in8();
        }
        mac_addr
    }

    fn read_multicast_addr(&self) -> [u8; 8] {
        let mut multicast_addr = [0; 8];
        for (i, byte) in multicast_addr.iter_mut().enumerate() {
            *byte = self.io_port_base().offset(0x08 + i).in8();
        }
        multicast_addr
    }

    fn write_tx_status(&self, data: u32, index: usize) {
        self.io_port_base().offset(0x10 + 4 * index).out32(data);
    }

    fn write_tx_start_addr(&self, addr: u32, index: usize) {
        self.io_port_base().offset(0x20 + 4 * index).out32(addr);
    }

    fn write_rx_buf_addr(&self, addr: u32) {
        self.io_port_base().offset(0x30).out32(addr);
    }

    fn read_cmd(&self) -> u8 {
        self.io_port_base().offset(0x37).in8()
    }

    fn write_cmd(&self, data: u8) {
        self.io_port_base().offset(0x37).out8(data);
    }

    fn write_current_addr_packet_read(&self, value: u16) {
        self.io_port_base().offset(0x38).out16(value);
    }

    fn write_int_mask(&self, imr: u16) {
        self.io_port_base().offset(0x3c).out16(imr);
    }

    fn read_int_status(&self) -> u16 {
        self.io_port_base().offset(0x3e).in16()
    }

    fn write_int_status(&self, data: u16) {
        self.io_port_base().offset(0x3e).out16(data);
    }

    fn write_rx_conf(&self, rcr: u32) {
        self.io_port_base().offset(0x44).out32(rcr);
    }

    fn write_conf1(&self, data: u8) {
        self.io_port_base().offset(0x52).out8(data);
    }
}

#[repr(C, align(16))]
struct RxBuffer {
    buf: [u8; RX_BUF_SIZE],
    packet_ptr: usize,
}

impl RxBuffer {
    const fn new() -> Self {
        Self {
            buf: [0; RX_BUF_SIZE],
            packet_ptr: 0,
        }
    }

    fn buf_ptr(&self) -> *const u8 {
        self.buf.as_ptr()
    }

    fn pop_eth_frame(&mut self) -> Result<(EthernetFrame, usize)> {
        let packet = &self.buf[self.packet_ptr..];

        // RTL8139 metadata
        let rtl8139_status = u16::from_le_bytes([packet[0], packet[1]]);
        let rtl8139_len = u16::from_le_bytes([packet[2], packet[3]]);

        if rtl8139_status & 0xe03f == 0 {
            return Err(Error::InvalidData.with_context("Ethernet frame"));
        }

        // 4 bytes aligned
        self.packet_ptr = ((self.packet_ptr + rtl8139_len as usize + 4 + 3) & !3) % RX_BUF_LEN;

        let frame = &packet[4..rtl8139_len as usize];
        let eth_frame = EthernetFrame::try_from(frame)?;

        let capr = if self.packet_ptr >= 0x10 {
            self.packet_ptr - 0x10
        } else {
            RX_BUF_LEN - (0x10 - self.packet_ptr)
        };

        Ok((eth_frame, capr))
    }
}

struct TxBuffer {
    buf: Option<Vec<Box<[u8]>>>,
    buf_len: usize,
    packet_ptr: usize,
}

impl TxBuffer {
    const fn new() -> Self {
        Self {
            buf: None,
            buf_len: 4,
            packet_ptr: 0,
        }
    }

    fn push(&mut self, packet: Box<[u8]>) {
        if self.buf.is_none() {
            self.buf = Some(Vec::with_capacity(self.buf_len));
        }

        let buf = self.buf.as_mut().unwrap();
        if buf.len() < self.buf_len {
            buf.push(packet);
        } else {
            buf[self.packet_ptr] = packet;
        }

        self.packet_ptr = (self.packet_ptr + 1) % self.buf_len;
    }
}

// https://wiki.osdev.org/RTL8139
struct Rtl8139Driver {
    pci_device_bdf: Option<(usize, usize, usize)>,
    io_register: Option<IoRegister>,
    rx_buf: RxBuffer,
    tx_buf: TxBuffer,
    tx_queue: Vec<EthernetFrame>,
}

impl Rtl8139Driver {
    const fn new() -> Self {
        Self {
            pci_device_bdf: None,
            io_register: None,
            rx_buf: RxBuffer::new(),
            tx_buf: TxBuffer::new(),
            tx_queue: Vec::new(),
        }
    }

    fn io_register(&self) -> Result<&IoRegister> {
        self.io_register
            .as_ref()
            .ok_or(Error::NotInitialized.with_context("I/O register"))
    }

    fn mac_addr(&self) -> Result<EthernetAddress> {
        Ok(self.io_register()?.read_mac_addr().into())
    }

    fn receive_packet(&mut self) -> Result<(EthernetFrame, usize)> {
        self.rx_buf.pop_eth_frame()
    }

    fn send_packet(&mut self, eth_frame: EthernetFrame) -> Result<()> {
        let io_register = self.io_register()?;
        let tx_packet_ptr = self.tx_buf.packet_ptr;

        let boxed_eth_frame = eth_frame.to_vec()?.into_boxed_slice();
        let packet_len = boxed_eth_frame.len();

        io_register.write_tx_start_addr(boxed_eth_frame.as_ptr() as u32, tx_packet_ptr);
        // bit 13: own bit (0 = sned packet)
        let tx_status = packet_len as u32 & 0x1fff;
        io_register.write_tx_status(tx_status, tx_packet_ptr);
        self.tx_buf.push(boxed_eth_frame);

        Ok(())
    }
}

impl Driver for Rtl8139Driver {
    fn info(&self) -> DeviceInfo {
        DeviceInfo::new(NAME)
    }

    fn attach(&mut self) -> Result<()> {
        let d = pci_bus::find_device_by_id(VENDOR_ID, DEVICE_ID)?
            .ok_or(Error::NotFound.with_context("RTL8139 PCI device"))?;

        // enable PCI bus mastering and disable interrupt
        let mut conf_space_header = d.read_conf_space_header()?;
        conf_space_header.command.write_bus_master_enable(true);
        conf_space_header.command.write_int_disable(true);
        d.write_conf_space_header(conf_space_header)?;

        // read I/O port base
        let conf_space = d.read_conf_space_non_bridge_field()?;
        let bars = conf_space.bars()?;
        let (_, mmio_bar) = bars
            .first()
            .ok_or(Error::NotFound.with_context("MMIO BAR"))?;
        let io_port_base: IoPortAddress = match mmio_bar {
            device::pci_bus::conf_space::BaseAddress::Io(addr) => *addr,
            _ => return Err(Error::InvalidData.with_context("BAR type")),
        }
        .into();
        self.io_register = Some(IoRegister::new(io_port_base));
        let io_register = self.io_register()?;

        // start device
        io_register.write_conf1(0x0);

        // software reset
        io_register.write_cmd(0x10);
        loop {
            // checking reset bit
            if io_register.read_cmd() & 0x10 == 0 {
                break;
            }
        }

        // set RX buffer address
        let rx_buf_addr = self.rx_buf.buf_ptr() as u64;
        if !rx_buf_addr.is_multiple_of(16) {
            return Err(Error::NotAligned {
                value: rx_buf_addr as usize,
                align: 16,
            }
            .with_context("RX buffer address"));
        }

        if rx_buf_addr > u32::MAX as u64 {
            return Err(Error::Overflow.with_context("RX buffer address"));
        }

        io_register.write_rx_buf_addr(rx_buf_addr as u32);

        // configre interrupt mask
        io_register.write_int_mask(0x5); // TOK, ROK

        // configure RX buffer
        io_register.write_rx_conf(0xf); // AB+AM+APM+AAP

        // enable rx/tx
        io_register.write_cmd(0x0c); // TE, RE

        let mac_addr = self.mac_addr()?;
        net::set_my_mac_addr(mac_addr)?;

        self.pci_device_bdf = Some(d.bdf());

        Ok(())
    }

    fn poll(&mut self) -> Result<()> {
        let io_register = self.io_register()?;
        let status = io_register.read_int_status();

        // clear TOK and ROK
        io_register.write_int_status(0x5);

        // RX
        // TOK
        if status & (1 << 2) != 0 {
            kdebug!("{}: TOK", NAME);
        }

        // ROK
        if status & 1 != 0 {
            kdebug!("{}: ROK", NAME);
            loop {
                let cmd = self.io_register()?.read_cmd();
                if cmd & 1 != 0 {
                    break;
                }

                let (eth_frame, new_read_ptr) = self.receive_packet()?;
                let payload = eth_frame.payload()?;

                if let Some(reply_payload) = net::receive_eth_payload(payload)? {
                    match reply_payload {
                        EthernetPayload::None => {}
                        _ => {
                            let payload_vec = reply_payload.to_vec();
                            let eth_type = match reply_payload {
                                EthernetPayload::Arp(_) => EthernetType::Arp,
                                EthernetPayload::Ipv4(_) => EthernetType::Ipv4,
                                EthernetPayload::None => unreachable!(),
                            };
                            let reply_eth_frame = EthernetFrame::new_with(
                                eth_frame.src_mac_addr,
                                net::my_mac_addr()?,
                                eth_type,
                                &payload_vec,
                            );

                            self.send_packet(reply_eth_frame)?;
                        }
                    }
                }

                let io_register = self.io_register()?; // re-borrow
                io_register.write_current_addr_packet_read(new_read_ptr as u16);
            }
        }

        // TX
        while let Some(eth_frame) = self.tx_queue.pop() {
            self.send_packet(eth_frame)?;
        }

        Ok(())
    }
}

pub fn probe_and_attach() -> Result<()> {
    RTL8139_DRIVER.try_lock()?.attach()?;
    kinfo!("{}: Attached!", NAME);

    Ok(())
}

pub fn poll_normal() -> Result<()> {
    RTL8139_DRIVER.try_lock()?.poll()
}

pub fn push_eth_frame_to_tx_queue(eth_frame: EthernetFrame) -> Result<()> {
    RTL8139_DRIVER.try_lock()?.tx_queue.push(eth_frame);
    Ok(())
}
