#Build: Fabric Compiler 2020.3-SP3.1, Build 67625, Jan 05 04:16 2021
#Install: C:\pango\PDS_2020.3-SP3.1-ads\bin
#Application name: pds_shell.exe
#OS: Windows 7 6.1.7600
#Hostname: LAPTOP-33JRCVKD
Generated by Fabric Compiler (version 2020.3-SP3.1 build 67625) at Fri Mar 26 11:43:18 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: Timing-3016: Can't find the source timing data for clock 'pclk', please check the path from source clock 'clk_in_50m' to object 'u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1'.
C: Timing-3016: Can't find the source timing data for clock 'axi_clk0', please check the path from source clock 'clk_in_50m' to object 'u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2'.
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'system_internal_clock'  from 'ex_clk_ce_mux[0]/gateop_perm/L3' to: 'ex_clk_ce_mux[0]/gateop_perm/Z'
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi1_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi1_miso' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-SP3.1 <build 67625>)
| Date         : Fri Mar 26 11:43:36 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 7           0  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4050           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               108           1  {ex_clk/opit_0_inv/Q u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          500.000      {0 250}        Generated (system_internal_clock)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          100.000      {0 50}         Generated (system_internal_clock)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          200.000      {0 100}        Generated (system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_50m                  50.000 MHz     291.545 MHz         20.000          3.430         16.570
 pclk                        50.000 MHz     153.116 MHz         20.000          6.531         13.469
 axi_clk0                   100.000 MHz     122.714 MHz         10.000          8.149          1.851
 rx_clki_Inferred             1.000 MHz     147.995 MHz       1000.000          6.757        993.243
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                             10.000 MHz    1360.544 MHz        100.000          0.735         99.265
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  16.570       0.000              0             15
 pclk                   pclk                        13.469       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        14.515       0.000              0             10
 axi_clk0               axi_clk0                     1.851       0.000              0          15398
 rx_clki_Inferred       rx_clki_Inferred           993.243       0.000              0           1447
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    99.265       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    16.040       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.533       0.000              0             15
 pclk                   pclk                         0.343       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.151       0.000              0             10
 axi_clk0               axi_clk0                     0.213       0.000              0          15398
 rx_clki_Inferred       rx_clki_Inferred             0.309       0.000              0           1447
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.827       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.735       0.000              0            128
 axi_clk0               axi_clk0                     4.910       0.000              0           3810
 pclk                   axi_clk0                     5.468       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.369       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.562       0.000              0            128
 axi_clk0               axi_clk0                     0.531       0.000              0           3810
 pclk                   axi_clk0                     2.625       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             1.072       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.291       0.000              0              7
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4050
 rx_clki_Inferred                                  498.376       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                   246.734       0.000              0              1
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    49.142       0.000              0             21
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    98.320       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                  17.209       0.000              0             15
 pclk                   pclk                        14.976       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        15.377       0.000              0             10
 axi_clk0               axi_clk0                     3.117       0.000              0          15398
 rx_clki_Inferred       rx_clki_Inferred           994.573       0.000              0           1447
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    99.350       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    16.124       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m             clk_in_50m                   0.447       0.000              0             15
 pclk                   pclk                         0.314       0.000              0            471
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.196       0.000              0             10
 axi_clk0               axi_clk0                     0.277       0.000              0          15398
 rx_clki_Inferred       rx_clki_Inferred             0.307       0.000              0           1447
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.864       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.165       0.000              0            128
 axi_clk0               axi_clk0                     5.560       0.000              0           3810
 pclk                   axi_clk0                     6.070       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           997.120       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.519       0.000              0            128
 axi_clk0               axi_clk0                     0.513       0.000              0           3810
 pclk                   axi_clk0                     2.427       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             1.039       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_50m                                          9.657       0.000              0              7
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4050
 rx_clki_Inferred                                  498.418       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                   246.811       0.000              0              1
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                    49.136       0.000              0             21
 system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    98.344       0.000              0              1
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.819       4.383         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_32/Q2                     tco                   0.261       4.644 r       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.261       4.905         temp_counter[1]  
                                                         0.281       5.186 r       N3_1/gateop_A2/Cout
                                                         0.000       5.186         _N605            
 CLMS_54_33/Y3                     td                    0.380       5.566 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.416       5.982         N3[3]            
 CLMS_54_29/Y0                     td                    0.164       6.146 r       N209_6/gateop_perm/Z
                                   net (fanout=2)        0.578       6.724         _N24806          
 CLMS_54_41/Y1                     td                    0.276       7.000 r       N209inv/gateop_perm/Z
                                   net (fanout=4)        0.590       7.590         N209_inv         
 CLMA_54_32/D0                                                             r       temp_counter[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.590         Logic Levels: 3  
                                                                                   Logic: 1.362ns(42.470%), Route: 1.845ns(57.530%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.541      23.733         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650      24.383                          
 clock uncertainty                                      -0.050      24.333                          

 Setup time                                             -0.173      24.160                          

 Data required time                                                 24.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.160                          
 Data arrival time                                                  -7.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.570                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.819       4.383         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_32/Q2                     tco                   0.261       4.644 r       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.261       4.905         temp_counter[1]  
                                                         0.281       5.186 r       N3_1/gateop_A2/Cout
                                                         0.000       5.186         _N605            
 CLMS_54_33/Y3                     td                    0.380       5.566 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.416       5.982         N3[3]            
 CLMS_54_29/Y0                     td                    0.164       6.146 r       N209_6/gateop_perm/Z
                                   net (fanout=2)        0.578       6.724         _N24806          
 CLMS_54_41/Y1                     td                    0.276       7.000 r       N209inv/gateop_perm/Z
                                   net (fanout=4)        0.455       7.455         N209_inv         
 CLMA_54_32/C1                                                             r       temp_counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.455         Logic Levels: 3  
                                                                                   Logic: 1.362ns(44.336%), Route: 1.710ns(55.664%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.541      23.733         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650      24.383                          
 clock uncertainty                                      -0.050      24.333                          

 Setup time                                             -0.251      24.082                          

 Data required time                                                 24.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.082                          
 Data arrival time                                                  -7.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.627                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[3]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.819       4.383         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_32/Q2                     tco                   0.261       4.644 r       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.261       4.905         temp_counter[1]  
                                                         0.281       5.186 r       N3_1/gateop_A2/Cout
                                                         0.000       5.186         _N605            
 CLMS_54_33/Y3                     td                    0.380       5.566 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.416       5.982         N3[3]            
 CLMS_54_29/Y0                     td                    0.164       6.146 r       N209_6/gateop_perm/Z
                                   net (fanout=2)        0.578       6.724         _N24806          
 CLMS_54_41/Y1                     td                    0.276       7.000 r       N209inv/gateop_perm/Z
                                   net (fanout=4)        0.455       7.455         N209_inv         
 CLMA_54_32/A1                                                             r       temp_counter[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.455         Logic Levels: 3  
                                                                                   Logic: 1.362ns(44.336%), Route: 1.710ns(55.664%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056      21.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.541      23.733         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650      24.383                          
 clock uncertainty                                      -0.050      24.333                          

 Setup time                                             -0.248      24.085                          

 Data required time                                                 24.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.085                          
 Data arrival time                                                  -7.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.630                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[7]/opit_0_inv_A2Q21/CLK
Endpoint    : temp_counter[7]/opit_0_inv_A2Q21/I01
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.378
  Launch Clock Delay      :  3.728
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.536       3.728         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[7]/opit_0_inv_A2Q21/CLK

 CLMS_54_37/Q2                     tco                   0.223       3.951 f       temp_counter[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.144       4.095         temp_counter[6]  
 CLMS_54_37/C1                                                             f       temp_counter[7]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                              -0.166       3.562                          

 Data required time                                                  3.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.562                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[5]/opit_0_inv_A2Q21/CLK
Endpoint    : temp_counter[5]/opit_0_inv_A2Q21/I01
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.378
  Launch Clock Delay      :  3.728
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.536       3.728         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[5]/opit_0_inv_A2Q21/CLK

 CLMS_54_37/Q0                     tco                   0.223       3.951 f       temp_counter[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.144       4.095         temp_counter[4]  
 CLMS_54_37/A1                                                             f       temp_counter[5]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                              -0.166       3.562                          

 Data required time                                                  3.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.562                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[7]/opit_0_inv_A2Q21/CLK
Endpoint    : temp_counter[7]/opit_0_inv_A2Q21/I11
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.378
  Launch Clock Delay      :  3.728
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.056       1.084 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.536       3.728         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[7]/opit_0_inv_A2Q21/CLK

 CLMS_54_37/Q3                     tco                   0.223       3.951 f       temp_counter[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        0.288       4.239         temp_counter[7]  
 CLMS_54_37/D1                                                             f       temp_counter[7]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   4.239         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.640%), Route: 0.288ns(56.360%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.067       1.260 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.814       4.378         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.650       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                              -0.166       3.562                          

 Data required time                                                  3.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.562                          
 Data arrival time                                                  -4.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.977
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.818       2.295         ntclkbufg_2      
 CLMS_38_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_29/Q0                     tco                   0.261       2.556 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.760       3.316         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_38_36/Y1                     td                    0.276       3.592 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.296       3.888         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N23601
 CLMA_38_40/Y1                     td                    0.169       4.057 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265       4.322         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_38_40/Y3                     td                    0.209       4.531 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]_3/gateop_perm/Z
                                   net (fanout=40)       0.749       5.280         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19830
 CLMA_58_41/Y0                     td                    0.164       5.444 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        1.179       6.623         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                   6.623         Logic Levels: 4  
                                                                                   Logic: 1.079ns(24.931%), Route: 3.249ns(75.069%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      21.977         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.298      22.275                          
 clock uncertainty                                      -0.150      22.125                          

 Setup time                                             -2.033      20.092                          

 Data required time                                                 20.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.092                          
 Data arrival time                                                  -6.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.977
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.818       2.295         ntclkbufg_2      
 CLMS_38_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_29/Q0                     tco                   0.261       2.556 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.760       3.316         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_38_36/Y1                     td                    0.276       3.592 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.296       3.888         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N23601
 CLMA_38_40/Y1                     td                    0.169       4.057 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265       4.322         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_38_40/Y3                     td                    0.209       4.531 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]_3/gateop_perm/Z
                                   net (fanout=40)       0.790       5.321         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19830
 CLMA_58_24/Y2                     td                    0.165       5.486 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.009       6.495         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                   6.495         Logic Levels: 4  
                                                                                   Logic: 1.080ns(25.714%), Route: 3.120ns(74.286%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      21.977         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.298      22.275                          
 clock uncertainty                                      -0.150      22.125                          

 Setup time                                             -2.004      20.121                          

 Data required time                                                 20.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.121                          
 Data arrival time                                                  -6.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.977
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.818       2.295         ntclkbufg_2      
 CLMS_38_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_29/Q0                     tco                   0.261       2.556 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.760       3.316         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_38_36/Y1                     td                    0.276       3.592 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.428       4.020         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N23601
 CLMA_38_40/Y2                     td                    0.284       4.304 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm/Z
                                   net (fanout=1)        0.973       5.277         u_DDR3/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                   5.277         Logic Levels: 2  
                                                                                   Logic: 0.821ns(27.532%), Route: 2.161ns(72.468%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      21.977         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.298      22.275                          
 clock uncertainty                                      -0.150      22.125                          

 Setup time                                             -3.218      18.907                          

 Data required time                                                 18.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.907                          
 Data arrival time                                                  -5.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.300
  Launch Clock Delay      :  1.950
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.545       1.950         ntclkbufg_2      
 CLMS_46_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_46_25/Q0                     tco                   0.224       2.174 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.140       2.314         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4
 CLMA_46_24/M0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D

 Data arrival time                                                   2.314         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.823       2.300         ntclkbufg_2      
 CLMA_46_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.317       1.983                          
 clock uncertainty                                       0.000       1.983                          

 Hold time                                              -0.012       1.971                          

 Data required time                                                  1.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.971                          
 Data arrival time                                                  -2.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  1.937
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.532       1.937         ntclkbufg_2      
 CLMA_42_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_42_33/Q0                     tco                   0.224       2.161 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.174       2.335         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0]
 CLMA_46_32/M2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   2.335         Logic Levels: 0  
                                                                                   Logic: 0.224ns(56.281%), Route: 0.174ns(43.719%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.813       2.290         ntclkbufg_2      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.298       1.992                          
 clock uncertainty                                       0.000       1.992                          

 Hold time                                              -0.012       1.980                          

 Data required time                                                  1.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.980                          
 Data arrival time                                                  -2.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  1.940
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.535       1.940         ntclkbufg_2      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/CLK

 CLMA_46_32/Q0                     tco                   0.224       2.164 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       2.302         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0]
 CLMA_46_32/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/D

 Data arrival time                                                   2.302         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.813       2.290         ntclkbufg_2      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.350       1.940                          
 clock uncertainty                                       0.000       1.940                          

 Hold time                                              -0.012       1.928                          

 Data required time                                                  1.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.928                          
 Data arrival time                                                  -2.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.423         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.423         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404       3.827 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.505       5.332         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_37/Y3                     td                    0.276       5.608 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.420       6.028         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_46_32/Y2                     td                    0.165       6.193 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.261       6.454         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24046
 CLMA_46_32/Y0                     td                    0.164       6.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.375       6.993         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_46_36/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.993         Logic Levels: 3  
                                                                                   Logic: 2.009ns(43.961%), Route: 2.561ns(56.039%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.530      21.935         ntclkbufg_2      
 CLMA_46_36/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.935                          
 clock uncertainty                                      -0.150      21.785                          

 Setup time                                             -0.277      21.508                          

 Data required time                                                 21.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.508                          
 Data arrival time                                                  -6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.423         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.423         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404       3.827 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.505       5.332         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_37/Y3                     td                    0.276       5.608 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.420       6.028         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_46_32/Y2                     td                    0.165       6.193 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.261       6.454         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24046
 CLMA_46_32/Y0                     td                    0.164       6.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.375       6.993         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_46_36/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.993         Logic Levels: 3  
                                                                                   Logic: 2.009ns(43.961%), Route: 2.561ns(56.039%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.530      21.935         ntclkbufg_2      
 CLMA_46_36/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.935                          
 clock uncertainty                                      -0.150      21.785                          

 Setup time                                             -0.277      21.508                          

 Data required time                                                 21.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.508                          
 Data arrival time                                                  -6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.935
  Launch Clock Delay      :  2.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.423         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.423         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404       3.827 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.505       5.332         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_37/Y3                     td                    0.276       5.608 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.420       6.028         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_46_32/Y2                     td                    0.165       6.193 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.261       6.454         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24046
 CLMA_46_32/Y0                     td                    0.164       6.618 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.375       6.993         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_46_36/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.993         Logic Levels: 3  
                                                                                   Logic: 2.009ns(43.961%), Route: 2.561ns(56.039%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.530      21.935         ntclkbufg_2      
 CLMA_46_36/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.935                          
 clock uncertainty                                      -0.150      21.785                          

 Setup time                                             -0.277      21.508                          

 Data required time                                                 21.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.508                          
 Data arrival time                                                  -6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.304
  Launch Clock Delay      :  2.025
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892       0.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.025         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.025         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092       3.117 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.472       3.589         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/M1                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                   3.589         Logic Levels: 0  
                                                                                   Logic: 1.092ns(69.821%), Route: 0.472ns(30.179%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       2.304         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.304                          
 clock uncertainty                                       0.150       2.454                          

 Hold time                                              -0.016       2.438                          

 Data required time                                                  2.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.438                          
 Data arrival time                                                  -3.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.274
  Launch Clock Delay      :  2.025
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892       0.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.025         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.025         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030       3.055 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.614       3.669         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_69/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.669         Logic Levels: 0  
                                                                                   Logic: 1.030ns(62.652%), Route: 0.614ns(37.348%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       2.274         ntclkbufg_2      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.274                          
 clock uncertainty                                       0.150       2.424                          

 Hold time                                              -0.125       2.299                          

 Data required time                                                  2.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.299                          
 Data arrival time                                                  -3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.284
  Launch Clock Delay      :  2.025
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892       0.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       2.025         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       2.025         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030       3.055 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.598       3.653         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_76/C1                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.653         Logic Levels: 0  
                                                                                   Logic: 1.030ns(63.268%), Route: 0.598ns(36.732%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       2.284         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.284                          
 clock uncertainty                                       0.150       2.434                          

 Hold time                                              -0.166       2.268                          

 Data required time                                                  2.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.268                          
 Data arrival time                                                  -3.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.957
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.810       2.287         ntclkbufg_3      
 DRM_62_188/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_188/QA1[1]                 tco                   2.045       4.332 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.583       4.915         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334       5.249 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       5.249         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_54_200/COUT                  td                    0.097       5.346 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.346         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060       5.406 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       5.406         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_54_204/COUT                  td                    0.097       5.503 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.503         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_54_208/Y1                    td                    0.340       5.843 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.296       6.139         _N17             
 CLMA_50_208/Y1                    td                    0.209       6.348 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.263       6.611         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_209/Y1                    td                    0.169       6.780 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.301       7.081         u_integration_kit_dbg/u_ahb_mux/_N25169
 CLMA_50_200/Y1                    td                    0.169       7.250 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=104)      0.778       8.028         HREADY           
 CLMA_42_200/Y1                    td                    0.207       8.235 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_115/gateop/F
                                   net (fanout=1)        0.991       9.226         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16541
 CLMA_22_216/Y1                    td                    0.207       9.433 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_5/gateop/F
                                   net (fanout=1)        0.262       9.695         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16534
 CLMA_22_216/Y3                    td                    0.169       9.864 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_106/gateop_perm/Z
                                   net (fanout=1)        0.260      10.124         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16526
 CLMA_22_216/A4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.124         Logic Levels: 9  
                                                                                   Logic: 4.103ns(52.354%), Route: 3.734ns(47.646%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.552      11.957         ntclkbufg_3      
 CLMA_22_216/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      12.255                          
 clock uncertainty                                      -0.150      12.105                          

 Setup time                                             -0.130      11.975                          

 Data required time                                                 11.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.975                          
 Data arrival time                                                 -10.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.948
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.810       2.287         ntclkbufg_3      
 DRM_62_188/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_188/QA1[1]                 tco                   2.045       4.332 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.583       4.915         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334       5.249 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       5.249         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_54_200/COUT                  td                    0.097       5.346 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.346         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060       5.406 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       5.406         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_54_204/COUT                  td                    0.097       5.503 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.503         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_54_208/Y1                    td                    0.340       5.843 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.296       6.139         _N17             
 CLMA_50_208/Y1                    td                    0.209       6.348 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.263       6.611         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_209/Y1                    td                    0.169       6.780 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.301       7.081         u_integration_kit_dbg/u_ahb_mux/_N25169
 CLMA_50_200/Y1                    td                    0.169       7.250 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=104)      1.031       8.281         HREADY           
 CLMA_46_148/Y3                    td                    0.169       8.450 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[7]/gateop_perm/Z
                                   net (fanout=1)        0.291       8.741         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5230
 CLMA_42_144/Y3                    td                    0.169       8.910 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[7]/gateop/Z
                                   net (fanout=5)        1.025       9.935         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [7]
 DRM_34_84/ADB0[12]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]

 Data arrival time                                                   9.935         Logic Levels: 8  
                                                                                   Logic: 3.858ns(50.445%), Route: 3.790ns(49.555%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.543      11.948         ntclkbufg_3      
 DRM_34_84/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.072      12.020                          
 clock uncertainty                                      -0.150      11.870                          

 Setup time                                              0.016      11.886                          

 Data required time                                                 11.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.886                          
 Data arrival time                                                  -9.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[5]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.948
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.810       2.287         ntclkbufg_3      
 DRM_62_188/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_188/QA1[1]                 tco                   2.045       4.332 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.583       4.915         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.334       5.249 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       5.249         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_54_200/COUT                  td                    0.097       5.346 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.346         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.060       5.406 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       5.406         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_54_204/COUT                  td                    0.097       5.503 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.503         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_54_208/Y1                    td                    0.340       5.843 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.296       6.139         _N17             
 CLMA_50_208/Y1                    td                    0.209       6.348 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.263       6.611         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_209/Y1                    td                    0.169       6.780 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.301       7.081         u_integration_kit_dbg/u_ahb_mux/_N25169
 CLMA_50_200/Y1                    td                    0.169       7.250 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=104)      0.877       8.127         HREADY           
 CLMA_42_156/Y1                    td                    0.169       8.296 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[0]/gateop_perm/Z
                                   net (fanout=1)        0.292       8.588         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5223
 CLMA_38_152/Y1                    td                    0.169       8.757 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[0]/gateop_perm/Z
                                   net (fanout=5)        1.148       9.905         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [0]
 DRM_34_84/ADB0[5]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[5]

 Data arrival time                                                   9.905         Logic Levels: 8  
                                                                                   Logic: 3.858ns(50.643%), Route: 3.760ns(49.357%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.543      11.948         ntclkbufg_3      
 DRM_34_84/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.072      12.020                          
 clock uncertainty                                      -0.150      11.870                          

 Setup time                                              0.016      11.886                          

 Data required time                                                 11.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.886                          
 Data arrival time                                                  -9.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  1.928
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.523       1.928         ntclkbufg_3      
 CLMA_50_201/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_50_201/Q1                    tco                   0.223       2.151 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.467       2.618         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_54_217/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M1

 Data arrival time                                                   2.618         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.319%), Route: 0.467ns(67.681%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.824       2.301         ntclkbufg_3      
 CLMS_54_217/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/WCLK
 clock pessimism                                        -0.298       2.003                          
 clock uncertainty                                       0.000       2.003                          

 Hold time                                               0.402       2.405                          

 Data required time                                                  2.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.405                          
 Data arrival time                                                  -2.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  1.928
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.523       1.928         ntclkbufg_3      
 CLMA_50_201/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_50_201/Q1                    tco                   0.223       2.151 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.467       2.618         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_54_217/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/gateop/M1

 Data arrival time                                                   2.618         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.319%), Route: 0.467ns(67.681%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.824       2.301         ntclkbufg_3      
 CLMS_54_217/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/gateop/WCLK
 clock pessimism                                        -0.298       2.003                          
 clock uncertainty                                       0.000       2.003                          

 Hold time                                               0.402       2.405                          

 Data required time                                                  2.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.405                          
 Data arrival time                                                  -2.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_14/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.300
  Launch Clock Delay      :  1.928
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.523       1.928         ntclkbufg_3      
 CLMA_50_201/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_50_201/Q0                    tco                   0.223       2.151 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.480       2.631         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_46_221/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_14/gateop/M0

 Data arrival time                                                   2.631         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.721%), Route: 0.480ns(68.279%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.823       2.300         ntclkbufg_3      
 CLMS_46_221/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_14/gateop/WCLK
 clock pessimism                                        -0.298       2.002                          
 clock uncertainty                                       0.000       2.002                          

 Hold time                                               0.402       2.404                          

 Data required time                                                  2.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.404                          
 Data arrival time                                                  -2.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  6.475
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.855       6.475         rx_clki_clkbufg  
 CLMA_146_277/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK

 CLMA_146_277/Q0                   tco                   0.261       6.736 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.275       8.011         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [15]
 CLMA_130_237/Y2                   td                    0.165       8.176 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.418       8.594         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24450
 CLMA_134_240/Y2                   td                    0.165       8.759 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.418       9.177         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24453
 CLMA_130_237/Y1                   td                    0.209       9.386 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=34)       0.622      10.008         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20122
 CLMA_146_229/Y0                   td                    0.214      10.222 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=1)        0.415      10.637         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMA_146_233/Y0                   td                    0.214      10.851 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_2/gateop/F
                                   net (fanout=1)        0.261      11.112         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23943
 CLMA_146_232/Y2                   td                    0.384      11.496 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.721      12.217         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N2287
 CLMA_138_245/Y1                   td                    0.377      12.594 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/gateop_perm/Z
                                   net (fanout=1)        0.427      13.021         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
 CLMA_138_252/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.021         Logic Levels: 7  
                                                                                   Logic: 1.989ns(30.385%), Route: 4.557ns(69.615%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.598    1005.533         rx_clki_clkbufg  
 CLMA_138_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.447                          
 clock uncertainty                                      -0.050    1006.397                          

 Setup time                                             -0.133    1006.264                          

 Data required time                                               1006.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.264                          
 Data arrival time                                                 -13.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  6.475
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.855       6.475         rx_clki_clkbufg  
 CLMA_146_277/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK

 CLMA_146_277/Q0                   tco                   0.261       6.736 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.275       8.011         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [15]
 CLMA_130_237/Y2                   td                    0.165       8.176 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.418       8.594         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24450
 CLMA_134_240/Y2                   td                    0.165       8.759 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.418       9.177         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24453
 CLMA_130_237/Y1                   td                    0.209       9.386 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=34)       0.757      10.143         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20122
 CLMA_138_236/Y2                   td                    0.284      10.427 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_7/gateop/F
                                   net (fanout=1)        0.572      10.999         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [7]
 CLMS_142_245/COUT                 td                    0.427      11.426 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.426         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      11.486 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      11.486         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMS_142_249/Y3                   td                    0.340      11.826 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.420      12.246         _N27             
 CLMA_138_252/B3                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L3

 Data arrival time                                                  12.246         Logic Levels: 6  
                                                                                   Logic: 1.911ns(33.114%), Route: 3.860ns(66.886%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.598    1005.533         rx_clki_clkbufg  
 CLMA_138_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.914    1006.447                          
 clock uncertainty                                      -0.050    1006.397                          

 Setup time                                             -0.341    1006.056                          

 Data required time                                               1006.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.056                          
 Data arrival time                                                 -12.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.516
  Launch Clock Delay      :  6.490
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.870       6.490         rx_clki_clkbufg  
 CLMA_146_264/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK

 CLMA_146_264/Q1                   tco                   0.261       6.751 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.095       7.846         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
 CLMA_130_237/Y0                   td                    0.383       8.229 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_12/gateop_perm/Z
                                   net (fanout=1)        0.261       8.490         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24025
 CLMA_130_237/Y3                   td                    0.276       8.766 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_15/gateop_perm/Z
                                   net (fanout=1)        0.415       9.181         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24028
 CLMA_134_240/Y1                   td                    0.169       9.350 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_16/gateop/Z
                                   net (fanout=11)       0.424       9.774         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19577
 CLMA_130_240/Y3                   td                    0.276      10.050 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_4/gateop_perm/Z
                                   net (fanout=1)        0.420      10.470         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23528
 CLMS_126_245/Y2                   td                    0.165      10.635 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_5/gateop_perm/Z
                                   net (fanout=1)        0.741      11.376         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18706
 CLMS_126_245/Y0                   td                    0.214      11.590 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_25/gateop_perm/Z
                                   net (fanout=1)        0.419      12.009         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18696
 CLMA_130_245/C4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.009         Logic Levels: 6  
                                                                                   Logic: 1.744ns(31.600%), Route: 3.775ns(68.400%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.581    1005.516         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.201                          
 clock uncertainty                                      -0.050    1006.151                          

 Setup time                                             -0.133    1006.018                          

 Data required time                                               1006.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.018                          
 Data arrival time                                                 -12.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.452
  Launch Clock Delay      :  5.501
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.566       5.501         rx_clki_clkbufg  
 CLMS_114_269/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/CLK

 CLMS_114_269/Q3                   tco                   0.223       5.724 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[2]/opit_0/Q
                                   net (fanout=1)        0.260       5.984         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [2]
 DRM_122_268/DA0[2]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   5.984         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.832       6.452         rx_clki_clkbufg  
 DRM_122_268/CLKA[0]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.914       5.538                          
 clock uncertainty                                       0.000       5.538                          

 Hold time                                               0.137       5.675                          

 Data required time                                                  5.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.675                          
 Data arrival time                                                  -5.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.479
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMS_102_249/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/CLK

 CLMS_102_249/Q3                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1[6]/opit_0/Q
                                   net (fanout=1)        0.335       6.093         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d1 [6]
 CLMA_106_244/M2                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/D

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.223ns(39.964%), Route: 0.335ns(60.036%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.859       6.479         rx_clki_clkbufg  
 CLMA_106_244/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d2[6]/opit_0/CLK
 clock pessimism                                        -0.685       5.794                          
 clock uncertainty                                       0.000       5.794                          

 Hold time                                              -0.016       5.778                          

 Data required time                                                  5.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.778                          
 Data arrival time                                                  -6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d4/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.484
  Launch Clock Delay      :  5.518
  Clock Pessimism Removal :  -0.966

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.583       5.518         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/CLK

 CLMA_118_252/Q3                   tco                   0.223       5.741 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/Q
                                   net (fanout=1)        0.144       5.885         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3
 CLMA_118_252/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d4/opit_0/D

 Data arrival time                                                   5.885         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.864       6.484         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d4/opit_0/CLK
 clock pessimism                                        -0.966       5.518                          
 clock uncertainty                                       0.000       5.518                          

 Hold time                                               0.033       5.551                          

 Data required time                                                  5.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.551                          
 Data arrival time                                                  -5.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.089
  Launch Clock Delay      :  2.488
  Clock Pessimism Removal :  0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       2.488         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       2.952 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.952         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.952         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_54_48/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892     100.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     101.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     101.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     102.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064     102.089         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.398     102.487                          
 clock uncertainty                                      -0.150     102.337                          

 Setup time                                             -0.120     102.217                          

 Data required time                                                102.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.217                          
 Data arrival time                                                  -2.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.089
  Launch Clock Delay      :  2.488
  Clock Pessimism Removal :  0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       2.488         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       2.952 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.952         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.952         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_54_48/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892     100.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     101.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     101.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     102.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064     102.089         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.398     102.487                          
 clock uncertainty                                      -0.150     102.337                          

 Setup time                                             -0.120     102.217                          

 Data required time                                                102.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.217                          
 Data arrival time                                                  -2.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.089
  Launch Clock Delay      :  2.488
  Clock Pessimism Removal :  0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       2.488         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       2.952 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.952         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.952         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_54_48/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892     100.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     101.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     101.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     102.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064     102.089         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.398     102.487                          
 clock uncertainty                                      -0.150     102.337                          

 Setup time                                             -0.120     102.217                          

 Data required time                                                102.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.217                          
 Data arrival time                                                  -2.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.511
  Launch Clock Delay      :  2.078
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892       0.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       2.078         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       2.454 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.454         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.454         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       2.511         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.398       2.113                          
 clock uncertainty                                       0.000       2.113                          

 Hold time                                              -0.074       2.039                          

 Data required time                                                  2.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.039                          
 Data arrival time                                                  -2.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.511
  Launch Clock Delay      :  2.078
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892       0.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       2.078         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       2.454 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.454         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.454         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       2.511         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.398       2.113                          
 clock uncertainty                                       0.000       2.113                          

 Hold time                                              -0.074       2.039                          

 Data required time                                                  2.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.039                          
 Data arrival time                                                  -2.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.511
  Launch Clock Delay      :  2.078
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892       0.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459       1.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       1.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       2.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       2.078         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       2.454 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.454         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.454         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089       1.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541       1.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       2.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       2.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       2.511         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.398       2.113                          
 clock uncertainty                                       0.000       2.113                          

 Hold time                                              -0.074       2.039                          

 Data required time                                                  2.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.039                          
 Data arrival time                                                  -2.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.025
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     180.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.792     182.269         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_64/Q0                     tco                   0.261     182.530 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.384     185.914         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                 185.914         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.160%), Route: 3.384ns(92.840%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892     200.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     201.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     201.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     202.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.025         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.025         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.025                          
 clock uncertainty                                      -0.150     201.875                          

 Setup time                                              0.079     201.954                          

 Data required time                                                201.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.954                          
 Data arrival time                                                -185.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.025
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     180.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807     182.284         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q1                     tco                   0.261     182.545 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.701     185.246         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                 185.246         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.812%), Route: 2.701ns(91.188%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892     200.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     201.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     201.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     202.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.025         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.025         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.025                          
 clock uncertainty                                      -0.150     201.875                          

 Setup time                                             -0.568     201.307                          

 Data required time                                                201.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.307                          
 Data arrival time                                                -185.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.025
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     180.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807     182.284         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q0                     tco                   0.261     182.545 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.535     185.080         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                 185.080         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.335%), Route: 2.535ns(90.665%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.892     200.892         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.459     201.351 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414     201.765         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260     202.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.025         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.025 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.025         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.025                          
 clock uncertainty                                      -0.150     201.875                          

 Setup time                                             -0.564     201.311                          

 Data required time                                                201.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.311                          
 Data arrival time                                                -185.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.481  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.423
  Launch Clock Delay      :  1.942
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405     200.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.537     201.942         ntclkbufg_2      
 CLMA_42_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_42_28/Q2                     tco                   0.224     202.166 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.893     204.059         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                 204.059         Logic Levels: 0  
                                                                                   Logic: 0.224ns(10.581%), Route: 1.893ns(89.419%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089     201.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541     201.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487     202.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306     202.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.423         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.423         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.423                          
 clock uncertainty                                       0.150     202.573                          

 Hold time                                               0.659     203.232                          

 Data required time                                                203.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.232                          
 Data arrival time                                                -204.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.423
  Launch Clock Delay      :  1.934
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405     200.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.529     201.934         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_76/Q3                     tco                   0.223     202.157 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.272     202.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_84/Y3                     td                    0.156     202.585 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        1.548     204.133         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                 204.133         Logic Levels: 1  
                                                                                   Logic: 0.379ns(17.235%), Route: 1.820ns(82.765%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089     201.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541     201.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487     202.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306     202.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.423         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.423         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.423                          
 clock uncertainty                                       0.150     202.573                          

 Hold time                                               0.600     203.173                          

 Data required time                                                203.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.173                          
 Data arrival time                                                -204.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.499  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.423
  Launch Clock Delay      :  1.924
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405     200.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519     201.924         ntclkbufg_2      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.224     202.148 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.097     204.245         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                 204.245         Logic Levels: 0  
                                                                                   Logic: 0.224ns(9.651%), Route: 2.097ns(90.349%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        1.089     201.089         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.541     201.630 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487     202.117         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306     202.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     202.423         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     202.423 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     202.423         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     202.423                          
 clock uncertainty                                       0.150     202.573                          

 Hold time                                               0.651     203.224                          

 Data required time                                                203.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.224                          
 Data arrival time                                                -204.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.823       2.300         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.261       2.561 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.505       4.066         u_DDR3/global_reset_n
 CLMA_38_80/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS

 Data arrival time                                                   4.066         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.779%), Route: 1.505ns(85.221%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.525      21.930         ntclkbufg_2      
 CLMA_38_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/CLK
 clock pessimism                                         0.298      22.228                          
 clock uncertainty                                      -0.150      22.078                          

 Recovery time                                          -0.277      21.801                          

 Data required time                                                 21.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.801                          
 Data arrival time                                                  -4.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[7]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.823       2.300         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.261       2.561 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.505       4.066         u_DDR3/global_reset_n
 CLMA_38_80/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[7]/opit_0_inv/RS

 Data arrival time                                                   4.066         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.779%), Route: 1.505ns(85.221%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.525      21.930         ntclkbufg_2      
 CLMA_38_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[7]/opit_0_inv/CLK
 clock pessimism                                         0.298      22.228                          
 clock uncertainty                                      -0.150      22.078                          

 Recovery time                                          -0.277      21.801                          

 Data required time                                                 21.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.801                          
 Data arrival time                                                  -4.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.930
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.823       2.300         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.261       2.561 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.505       4.066         u_DDR3/global_reset_n
 CLMA_38_80/RS                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS

 Data arrival time                                                   4.066         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.779%), Route: 1.505ns(85.221%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      20.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.525      21.930         ntclkbufg_2      
 CLMA_38_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/CLK
 clock pessimism                                         0.298      22.228                          
 clock uncertainty                                      -0.150      22.078                          

 Recovery time                                          -0.277      21.801                          

 Data required time                                                 21.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.801                          
 Data arrival time                                                  -4.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  1.950
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.545       1.950         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.223       2.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.273       2.446         u_DDR3/global_reset_n
 CLMA_38_16/RSCO                   td                    0.104       2.550 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.550         _N1075           
 CLMA_38_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.550         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.500%), Route: 0.273ns(45.500%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.828       2.305         ntclkbufg_2      
 CLMA_38_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.988                          
 clock uncertainty                                       0.000       1.988                          

 Removal time                                            0.000       1.988                          

 Data required time                                                  1.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.988                          
 Data arrival time                                                  -2.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  1.950
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.545       1.950         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.223       2.173 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.273       2.446         u_DDR3/global_reset_n
 CLMA_38_16/RSCO                   td                    0.104       2.550 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.550         _N1075           
 CLMA_38_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.550         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.500%), Route: 0.273ns(45.500%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.828       2.305         ntclkbufg_2      
 CLMA_38_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.988                          
 clock uncertainty                                       0.000       1.988                          

 Removal time                                            0.000       1.988                          

 Data required time                                                  1.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.988                          
 Data arrival time                                                  -2.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  1.955
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.550       1.955         ntclkbufg_2      
 CLMA_38_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_20/Q0                     tco                   0.223       2.178 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.275       2.453         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_29/RSCO                   td                    0.104       2.557 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.557         _N1084           
 CLMS_38_33/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.557         Logic Levels: 1  
                                                                                   Logic: 0.327ns(54.319%), Route: 0.275ns(45.681%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.813       2.290         ntclkbufg_2      
 CLMS_38_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.317       1.973                          
 clock uncertainty                                       0.000       1.973                          

 Removal time                                            0.000       1.973                          

 Data required time                                                  1.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.973                          
 Data arrival time                                                  -2.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[18]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.923
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.831       2.308         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.261       2.569 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     4.089       6.658         SYSRESETn        
 CLMA_42_304/RS                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.658         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.000%), Route: 4.089ns(94.000%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.518      11.923         ntclkbufg_3      
 CLMA_42_304/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072      11.995                          
 clock uncertainty                                      -0.150      11.845                          

 Recovery time                                          -0.277      11.568                          

 Data required time                                                 11.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.568                          
 Data arrival time                                                  -6.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.923
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.831       2.308         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.261       2.569 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     4.089       6.658         SYSRESETn        
 CLMA_42_304/RS                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.658         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.000%), Route: 4.089ns(94.000%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.518      11.923         ntclkbufg_3      
 CLMA_42_304/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072      11.995                          
 clock uncertainty                                      -0.150      11.845                          

 Recovery time                                          -0.277      11.568                          

 Data required time                                                 11.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.568                          
 Data arrival time                                                  -6.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.923
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.831       2.308         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.261       2.569 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     4.089       6.658         SYSRESETn        
 CLMA_42_304/RS                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.658         Logic Levels: 0  
                                                                                   Logic: 0.261ns(6.000%), Route: 4.089ns(94.000%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.518      11.923         ntclkbufg_3      
 CLMA_42_304/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072      11.995                          
 clock uncertainty                                      -0.150      11.845                          

 Recovery time                                          -0.277      11.568                          

 Data required time                                                 11.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.568                          
 Data arrival time                                                  -6.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  1.958
  Clock Pessimism Removal :  -0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.553       1.958         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.223       2.181 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     0.507       2.688         SYSRESETn        
 CLMA_126_116/RSCO                 td                    0.104       2.792 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       2.792         _N796            
 CLMA_126_120/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[1]/opit_0_inv/RS

 Data arrival time                                                   2.792         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.209%), Route: 0.507ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.856       2.333         ntclkbufg_3      
 CLMA_126_120/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[1]/opit_0_inv/CLK
 clock pessimism                                        -0.072       2.261                          
 clock uncertainty                                       0.000       2.261                          

 Removal time                                            0.000       2.261                          

 Data required time                                                  2.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.261                          
 Data arrival time                                                  -2.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  1.958
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.553       1.958         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.223       2.181 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     0.161       2.342         SYSRESETn        
 CLMS_126_145/RS                                                           f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.342         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.831       2.308         ntclkbufg_3      
 CLMS_126_145/CLK                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.991                          
 clock uncertainty                                       0.000       1.991                          

 Removal time                                           -0.211       1.780                          

 Data required time                                                  1.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.780                          
 Data arrival time                                                  -2.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  1.958
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       0.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.553       1.958         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.223       2.181 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     0.161       2.342         SYSRESETn        
 CLMS_126_145/RS                                                           f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.342         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.831       2.308         ntclkbufg_3      
 CLMS_126_145/CLK                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.991                          
 clock uncertainty                                       0.000       1.991                          

 Removal time                                           -0.211       1.780                          

 Data required time                                                  1.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.780                          
 Data arrival time                                                  -2.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.562                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.971
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       2.276         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.261       2.537 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.880       5.417         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.282       5.699 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.377       6.076         u_rst_gen/N3     
 CLMA_130_137/RS                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   6.076         Logic Levels: 1  
                                                                                   Logic: 0.543ns(14.289%), Route: 3.257ns(85.711%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.566      11.971         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.971                          
 clock uncertainty                                      -0.150      11.821                          

 Recovery time                                          -0.277      11.544                          

 Data required time                                                 11.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.544                          
 Data arrival time                                                  -6.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.971
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       2.276         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.261       2.537 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.880       5.417         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.282       5.699 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.377       6.076         u_rst_gen/N3     
 CLMA_130_137/RS                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   6.076         Logic Levels: 1  
                                                                                   Logic: 0.543ns(14.289%), Route: 3.257ns(85.711%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.566      11.971         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.971                          
 clock uncertainty                                      -0.150      11.821                          

 Recovery time                                          -0.277      11.544                          

 Data required time                                                 11.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.544                          
 Data arrival time                                                  -6.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.966
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       0.477         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.477 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.799       2.276         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.261       2.537 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.880       5.417         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.282       5.699 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.377       6.076         u_rst_gen/N3     
 CLMA_130_137/RSCO                 td                    0.118       6.194 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.194         _N1085           
 CLMA_130_141/RSCI                                                         r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   6.194         Logic Levels: 2  
                                                                                   Logic: 0.661ns(16.871%), Route: 3.257ns(83.129%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      10.405         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.405 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.561      11.966         ntclkbufg_3      
 CLMA_130_141/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.966                          
 clock uncertainty                                      -0.150      11.816                          

 Recovery time                                           0.000      11.816                          

 Data required time                                                 11.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.816                          
 Data arrival time                                                  -6.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.316
  Launch Clock Delay      :  1.926
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       1.926         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.223       2.149 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.329       4.478         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.226       4.704 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.283       4.987         u_rst_gen/N3     
 CLMA_130_137/RSCO                 td                    0.104       5.091 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.091         _N1085           
 CLMA_130_141/RSCI                                                         r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   5.091         Logic Levels: 2  
                                                                                   Logic: 0.553ns(17.472%), Route: 2.612ns(82.528%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.839       2.316         ntclkbufg_3      
 CLMA_130_141/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       2.316                          
 clock uncertainty                                       0.150       2.466                          

 Removal time                                            0.000       2.466                          

 Data required time                                                  2.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.466                          
 Data arrival time                                                  -5.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.321
  Launch Clock Delay      :  1.926
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       1.926         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.223       2.149 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.329       4.478         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.234       4.712 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.277       4.989         u_rst_gen/N3     
 CLMA_130_137/RS                                                           f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   4.989         Logic Levels: 1  
                                                                                   Logic: 0.457ns(14.920%), Route: 2.606ns(85.080%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.844       2.321         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       2.321                          
 clock uncertainty                                       0.150       2.471                          

 Removal time                                           -0.211       2.260                          

 Data required time                                                  2.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.260                          
 Data arrival time                                                  -4.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.729                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.321
  Launch Clock Delay      :  1.926
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       0.405         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.405 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.521       1.926         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.223       2.149 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.329       4.478         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.234       4.712 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.277       4.989         u_rst_gen/N3     
 CLMA_130_137/RS                                                           f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   4.989         Logic Levels: 1  
                                                                                   Logic: 0.457ns(14.920%), Route: 2.606ns(85.080%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.844       2.321         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       2.321                          
 clock uncertainty                                       0.150       2.471                          

 Removal time                                           -0.211       2.260                          

 Data required time                                                  2.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.260                          
 Data arrival time                                                  -4.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.729                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.461
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.838       6.458         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.261       6.719 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.291       7.010         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.377       7.387 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       2.063       9.450         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_301/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.450         Logic Levels: 1  
                                                                                   Logic: 0.638ns(21.324%), Route: 2.354ns(78.676%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526    1005.461         rx_clki_clkbufg  
 CLMS_114_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.146                          
 clock uncertainty                                      -0.050    1006.096                          

 Recovery time                                          -0.277    1005.819                          

 Data required time                                               1005.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.819                          
 Data arrival time                                                  -9.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[4]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.461
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.838       6.458         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.261       6.719 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.291       7.010         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.377       7.387 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       2.063       9.450         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_301/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.450         Logic Levels: 1  
                                                                                   Logic: 0.638ns(21.324%), Route: 2.354ns(78.676%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526    1005.461         rx_clki_clkbufg  
 CLMS_114_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.146                          
 clock uncertainty                                      -0.050    1006.096                          

 Recovery time                                          -0.277    1005.819                          

 Data required time                                               1005.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.819                          
 Data arrival time                                                  -9.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.461
  Launch Clock Delay      :  6.458
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.838       6.458         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.261       6.719 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.291       7.010         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.377       7.387 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       2.063       9.450         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_301/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.450         Logic Levels: 1  
                                                                                   Logic: 0.638ns(21.324%), Route: 2.354ns(78.676%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.526    1005.461         rx_clki_clkbufg  
 CLMS_114_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.146                          
 clock uncertainty                                      -0.050    1006.096                          

 Recovery time                                          -0.277    1005.819                          

 Data required time                                               1005.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.819                          
 Data arrival time                                                  -9.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.484
  Launch Clock Delay      :  5.495
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560       5.495         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.223       5.718 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.175       5.893         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.288       6.181 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       0.479       6.660         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/RS

 Data arrival time                                                   6.660         Logic Levels: 1  
                                                                                   Logic: 0.511ns(43.863%), Route: 0.654ns(56.137%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.864       6.484         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/CLK
 clock pessimism                                        -0.685       5.799                          
 clock uncertainty                                       0.000       5.799                          

 Removal time                                           -0.211       5.588                          

 Data required time                                                  5.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.588                          
 Data arrival time                                                  -6.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.484
  Launch Clock Delay      :  5.495
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560       5.495         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.223       5.718 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.175       5.893         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.288       6.181 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       0.479       6.660         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.660         Logic Levels: 1  
                                                                                   Logic: 0.511ns(43.863%), Route: 0.654ns(56.137%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.864       6.484         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.685       5.799                          
 clock uncertainty                                       0.000       5.799                          

 Removal time                                           -0.211       5.588                          

 Data required time                                                  5.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.588                          
 Data arrival time                                                  -6.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.484
  Launch Clock Delay      :  5.495
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.560       5.495         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.223       5.718 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.175       5.893         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.288       6.181 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       0.479       6.660         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/RS

 Data arrival time                                                   6.660         Logic Levels: 1  
                                                                                   Logic: 0.511ns(43.863%), Route: 0.654ns(56.137%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.864       6.484         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/CLK
 clock pessimism                                        -0.685       5.799                          
 clock uncertainty                                       0.000       5.799                          

 Removal time                                           -0.211       5.588                          

 Data required time                                                  5.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.588                          
 Data arrival time                                                  -6.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.812       2.289         ntclkbufg_3      
 CLMA_102_80/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_102_80/Q1                    tco                   0.261       2.550 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.425       2.975         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_102_76/Y3                    td                    0.377       3.352 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.261       3.613         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23759
 CLMA_102_76/Y2                    td                    0.165       3.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=2)        0.577       4.355         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_98_65/Y3                     td                    0.276       4.631 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.431       5.062         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_98_72/Y0                     td                    0.174       5.236 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        4.438       9.674         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122       9.796 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.796         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      12.516 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      12.606         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  12.606         Logic Levels: 6  
                                                                                   Logic: 4.095ns(39.692%), Route: 6.222ns(60.308%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[1]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.813       2.290         ntclkbufg_3      
 CLMA_94_76/CLK                                                            r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[1]/opit_0_inv/CLK

 CLMA_94_76/Q0                     tco                   0.261       2.551 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[1]/opit_0_inv/Q
                                   net (fanout=10)       0.422       2.973         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [1]
 CLMS_94_73/Y0                     td                    0.282       3.255 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N271/gateop_perm/Z
                                   net (fanout=2)        0.430       3.685         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [4]
                                                         0.382       4.067 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       4.067         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMS_94_77/Y2                     td                    0.122       4.189 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       4.223       8.412         _N19             
 IOL_7_353/DO                      td                    0.122       8.534 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.534         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      11.254 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      11.352         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  11.352         Logic Levels: 4  
                                                                                   Logic: 3.889ns(42.915%), Route: 5.173ns(57.085%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       0.477         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.477 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.812       2.289         ntclkbufg_3      
 CLMA_102_80/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_102_80/Q1                    tco                   0.261       2.550 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.425       2.975         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_102_76/Y3                    td                    0.377       3.352 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.261       3.613         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23759
 CLMA_102_76/Y2                    td                    0.165       3.778 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=2)        0.577       4.355         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_98_65/Y3                     td                    0.276       4.631 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.578       5.209         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_106_69/Y0                    td                    0.174       5.383 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        1.100       6.483         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.122       6.605 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.605         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.720       9.325 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073       9.398         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                   9.398         Logic Levels: 6  
                                                                                   Logic: 4.095ns(57.603%), Route: 3.014ns(42.397%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[0]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.475       3.542         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_32/Q2                     tco                   0.209       3.751 r       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.240       3.991         temp_counter[1]  
                                                         0.225       4.216 r       N3_1/gateop_A2/Cout
                                                         0.000       4.216         _N605            
 CLMS_54_33/Y3                     td                    0.305       4.521 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.354       4.875         N3[3]            
 CLMS_54_29/Y0                     td                    0.131       5.006 r       N209_6/gateop_perm/Z
                                   net (fanout=2)        0.473       5.479         _N24806          
 CLMS_54_41/Y1                     td                    0.221       5.700 r       N209inv/gateop_perm/Z
                                   net (fanout=4)        0.479       6.179         N209_inv         
 CLMA_54_32/D0                                                             r       temp_counter[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.179         Logic Levels: 3  
                                                                                   Logic: 1.091ns(41.373%), Route: 1.546ns(58.627%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.278      23.087         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.454      23.541                          
 clock uncertainty                                      -0.050      23.491                          

 Setup time                                             -0.103      23.388                          

 Data required time                                                 23.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.388                          
 Data arrival time                                                  -6.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.209                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[3]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.475       3.542         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_32/Q2                     tco                   0.209       3.751 r       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.240       3.991         temp_counter[1]  
                                                         0.225       4.216 r       N3_1/gateop_A2/Cout
                                                         0.000       4.216         _N605            
 CLMS_54_33/Y3                     td                    0.305       4.521 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.354       4.875         N3[3]            
 CLMS_54_29/Y0                     td                    0.131       5.006 r       N209_6/gateop_perm/Z
                                   net (fanout=2)        0.473       5.479         _N24806          
 CLMS_54_41/Y1                     td                    0.221       5.700 r       N209inv/gateop_perm/Z
                                   net (fanout=4)        0.354       6.054         N209_inv         
 CLMA_54_32/A1                                                             r       temp_counter[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.054         Logic Levels: 3  
                                                                                   Logic: 1.091ns(43.432%), Route: 1.421ns(56.568%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.278      23.087         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.454      23.541                          
 clock uncertainty                                      -0.050      23.491                          

 Setup time                                             -0.149      23.342                          

 Data required time                                                 23.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.342                          
 Data arrival time                                                  -6.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.288                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : temp_counter[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_50m
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.475       3.542         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_32/Q2                     tco                   0.209       3.751 r       temp_counter[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.240       3.991         temp_counter[1]  
                                                         0.225       4.216 r       N3_1/gateop_A2/Cout
                                                         0.000       4.216         _N605            
 CLMS_54_33/Y3                     td                    0.305       4.521 r       N3_3/gateop_A2/Y1
                                   net (fanout=2)        0.354       4.875         N3[3]            
 CLMS_54_29/Y0                     td                    0.131       5.006 r       N209_6/gateop_perm/Z
                                   net (fanout=2)        0.473       5.479         _N24806          
 CLMS_54_41/Y1                     td                    0.221       5.700 r       N209inv/gateop_perm/Z
                                   net (fanout=4)        0.354       6.054         N209_inv         
 CLMA_54_32/C1                                                             r       temp_counter[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.054         Logic Levels: 3  
                                                                                   Logic: 1.091ns(43.432%), Route: 1.421ns(56.568%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                         20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041      20.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.278      23.087         ntclkbufg_1      
 CLMA_54_32/CLK                                                            r       temp_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.455      23.542                          
 clock uncertainty                                      -0.050      23.492                          

 Setup time                                             -0.150      23.342                          

 Data required time                                                 23.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.342                          
 Data arrival time                                                  -6.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.288                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[5]/opit_0_inv_A2Q21/CLK
Endpoint    : temp_counter[5]/opit_0_inv_A2Q21/I01
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  3.083
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.274       3.083         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[5]/opit_0_inv_A2Q21/CLK

 CLMS_54_37/Q0                     tco                   0.197       3.280 f       temp_counter[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.138       3.418         temp_counter[4]  
 CLMS_54_37/A1                                                             f       temp_counter[5]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.454       3.083                          
 clock uncertainty                                       0.000       3.083                          

 Hold time                                              -0.112       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                  -3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[7]/opit_0_inv_A2Q21/CLK
Endpoint    : temp_counter[7]/opit_0_inv_A2Q21/I01
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  3.083
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.274       3.083         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[7]/opit_0_inv_A2Q21/CLK

 CLMS_54_37/Q2                     tco                   0.197       3.280 f       temp_counter[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.138       3.418         temp_counter[6]  
 CLMS_54_37/C1                                                             f       temp_counter[7]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.454       3.083                          
 clock uncertainty                                       0.000       3.083                          

 Hold time                                              -0.112       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                  -3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : temp_counter[5]/opit_0_inv_A2Q21/CLK
Endpoint    : temp_counter[5]/opit_0_inv_A2Q21/I11
Path Group  : clk_in_50m
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  3.083
  Clock Pessimism Removal :  -0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.041       0.915 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.274       3.083         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[5]/opit_0_inv_A2Q21/CLK

 CLMS_54_37/Q1                     tco                   0.198       3.281 r       temp_counter[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        0.266       3.547         temp_counter[5]  
 CLMS_54_37/B1                                                             r       temp_counter[5]/opit_0_inv_A2Q21/I11

 Data arrival time                                                   3.547         Logic Levels: 0  
                                                                                   Logic: 0.198ns(42.672%), Route: 0.266ns(57.328%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m (rising edge)                          0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/INCK                    td                    0.047       1.038 r       ex_clk_50m_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.470       3.537         ntclkbufg_1      
 CLMS_54_37/CLK                                                            r       temp_counter[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.454       3.083                          
 clock uncertainty                                       0.000       3.083                          

 Hold time                                              -0.112       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                  -3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.627
  Launch Clock Delay      :  1.841
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.473       1.841         ntclkbufg_2      
 CLMS_38_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_29/Q0                     tco                   0.209       2.050 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.603       2.653         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_38_36/Y1                     td                    0.221       2.874 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.241       3.115         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N23601
 CLMA_38_40/Y1                     td                    0.135       3.250 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       3.494         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_38_40/Y3                     td                    0.167       3.661 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]_3/gateop_perm/Z
                                   net (fanout=40)       0.606       4.267         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19830
 CLMA_58_41/Y0                     td                    0.131       4.398 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.917       5.315         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                   5.315         Logic Levels: 4  
                                                                                   Logic: 0.863ns(24.842%), Route: 2.611ns(75.158%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      21.627         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.207      21.834                          
 clock uncertainty                                      -0.150      21.684                          

 Setup time                                             -1.393      20.291                          

 Data required time                                                 20.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.291                          
 Data arrival time                                                  -5.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.627
  Launch Clock Delay      :  1.841
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.473       1.841         ntclkbufg_2      
 CLMS_38_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_29/Q0                     tco                   0.209       2.050 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.603       2.653         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_38_36/Y1                     td                    0.221       2.874 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.241       3.115         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N23601
 CLMA_38_40/Y1                     td                    0.135       3.250 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       3.494         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_38_40/Y3                     td                    0.167       3.661 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]_3/gateop_perm/Z
                                   net (fanout=40)       0.608       4.269         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19830
 CLMA_58_24/Y2                     td                    0.132       4.401 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.793       5.194         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                   5.194         Logic Levels: 4  
                                                                                   Logic: 0.864ns(25.768%), Route: 2.489ns(74.232%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      21.627         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.207      21.834                          
 clock uncertainty                                      -0.150      21.684                          

 Setup time                                             -1.394      20.290                          

 Data required time                                                 20.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.290                          
 Data arrival time                                                  -5.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[16]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.627
  Launch Clock Delay      :  1.841
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.473       1.841         ntclkbufg_2      
 CLMS_38_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMS_38_29/Q0                     tco                   0.209       2.050 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.603       2.653         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_38_36/Y1                     td                    0.221       2.874 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.241       3.115         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N23601
 CLMA_38_40/Y1                     td                    0.135       3.250 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       3.494         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_38_40/Y3                     td                    0.185       3.679 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[4]_3/gateop_perm/Z
                                   net (fanout=40)       0.597       4.276         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N19830
 CLMA_78_44/Y0                     td                    0.225       4.501 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[16]/gateop_perm/Z
                                   net (fanout=1)        1.299       5.800         u_DDR3/ddrc_pwdata [16]
 HMEMC_16_1/SRB_IOL3_TS_CTRL[0]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[16]

 Data arrival time                                                   5.800         Logic Levels: 4  
                                                                                   Logic: 0.975ns(24.627%), Route: 2.984ns(75.373%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      21.627         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.207      21.834                          
 clock uncertainty                                      -0.150      21.684                          

 Setup time                                             -0.738      20.946                          

 Data required time                                                 20.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.946                          
 Data arrival time                                                  -5.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.836
  Launch Clock Delay      :  1.587
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268       1.587         ntclkbufg_2      
 CLMA_42_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMA_42_33/Q0                     tco                   0.198       1.785 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.155       1.940         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0]
 CLMA_46_32/M2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   1.940         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.091%), Route: 0.155ns(43.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.468       1.836         ntclkbufg_2      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.207       1.629                          
 clock uncertainty                                       0.000       1.629                          

 Hold time                                              -0.003       1.626                          

 Data required time                                                  1.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.626                          
 Data arrival time                                                  -1.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.845
  Launch Clock Delay      :  1.600
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.281       1.600         ntclkbufg_2      
 CLMS_46_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_46_25/Q0                     tco                   0.198       1.798 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.142       1.940         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4
 CLMA_46_24/M0                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/D

 Data arrival time                                                   1.940         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.477       1.845         ntclkbufg_2      
 CLMA_46_24/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.219       1.626                          
 clock uncertainty                                       0.000       1.626                          

 Hold time                                              -0.003       1.623                          

 Data required time                                                  1.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.623                          
 Data arrival time                                                  -1.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.845
  Launch Clock Delay      :  1.590
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.271       1.590         ntclkbufg_2      
 CLMA_46_32/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/CLK

 CLMA_46_32/Q2                     tco                   0.197       1.787 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv/Q
                                   net (fanout=3)        0.109       1.896         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [1]
 CLMS_46_25/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.896         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.477       1.845         ntclkbufg_2      
 CLMS_46_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.626                          
 clock uncertainty                                       0.000       1.626                          

 Hold time                                              -0.056       1.570                          

 Data required time                                                  1.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.570                          
 Data arrival time                                                  -1.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.586
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.944         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.944         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291       3.235 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.205       4.440         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_37/Y3                     td                    0.221       4.661 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.359       5.020         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_46_32/Y2                     td                    0.132       5.152 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.240       5.392         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24046
 CLMA_46_32/Y0                     td                    0.131       5.523 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.313       5.836         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_46_36/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.836         Logic Levels: 3  
                                                                                   Logic: 1.775ns(45.606%), Route: 2.117ns(54.394%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.267      21.586         ntclkbufg_2      
 CLMA_46_36/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.586                          
 clock uncertainty                                      -0.150      21.436                          

 Setup time                                             -0.223      21.213                          

 Data required time                                                 21.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.213                          
 Data arrival time                                                  -5.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.586
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.944         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.944         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291       3.235 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.205       4.440         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_37/Y3                     td                    0.221       4.661 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.359       5.020         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_46_32/Y2                     td                    0.132       5.152 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.240       5.392         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24046
 CLMA_46_32/Y0                     td                    0.131       5.523 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.313       5.836         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_46_36/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.836         Logic Levels: 3  
                                                                                   Logic: 1.775ns(45.606%), Route: 2.117ns(54.394%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.267      21.586         ntclkbufg_2      
 CLMA_46_36/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.586                          
 clock uncertainty                                      -0.150      21.436                          

 Setup time                                             -0.223      21.213                          

 Data required time                                                 21.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.213                          
 Data arrival time                                                  -5.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.586
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.944         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.944         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291       3.235 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.205       4.440         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_37/Y3                     td                    0.221       4.661 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N4/gateop_perm/Z
                                   net (fanout=1)        0.359       5.020         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_req
 CLMA_46_32/Y2                     td                    0.132       5.152 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_7/gateop_perm/Z
                                   net (fanout=1)        0.240       5.392         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N24046
 CLMA_46_32/Y0                     td                    0.131       5.523 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.313       5.836         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_46_36/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.836         Logic Levels: 3  
                                                                                   Logic: 1.775ns(45.606%), Route: 2.117ns(54.394%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.267      21.586         ntclkbufg_2      
 CLMA_46_36/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      21.586                          
 clock uncertainty                                      -0.150      21.436                          

 Setup time                                             -0.223      21.213                          

 Data required time                                                 21.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.213                          
 Data arrival time                                                  -5.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.851
  Launch Clock Delay      :  1.690
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763       0.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.690         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.690         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046       2.736 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.458       3.194         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/M1                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 1.046ns(69.548%), Route: 0.458ns(30.452%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       1.851         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       1.851                          
 clock uncertainty                                       0.150       2.001                          

 Hold time                                              -0.003       1.998                          

 Data required time                                                  1.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.998                          
 Data arrival time                                                  -3.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.823
  Launch Clock Delay      :  1.690
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763       0.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.690         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.690         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987       2.677 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.587       3.264         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_69/A0                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.987ns(62.706%), Route: 0.587ns(37.294%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       1.823         ntclkbufg_2      
 CLMS_26_69/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.823                          
 clock uncertainty                                       0.150       1.973                          

 Hold time                                              -0.082       1.891                          

 Data required time                                                  1.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.891                          
 Data arrival time                                                  -3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.690
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763       0.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       1.690         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       1.690         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987       2.677 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.572       3.249         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_76/C1                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.249         Logic Levels: 0  
                                                                                   Logic: 0.987ns(63.310%), Route: 0.572ns(36.690%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       1.833         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.833                          
 clock uncertainty                                       0.150       1.983                          

 Hold time                                              -0.112       1.871                          

 Data required time                                                  1.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.871                          
 Data arrival time                                                  -3.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.836
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.468       1.836         ntclkbufg_3      
 DRM_62_188/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_188/QA1[1]                 tco                   1.881       3.717 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.477       4.194         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.267       4.461 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       4.461         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_54_200/COUT                  td                    0.083       4.544 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.544         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       4.599 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       4.599         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_54_204/COUT                  td                    0.083       4.682 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.682         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_54_208/Y1                    td                    0.272       4.954 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.243       5.197         _N17             
 CLMA_50_208/Y1                    td                    0.167       5.364 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.242       5.606         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_209/Y1                    td                    0.135       5.741 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.249       5.990         u_integration_kit_dbg/u_ahb_mux/_N25169
 CLMA_50_200/Y1                    td                    0.135       6.125 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=104)      0.628       6.753         HREADY           
 CLMA_42_200/Y1                    td                    0.165       6.918 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_115/gateop/F
                                   net (fanout=1)        0.779       7.697         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16541
 CLMA_22_216/Y1                    td                    0.165       7.862 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_108_5/gateop/F
                                   net (fanout=1)        0.242       8.104         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16534
 CLMA_22_216/Y3                    td                    0.135       8.239 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10[1:0]_fsm[1:0]_106/gateop_perm/Z
                                   net (fanout=1)        0.239       8.478         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/_N16526
 CLMA_22_216/A4                                                            r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.478         Logic Levels: 9  
                                                                                   Logic: 3.543ns(53.342%), Route: 3.099ns(46.658%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.290      11.609         ntclkbufg_3      
 CLMA_22_216/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/ahb_addr_state_10_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.207      11.816                          
 clock uncertainty                                      -0.150      11.666                          

 Setup time                                             -0.071      11.595                          

 Data required time                                                 11.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.595                          
 Data arrival time                                                  -8.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.598
  Launch Clock Delay      :  1.836
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.468       1.836         ntclkbufg_3      
 DRM_62_188/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_188/QA1[1]                 tco                   1.881       3.717 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.477       4.194         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.267       4.461 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       4.461         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_54_200/COUT                  td                    0.083       4.544 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.544         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       4.599 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       4.599         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_54_204/COUT                  td                    0.083       4.682 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.682         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_54_208/Y1                    td                    0.272       4.954 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.243       5.197         _N17             
 CLMA_50_208/Y1                    td                    0.167       5.364 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.242       5.606         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_209/Y1                    td                    0.135       5.741 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.249       5.990         u_integration_kit_dbg/u_ahb_mux/_N25169
 CLMA_50_200/Y1                    td                    0.135       6.125 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=104)      0.816       6.941         HREADY           
 CLMA_46_148/Y3                    td                    0.135       7.076 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[7]/gateop_perm/Z
                                   net (fanout=1)        0.239       7.315         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5230
 CLMA_42_144/Y3                    td                    0.143       7.458 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[7]/gateop/Z
                                   net (fanout=5)        0.785       8.243         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [7]
 DRM_34_84/ADB0[12]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]

 Data arrival time                                                   8.243         Logic Levels: 8  
                                                                                   Logic: 3.356ns(52.380%), Route: 3.051ns(47.620%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.279      11.598         ntclkbufg_3      
 DRM_34_84/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.049      11.647                          
 clock uncertainty                                      -0.150      11.497                          

 Setup time                                             -0.082      11.415                          

 Data required time                                                 11.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.415                          
 Data arrival time                                                  -8.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[5]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.598
  Launch Clock Delay      :  1.836
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.468       1.836         ntclkbufg_3      
 DRM_62_188/CLKB[1]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_62_188/QA1[1]                 tco                   1.881       3.717 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_TAG1/U_ipml_sdpram_ICACHE_TAG1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOA[1]
                                   net (fanout=1)        0.477       4.194         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/tag_out_1 [1]
                                                         0.267       4.461 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_0/gateop_A2/Cout
                                                         0.000       4.461         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [2]
 CLMA_54_200/COUT                  td                    0.083       4.544 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.544         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [6]
                                                         0.055       4.599 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_4/gateop_A2/Cout
                                                         0.000       4.599         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [10]
 CLMA_54_204/COUT                  td                    0.083       4.682 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.682         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.co [14]
 CLMA_54_208/Y1                    td                    0.272       4.954 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N77.eq_8/gateop_A2/Y1
                                   net (fanout=3)        0.243       5.197         _N17             
 CLMA_50_208/Y1                    td                    0.167       5.364 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/N79/gateop_perm/Z
                                   net (fanout=2)        0.242       5.606         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/hit
 CLMA_50_209/Y1                    td                    0.135       5.741 r       u_integration_kit_dbg/u_ahb_mux/N78_1_10/gateop_perm/Z
                                   net (fanout=1)        0.249       5.990         u_integration_kit_dbg/u_ahb_mux/_N25169
 CLMA_50_200/Y1                    td                    0.135       6.125 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=104)      0.681       6.806         HREADY           
 CLMA_42_156/Y1                    td                    0.135       6.941 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[0]/gateop_perm/Z
                                   net (fanout=1)        0.240       7.181         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5223
 CLMA_38_152/Y1                    td                    0.143       7.324 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[0]/gateop_perm/Z
                                   net (fanout=5)        0.883       8.207         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [0]
 DRM_34_84/ADB0[5]                                                         f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[5]

 Data arrival time                                                   8.207         Logic Levels: 8  
                                                                                   Logic: 3.356ns(52.676%), Route: 3.015ns(47.324%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.279      11.598         ntclkbufg_3      
 DRM_34_84/CLKB[0]                                                         r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM2/U_ipml_sdpram_DCACHE_SRAM2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.049      11.647                          
 clock uncertainty                                      -0.150      11.497                          

 Setup time                                             -0.082      11.415                          

 Data required time                                                 11.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.415                          
 Data arrival time                                                  -8.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.580
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.261       1.580         ntclkbufg_3      
 CLMA_50_201/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_50_201/Q1                    tco                   0.197       1.777 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.454       2.231         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_54_217/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/gateop/M1

 Data arrival time                                                   2.231         Logic Levels: 0  
                                                                                   Logic: 0.197ns(30.261%), Route: 0.454ns(69.739%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.480       1.848         ntclkbufg_3      
 CLMS_54_217/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_0/gateop/WCLK
 clock pessimism                                        -0.207       1.641                          
 clock uncertainty                                       0.000       1.641                          

 Hold time                                               0.313       1.954                          

 Data required time                                                  1.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.954                          
 Data arrival time                                                  -2.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.580
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.261       1.580         ntclkbufg_3      
 CLMA_50_201/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/CLK

 CLMA_50_201/Q1                    tco                   0.197       1.777 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[5]/opit_0_inv/Q
                                   net (fanout=68)       0.454       2.231         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [5]
 CLMS_54_217/M1                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M1

 Data arrival time                                                   2.231         Logic Levels: 0  
                                                                                   Logic: 0.197ns(30.261%), Route: 0.454ns(69.739%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.480       1.848         ntclkbufg_3      
 CLMS_54_217/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/WCLK
 clock pessimism                                        -0.207       1.641                          
 clock uncertainty                                       0.000       1.641                          

 Hold time                                               0.313       1.954                          

 Data required time                                                  1.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.954                          
 Data arrival time                                                  -2.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[19]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[19]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.890
  Launch Clock Delay      :  1.641
  Clock Pessimism Removal :  -0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.322       1.641         ntclkbufg_3      
 CLMA_98_120/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[19]/opit_0_inv/CLK

 CLMA_98_120/Q1                    tco                   0.197       1.838 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[19]/opit_0_inv/Q
                                   net (fanout=3)        0.182       2.020         u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load [19]
 CLMA_94_124/B1                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.020         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.522       1.890         ntclkbufg_3      
 CLMA_94_124/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/reg_count[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.049       1.841                          
 clock uncertainty                                       0.000       1.841                          

 Hold time                                              -0.112       1.729                          

 Data required time                                                  1.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.729                          
 Data arrival time                                                  -2.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.468
  Launch Clock Delay      :  5.108
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.519       5.108         rx_clki_clkbufg  
 CLMA_146_277/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK

 CLMA_146_277/Q0                   tco                   0.209       5.317 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.964       6.281         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [15]
 CLMA_130_237/Y2                   td                    0.132       6.413 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.356       6.769         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24450
 CLMA_134_240/Y2                   td                    0.132       6.901 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.356       7.257         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24453
 CLMA_130_237/Y1                   td                    0.167       7.424 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=34)       0.484       7.908         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20122
 CLMA_146_229/Y0                   td                    0.171       8.079 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584_mux15/gateop_perm/Z
                                   net (fanout=1)        0.353       8.432         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N584
 CLMA_146_233/Y0                   td                    0.171       8.603 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_2/gateop/F
                                   net (fanout=1)        0.240       8.843         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23943
 CLMA_146_232/Y2                   td                    0.308       9.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.578       9.729         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N2287
 CLMA_138_245/Y1                   td                    0.302      10.031 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_11/gateop_perm/Z
                                   net (fanout=1)        0.363      10.394         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600
 CLMA_138_252/B4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.394         Logic Levels: 7  
                                                                                   Logic: 1.592ns(30.117%), Route: 3.694ns(69.883%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.339    1004.468         rx_clki_clkbufg  
 CLMA_138_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.090                          
 clock uncertainty                                      -0.050    1005.040                          

 Setup time                                             -0.073    1004.967                          

 Data required time                                               1004.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.967                          
 Data arrival time                                                 -10.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.468
  Launch Clock Delay      :  5.108
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.519       5.108         rx_clki_clkbufg  
 CLMA_146_277/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/CLK

 CLMA_146_277/Q0                   tco                   0.209       5.317 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[15]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.964       6.281         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [15]
 CLMA_130_237/Y2                   td                    0.132       6.413 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_11/gateop_perm/Z
                                   net (fanout=1)        0.356       6.769         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24450
 CLMA_134_240/Y2                   td                    0.132       6.901 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=1)        0.356       7.257         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24453
 CLMA_130_237/Y1                   td                    0.167       7.424 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_15/gateop_perm/Z
                                   net (fanout=34)       0.611       8.035         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20122
 CLMA_138_236/Y2                   td                    0.227       8.262 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_7/gateop/F
                                   net (fanout=1)        0.445       8.707         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [7]
 CLMS_142_245/COUT                 td                    0.342       9.049 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.049         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.057       9.106 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       9.106         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMS_142_249/Y3                   td                    0.272       9.378 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.359       9.737         _N27             
 CLMA_138_252/B3                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.737         Logic Levels: 6  
                                                                                   Logic: 1.538ns(33.225%), Route: 3.091ns(66.775%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.339    1004.468         rx_clki_clkbufg  
 CLMA_138_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.622    1005.090                          
 clock uncertainty                                      -0.050    1005.040                          

 Setup time                                             -0.217    1004.823                          

 Data required time                                               1004.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.823                          
 Data arrival time                                                  -9.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  5.121
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.532       5.121         rx_clki_clkbufg  
 CLMA_146_264/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK

 CLMA_146_264/Q1                   tco                   0.209       5.330 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.855       6.185         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
 CLMA_130_237/Y0                   td                    0.308       6.493 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_12/gateop_perm/Z
                                   net (fanout=1)        0.240       6.733         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24025
 CLMA_130_237/Y3                   td                    0.221       6.954 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_15/gateop_perm/Z
                                   net (fanout=1)        0.354       7.308         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24028
 CLMA_134_240/Y1                   td                    0.135       7.443 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N694_16/gateop/Z
                                   net (fanout=11)       0.364       7.807         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N19577
 CLMA_130_240/Y3                   td                    0.221       8.028 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_4/gateop_perm/Z
                                   net (fanout=1)        0.359       8.387         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N23528
 CLMS_126_245/Y2                   td                    0.132       8.519 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_21_5/gateop_perm/Z
                                   net (fanout=1)        0.591       9.110         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18706
 CLMS_126_245/Y0                   td                    0.171       9.281 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N487_25/gateop_perm/Z
                                   net (fanout=1)        0.358       9.639         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N18696
 CLMA_130_245/C4                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.639         Logic Levels: 6  
                                                                                   Logic: 1.397ns(30.921%), Route: 3.121ns(69.079%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.315    1004.444         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/bcad/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.904                          
 clock uncertainty                                      -0.050    1004.854                          

 Setup time                                             -0.073    1004.781                          

 Data required time                                               1004.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.781                          
 Data arrival time                                                  -9.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[2]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.073
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.656

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.287       4.416         rx_clki_clkbufg  
 CLMA_106_220/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/CLK

 CLMA_106_220/Q0                   tco                   0.197       4.613 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[2]/opit_0/Q
                                   net (fanout=1)        0.139       4.752         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3 [2]
 CLMA_106_220/AD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[2]/opit_0/D

 Data arrival time                                                   4.752         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.484       5.073         rx_clki_clkbufg  
 CLMA_106_220/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[2]/opit_0/CLK
 clock pessimism                                        -0.656       4.417                          
 clock uncertainty                                       0.000       4.417                          

 Hold time                                               0.028       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                  -4.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[3]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[3]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.073
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.656

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.287       4.416         rx_clki_clkbufg  
 CLMA_106_220/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[3]/opit_0/CLK

 CLMA_106_220/Q3                   tco                   0.197       4.613 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[3]/opit_0/Q
                                   net (fanout=1)        0.139       4.752         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3 [3]
 CLMA_106_220/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[3]/opit_0/D

 Data arrival time                                                   4.752         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.484       5.073         rx_clki_clkbufg  
 CLMA_106_220/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[3]/opit_0/CLK
 clock pessimism                                        -0.656       4.417                          
 clock uncertainty                                       0.000       4.417                          

 Hold time                                               0.027       4.444                          

 Data required time                                                  4.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.444                          
 Data arrival time                                                  -4.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d4/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.111
  Launch Clock Delay      :  4.451
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.322       4.451         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/CLK

 CLMA_118_252/Q3                   tco                   0.197       4.648 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/Q
                                   net (fanout=1)        0.138       4.786         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3
 CLMA_118_252/CD                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d4/opit_0/D

 Data arrival time                                                   4.786         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.522       5.111         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d4/opit_0/CLK
 clock pessimism                                        -0.660       4.451                          
 clock uncertainty                                       0.000       4.451                          

 Hold time                                               0.027       4.478                          

 Data required time                                                  4.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.478                          
 Data arrival time                                                  -4.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.750
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       2.003         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       2.439 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.439         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.439         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_54_48/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763     100.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     101.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     101.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     101.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060     101.750         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.254     102.004                          
 clock uncertainty                                      -0.150     101.854                          

 Setup time                                             -0.065     101.789                          

 Data required time                                                101.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                101.789                          
 Data arrival time                                                  -2.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.750
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       2.003         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       2.439 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.439         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.439         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_54_48/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763     100.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     101.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     101.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     101.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060     101.750         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.254     102.004                          
 clock uncertainty                                      -0.150     101.854                          

 Setup time                                             -0.065     101.789                          

 Data required time                                                101.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                101.789                          
 Data arrival time                                                  -2.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.750
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       2.003         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       2.439 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.439         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.439         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 CLMA_54_48/Q0                                           0.000     100.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763     100.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     101.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     101.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     101.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060     101.750         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.254     102.004                          
 clock uncertainty                                      -0.150     101.854                          

 Setup time                                             -0.065     101.789                          

 Data required time                                                101.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                101.789                          
 Data arrival time                                                  -2.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.024
  Launch Clock Delay      :  1.740
  Clock Pessimism Removal :  -0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763       0.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       1.740         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       2.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       2.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   2.101         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       2.024         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.254       1.770                          
 clock uncertainty                                       0.000       1.770                          

 Hold time                                              -0.043       1.727                          

 Data required time                                                  1.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.727                          
 Data arrival time                                                  -2.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.024
  Launch Clock Delay      :  1.740
  Clock Pessimism Removal :  -0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763       0.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       1.740         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       2.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       2.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   2.101         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       2.024         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.254       1.770                          
 clock uncertainty                                       0.000       1.770                          

 Hold time                                              -0.043       1.727                          

 Data required time                                                  1.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.727                          
 Data arrival time                                                  -2.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.024
  Launch Clock Delay      :  1.740
  Clock Pessimism Removal :  -0.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763       0.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350       1.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       1.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       1.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       1.740         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       2.101 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       2.101         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   2.101         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_48/Q0                                           0.000       0.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878       0.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403       1.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       1.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       1.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       2.024         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.254       1.770                          
 clock uncertainty                                       0.000       1.770                          

 Hold time                                              -0.043       1.727                          

 Data required time                                                  1.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.727                          
 Data arrival time                                                  -2.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.690
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368     180.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.451     181.819         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_64/Q0                     tco                   0.206     182.025 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.352     185.377         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                 185.377         Logic Levels: 0  
                                                                                   Logic: 0.206ns(5.790%), Route: 3.352ns(94.210%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763     200.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     201.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     201.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     201.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.690         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.690         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.690                          
 clock uncertainty                                      -0.150     201.540                          

 Setup time                                             -0.039     201.501                          

 Data required time                                                201.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                201.501                          
 Data arrival time                                                -185.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.690
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368     180.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465     181.833         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q0                     tco                   0.206     182.039 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.382     184.421         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                 184.421         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.960%), Route: 2.382ns(92.040%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763     200.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     201.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     201.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     201.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.690         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.690         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.690                          
 clock uncertainty                                      -0.150     201.540                          

 Setup time                                             -0.541     200.999                          

 Data required time                                                200.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                200.999                          
 Data arrival time                                                -184.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.690
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              180.000     180.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     180.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368     180.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     180.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465     181.833         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_76/Q1                     tco                   0.206     182.039 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.275     184.314         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                 184.314         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.303%), Route: 2.275ns(91.697%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.763     200.763         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.350     201.113 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364     201.477         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213     201.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.690         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.690 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.690         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.690                          
 clock uncertainty                                      -0.150     201.540                          

 Setup time                                             -0.588     200.952                          

 Data required time                                                200.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                200.952                          
 Data arrival time                                                -184.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.592
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319     200.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273     201.592         ntclkbufg_2      
 CLMA_42_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_42_28/Q2                     tco                   0.198     201.790 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.690     203.480         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                 203.480         Logic Levels: 0  
                                                                                   Logic: 0.198ns(10.487%), Route: 1.690ns(89.513%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878     200.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403     201.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419     201.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244     201.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.944         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.944         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.944                          
 clock uncertainty                                       0.150     202.094                          

 Hold time                                               0.522     202.616                          

 Data required time                                                202.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.616                          
 Data arrival time                                                -203.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.587
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319     200.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.268     201.587         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_76/Q3                     tco                   0.197     201.784 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.262     202.046         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_84/Y3                     td                    0.126     202.172 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        1.376     203.548         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                 203.548         Logic Levels: 1  
                                                                                   Logic: 0.323ns(16.471%), Route: 1.638ns(83.529%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878     200.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403     201.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419     201.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244     201.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.944         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.944         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.944                          
 clock uncertainty                                       0.150     202.094                          

 Hold time                                               0.478     202.572                          

 Data required time                                                202.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.572                          
 Data arrival time                                                -203.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                              200.000     200.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000     200.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319     200.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000     200.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259     201.578         ntclkbufg_2      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_52/Q0                     tco                   0.198     201.776 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.850     203.626         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                 203.626         Logic Levels: 0  
                                                                                   Logic: 0.198ns(9.668%), Route: 1.850ns(90.332%)
----------------------------------------------------------------------------------------------------

 Clock system_internal_clock|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                       200.000     200.000 r                        
 CLMA_54_48/Q0                                           0.000     200.000 r       ex_clk/opit_0_inv/Q
                                   net (fanout=2)        0.878     200.878         ex_clk           
 PLL_82_71/CLK_OUT0_WL             td                    0.403     201.281 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419     201.700         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244     201.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000     201.944         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000     201.944 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000     201.944         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.000     201.944                          
 clock uncertainty                                       0.150     202.094                          

 Hold time                                               0.509     202.603                          

 Data required time                                                202.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.603                          
 Data arrival time                                                -203.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[7]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.581
  Launch Clock Delay      :  1.845
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.477       1.845         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.206       2.051 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.210       3.261         u_DDR3/global_reset_n
 CLMA_38_80/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[7]/opit_0_inv/RS

 Data arrival time                                                   3.261         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.548%), Route: 1.210ns(85.452%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.262      21.581         ntclkbufg_2      
 CLMA_38_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[7]/opit_0_inv/CLK
 clock pessimism                                         0.207      21.788                          
 clock uncertainty                                      -0.150      21.638                          

 Recovery time                                          -0.212      21.426                          

 Data required time                                                 21.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.426                          
 Data arrival time                                                  -3.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.581
  Launch Clock Delay      :  1.845
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.477       1.845         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.206       2.051 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.210       3.261         u_DDR3/global_reset_n
 CLMA_38_80/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS

 Data arrival time                                                   3.261         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.548%), Route: 1.210ns(85.452%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.262      21.581         ntclkbufg_2      
 CLMA_38_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/CLK
 clock pessimism                                         0.207      21.788                          
 clock uncertainty                                      -0.150      21.638                          

 Recovery time                                          -0.212      21.426                          

 Data required time                                                 21.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.426                          
 Data arrival time                                                  -3.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.581
  Launch Clock Delay      :  1.845
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.477       1.845         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.206       2.051 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.210       3.261         u_DDR3/global_reset_n
 CLMA_38_80/RS                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/RS

 Data arrival time                                                   3.261         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.548%), Route: 1.210ns(85.452%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000      20.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      20.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      20.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.262      21.581         ntclkbufg_2      
 CLMA_38_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv/CLK
 clock pessimism                                         0.207      21.788                          
 clock uncertainty                                      -0.150      21.638                          

 Recovery time                                          -0.212      21.426                          

 Data required time                                                 21.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.426                          
 Data arrival time                                                  -3.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.850
  Launch Clock Delay      :  1.600
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.281       1.600         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.197       1.797 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.261       2.058         u_DDR3/global_reset_n
 CLMA_38_16/RSCO                   td                    0.092       2.150 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.150         _N1075           
 CLMA_38_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.150         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.482       1.850         ntclkbufg_2      
 CLMA_38_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.631                          
 clock uncertainty                                       0.000       1.631                          

 Removal time                                            0.000       1.631                          

 Data required time                                                  1.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.631                          
 Data arrival time                                                  -2.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.850
  Launch Clock Delay      :  1.600
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.281       1.600         ntclkbufg_2      
 CLMS_38_25/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_25/Q1                     tco                   0.197       1.797 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.261       2.058         u_DDR3/global_reset_n
 CLMA_38_16/RSCO                   td                    0.092       2.150 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.150         _N1075           
 CLMA_38_20/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.150         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.545%), Route: 0.261ns(47.455%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.482       1.850         ntclkbufg_2      
 CLMA_38_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.631                          
 clock uncertainty                                       0.000       1.631                          

 Removal time                                            0.000       1.631                          

 Data required time                                                  1.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.631                          
 Data arrival time                                                  -2.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.836
  Launch Clock Delay      :  1.604
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.285       1.604         ntclkbufg_2      
 CLMA_38_20/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_20/Q0                     tco                   0.197       1.801 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.263       2.064         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_29/RSCO                   td                    0.092       2.156 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.156         _N1084           
 CLMS_38_33/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.156         Logic Levels: 1  
                                                                                   Logic: 0.289ns(52.355%), Route: 0.263ns(47.645%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.468       1.836         ntclkbufg_2      
 CLMS_38_33/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.219       1.617                          
 clock uncertainty                                       0.000       1.617                          

 Removal time                                            0.000       1.617                          

 Data required time                                                  1.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.617                          
 Data arrival time                                                  -2.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[20]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  1.853
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.485       1.853         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.206       2.059 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     3.689       5.748         SYSRESETn        
 CLMS_38_273/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[20]/opit_0_inv/RS

 Data arrival time                                                   5.748         Logic Levels: 0  
                                                                                   Logic: 0.206ns(5.289%), Route: 3.689ns(94.711%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.302      11.621         ntclkbufg_3      
 CLMS_38_273/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/pc_ex[20]/opit_0_inv/CLK
 clock pessimism                                         0.049      11.670                          
 clock uncertainty                                      -0.150      11.520                          

 Recovery time                                          -0.212      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                  -5.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.581
  Launch Clock Delay      :  1.853
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.485       1.853         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.206       2.059 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     3.302       5.361         SYSRESETn        
 CLMA_42_304/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.361         Logic Levels: 0  
                                                                                   Logic: 0.206ns(5.872%), Route: 3.302ns(94.128%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.262      11.581         ntclkbufg_3      
 CLMA_42_304/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.049      11.630                          
 clock uncertainty                                      -0.150      11.480                          

 Recovery time                                          -0.212      11.268                          

 Data required time                                                 11.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.268                          
 Data arrival time                                                  -5.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.581
  Launch Clock Delay      :  1.853
  Clock Pessimism Removal :  0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.485       1.853         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.206       2.059 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     3.302       5.361         SYSRESETn        
 CLMA_42_304/RS                                                            f       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.361         Logic Levels: 0  
                                                                                   Logic: 0.206ns(5.872%), Route: 3.302ns(94.128%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.262      11.581         ntclkbufg_3      
 CLMA_42_304/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_ctrl/imm_ex[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.049      11.630                          
 clock uncertainty                                      -0.150      11.480                          

 Recovery time                                          -0.212      11.268                          

 Data required time                                                 11.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.268                          
 Data arrival time                                                  -5.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.853
  Launch Clock Delay      :  1.608
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.289       1.608         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.197       1.805 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     0.156       1.961         SYSRESETn        
 CLMS_126_145/RS                                                           f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.961         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.485       1.853         ntclkbufg_3      
 CLMS_126_145/CLK                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.634                          
 clock uncertainty                                       0.000       1.634                          

 Removal time                                           -0.186       1.448                          

 Data required time                                                  1.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.448                          
 Data arrival time                                                  -1.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.853
  Launch Clock Delay      :  1.608
  Clock Pessimism Removal :  -0.219

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.289       1.608         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.197       1.805 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     0.156       1.961         SYSRESETn        
 CLMS_126_145/RS                                                           f       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.961         Logic Levels: 0  
                                                                                   Logic: 0.197ns(55.807%), Route: 0.156ns(44.193%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.485       1.853         ntclkbufg_3      
 CLMS_126_145/CLK                                                          r       u_integration_kit_dbg/gen_ahb_gpio_0.u_ahb_gpio_0/u_iop_gpio/reg_dout_padded[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.219       1.634                          
 clock uncertainty                                       0.000       1.634                          

 Removal time                                           -0.186       1.448                          

 Data required time                                                  1.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.448                          
 Data arrival time                                                  -1.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[1]/opit_0_inv/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.876
  Launch Clock Delay      :  1.608
  Clock Pessimism Removal :  -0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       0.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.289       1.608         ntclkbufg_3      
 CLMA_126_144/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_126_144/Q1                   tco                   0.197       1.805 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1328)     0.486       2.291         SYSRESETn        
 CLMA_126_116/RSCO                 td                    0.092       2.383 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/i_prdata[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       2.383         _N796            
 CLMA_126_120/RSCI                                                         r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[1]/opit_0_inv/RS

 Data arrival time                                                   2.383         Logic Levels: 1  
                                                                                   Logic: 0.289ns(37.290%), Route: 0.486ns(62.710%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.508       1.876         ntclkbufg_3      
 CLMA_126_120/CLK                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/u_apb_watchdog_frc/wdog_load[1]/opit_0_inv/CLK
 clock pessimism                                        -0.049       1.827                          
 clock uncertainty                                       0.000       1.827                          

 Removal time                                            0.000       1.827                          

 Data required time                                                  1.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.827                          
 Data arrival time                                                  -2.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.620
  Launch Clock Delay      :  1.825
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       1.825         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.206       2.031 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.601       4.632         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.226       4.858 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.319       5.177         u_rst_gen/N3     
 CLMA_130_137/RS                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   5.177         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.888%), Route: 2.920ns(87.112%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.301      11.620         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.620                          
 clock uncertainty                                      -0.150      11.470                          

 Recovery time                                          -0.223      11.247                          

 Data required time                                                 11.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.247                          
 Data arrival time                                                  -5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.620
  Launch Clock Delay      :  1.825
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       1.825         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.206       2.031 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.601       4.632         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.226       4.858 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.319       5.177         u_rst_gen/N3     
 CLMA_130_137/RS                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   5.177         Logic Levels: 1  
                                                                                   Logic: 0.432ns(12.888%), Route: 2.920ns(87.112%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.301      11.620         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.620                          
 clock uncertainty                                      -0.150      11.470                          

 Recovery time                                          -0.223      11.247                          

 Data required time                                                 11.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.247                          
 Data arrival time                                                  -5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.616
  Launch Clock Delay      :  1.825
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       0.368         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.368 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.457       1.825         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.206       2.031 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.601       4.632         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.226       4.858 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.319       5.177         u_rst_gen/N3     
 CLMA_130_137/RSCO                 td                    0.094       5.271 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.271         _N1085           
 CLMA_130_141/RSCI                                                         r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   5.271         Logic Levels: 2  
                                                                                   Logic: 0.526ns(15.264%), Route: 2.920ns(84.736%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000      10.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      10.319         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      10.319 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.297      11.616         ntclkbufg_3      
 CLMA_130_141/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000      11.616                          
 clock uncertainty                                      -0.150      11.466                          

 Recovery time                                           0.000      11.466                          

 Data required time                                                 11.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.466                          
 Data arrival time                                                  -5.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.861
  Launch Clock Delay      :  1.579
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       1.579         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.198       1.777 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.118       3.895         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.200       4.095 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.251       4.346         u_rst_gen/N3     
 CLMA_130_137/RSCO                 td                    0.092       4.438 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.438         _N1085           
 CLMA_130_141/RSCI                                                         r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   4.438         Logic Levels: 2  
                                                                                   Logic: 0.490ns(17.139%), Route: 2.369ns(82.861%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.493       1.861         ntclkbufg_3      
 CLMA_130_141/CLK                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       1.861                          
 clock uncertainty                                       0.150       2.011                          

 Removal time                                            0.000       2.011                          

 Data required time                                                  2.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.011                          
 Data arrival time                                                  -4.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.866
  Launch Clock Delay      :  1.579
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       1.579         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.198       1.777 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.118       3.895         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.200       4.095 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.251       4.346         u_rst_gen/N3     
 CLMA_130_137/RS                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   4.346         Logic Levels: 1  
                                                                                   Logic: 0.398ns(14.384%), Route: 2.369ns(85.616%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.498       1.866         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       1.866                          
 clock uncertainty                                       0.150       2.016                          

 Removal time                                           -0.195       1.821                          

 Data required time                                                  1.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.821                          
 Data arrival time                                                  -4.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.866
  Launch Clock Delay      :  1.579
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 PLL_82_71/CLK_OUT1                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       0.319         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       0.319 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.260       1.579         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_72/Q0                     tco                   0.198       1.777 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.118       3.895         nt_LED[2]        
 CLMS_126_141/Y0                   td                    0.200       4.095 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.251       4.346         u_rst_gen/N3     
 CLMA_130_137/RS                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   4.346         Logic Levels: 1  
                                                                                   Logic: 0.398ns(14.384%), Route: 2.369ns(85.616%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.498       1.866         ntclkbufg_3      
 CLMA_130_137/CLK                                                          r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       1.866                          
 clock uncertainty                                       0.150       2.016                          

 Removal time                                           -0.195       1.821                          

 Data required time                                                  1.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.821                          
 Data arrival time                                                  -4.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.491       5.080         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.209       5.289 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       5.524         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.272       5.796 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       1.681       7.477         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_301/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.477         Logic Levels: 1  
                                                                                   Logic: 0.481ns(20.067%), Route: 1.916ns(79.933%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.270    1004.399         rx_clki_clkbufg  
 CLMS_114_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.859                          
 clock uncertainty                                      -0.050    1004.809                          

 Recovery time                                          -0.212    1004.597                          

 Data required time                                               1004.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.597                          
 Data arrival time                                                  -7.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[4]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.491       5.080         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.209       5.289 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       5.524         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.272       5.796 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       1.681       7.477         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_301/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.477         Logic Levels: 1  
                                                                                   Logic: 0.481ns(20.067%), Route: 1.916ns(79.933%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.270    1004.399         rx_clki_clkbufg  
 CLMS_114_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.859                          
 clock uncertainty                                      -0.050    1004.809                          

 Recovery time                                          -0.212    1004.597                          

 Data required time                                               1004.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.597                          
 Data arrival time                                                  -7.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.491       5.080         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.209       5.289 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.235       5.524         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.272       5.796 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       1.681       7.477         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMS_114_301/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.477         Logic Levels: 1  
                                                                                   Logic: 0.481ns(20.067%), Route: 1.916ns(79.933%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.270    1004.399         rx_clki_clkbufg  
 CLMS_114_301/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rddata_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.859                          
 clock uncertainty                                      -0.050    1004.809                          

 Recovery time                                          -0.212    1004.597                          

 Data required time                                               1004.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.597                          
 Data arrival time                                                  -7.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.111
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.294       4.423         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.197       4.620 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.169       4.789         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.255       5.044 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       0.460       5.504         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/RS

 Data arrival time                                                   5.504         Logic Levels: 1  
                                                                                   Logic: 0.452ns(41.813%), Route: 0.629ns(58.187%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.522       5.111         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d1/opit_0/CLK
 clock pessimism                                        -0.460       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.186       4.465                          

 Data required time                                                  4.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.465                          
 Data arrival time                                                  -5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.111
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.294       4.423         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.197       4.620 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.169       4.789         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.255       5.044 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       0.460       5.504         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/RS

 Data arrival time                                                   5.504         Logic Levels: 1  
                                                                                   Logic: 0.452ns(41.813%), Route: 0.629ns(58.187%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.522       5.111         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d2/opit_0/CLK
 clock pessimism                                        -0.460       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.186       4.465                          

 Data required time                                                  4.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.465                          
 Data arrival time                                                  -5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.111
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.294       4.423         rx_clki_clkbufg  
 CLMS_114_233/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMS_114_233/Q1                   tco                   0.197       4.620 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.169       4.789         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_232/Y1                   td                    0.255       5.044 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_1/gateop_perm/Z
                                   net (fanout=82)       0.460       5.504         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_118_252/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/RS

 Data arrival time                                                   5.504         Logic Levels: 1  
                                                                                   Logic: 0.452ns(41.813%), Route: 0.629ns(58.187%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.522       5.111         rx_clki_clkbufg  
 CLMA_118_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid_d3/opit_0/CLK
 clock pessimism                                        -0.460       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.186       4.465                          

 Data required time                                                  4.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.465                          
 Data arrival time                                                  -5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.469       1.837         ntclkbufg_3      
 CLMA_102_80/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_102_80/Q1                    tco                   0.209       2.046 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.362       2.408         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_102_76/Y3                    td                    0.302       2.710 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.240       2.950         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23759
 CLMA_102_76/Y2                    td                    0.132       3.082 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=2)        0.473       3.555         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_98_65/Y3                     td                    0.221       3.776 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.367       4.143         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_98_72/Y0                     td                    0.139       4.282 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        4.115       8.397         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081       8.478 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.478         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      10.507 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      10.597         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  10.597         Logic Levels: 6  
                                                                                   Logic: 3.113ns(35.537%), Route: 5.647ns(64.463%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[1]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.471       1.839         ntclkbufg_3      
 CLMA_94_76/CLK                                                            r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[1]/opit_0_inv/CLK

 CLMA_94_76/Q0                     tco                   0.209       2.048 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[1]/opit_0_inv/Q
                                   net (fanout=10)       0.363       2.411         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [1]
 CLMS_94_73/Y0                     td                    0.226       2.637 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N271/gateop_perm/Z
                                   net (fanout=2)        0.362       2.999         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [4]
                                                         0.307       3.306 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       3.306         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMS_94_77/Y2                     td                    0.097       3.403 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=12)       3.925       7.328         _N19             
 IOL_7_353/DO                      td                    0.081       7.409 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.409         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029       9.438 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098       9.536         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                   9.536         Logic Levels: 4  
                                                                                   Logic: 2.949ns(38.314%), Route: 4.748ns(61.686%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK
Endpoint    : spi1_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 PLL_82_71/CLK_OUT2                                      0.000       0.000 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       0.368         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       0.368 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4050)     1.469       1.837         ntclkbufg_3      
 CLMA_102_80/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/CLK

 CLMA_102_80/Q1                    tco                   0.209       2.046 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[5]/opit_0_inv/Q
                                   net (fanout=1)        0.362       2.408         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss [5]
 CLMA_102_76/Y3                    td                    0.302       2.710 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_6/gateop_perm/Z
                                   net (fanout=1)        0.240       2.950         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23759
 CLMA_102_76/Y2                    td                    0.132       3.082 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103_8/gateop_perm/Z
                                   net (fanout=2)        0.473       3.555         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N103
 CLMA_98_65/Y3                     td                    0.221       3.776 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N117/gateop_perm/Z
                                   net (fanout=5)        0.471       4.247         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N5
 CLMA_106_69/Y0                    td                    0.139       4.386 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_1/gateop_perm/Z
                                   net (fanout=1)        1.011       5.397         nt_spi1_cs       
 IOL_151_37/DO                     td                    0.081       5.478 f       spi1_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.478         spi1_cs_obuf/ntO 
 IOBS_152_37/PAD                   td                    2.029       7.507 f       spi1_cs_obuf/opit_0/O
                                   net (fanout=1)        0.073       7.580         spi1_cs          
 V14                                                                       f       spi1_cs (port)   

 Data arrival time                                                   7.580         Logic Levels: 6  
                                                                                   Logic: 3.113ns(54.205%), Route: 2.630ns(45.795%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 20.000 sec
Action report_timing: CPU time elapsed is 18.391 sec
Current time: Fri Mar 26 11:43:37 2021
Action report_timing: Peak memory pool usage is 626,044,928 bytes
Report timing is finished successfully.
