========== Trace4 ========
[AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483648, operands: FormatU { rd: 2, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 2147487744) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483652, operands: FormatI { rd: 2, rs1: 2, imm: 1072 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147487744, 2147488816), rs1: 2147487744 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147483656, operands: FormatJ { rd: 1, imm: 188 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 2147483660) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483844, operands: FormatI { rd: 2, rs1: 2, imm: 4294967264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488816, 2147488784), rs1: 2147488816 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483848, operands: FormatS { rs1: 2, rs2: 1, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 2147483660 }, ram_access: RAMWrite { address: 2147488812, pre_value: 0, post_value: 2147483660 } }), SW(RISCVCycle { instruction: SW { address: 2147483852, operands: FormatS { rs1: 2, rs2: 8, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 0 }, ram_access: RAMWrite { address: 2147488808, pre_value: 0, post_value: 0 } }), SW(RISCVCycle { instruction: SW { address: 2147483856, operands: FormatS { rs1: 2, rs2: 9, imm: 20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 0 }, ram_access: RAMWrite { address: 2147488804, pre_value: 0, post_value: 0 } }), LUI(RISCVCycle { instruction: LUI { address: 2147483860, operands: FormatU { rd: 11, imm: 2147467264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 2147467264) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483864, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 2147488792), rs1: 2147488784 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483868, operands: FormatI { rd: 11, rs1: 11, imm: 256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467264, 2147467520), rs1: 2147467264 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147483872, operands: FormatU { rd: 12, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 4096) }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483876, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483660, 2147483876) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147483880, operands: FormatI { rd: 1, rs1: 1, imm: 4294967140 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483876, 2147483884), rs1: 2147483876 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 2147471616), rs1: 2147467520, rs2: 4096 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4294967295), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4096, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (0, 2147467520), rs1: 2147467520 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (0, 2147467520), rs1: 2147467520 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (0, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (0, 2147467523), rs1: 2147467520 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467523, 4294838296), rs1: 2147467523 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (0, 16777216), rs1: 4294838296 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 3170893824), rs1: 98478781, rs2: 16777216 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3170893824, 4294967229), rs1: 3170893824 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467521), rs1: 2147467520 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4096, 4095), rs1: 4096 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 61), rs1: 4294967229 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (61, 61), rs1: 61, rs2: 1 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 61), rs1: 61, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967229, rs2: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4095, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467521), rs1: 2147467521 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467520), rs1: 2147467521 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838296, 2147467522), rs1: 2147467521 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467522, 4294838288), rs1: 2147467522 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (1, 65536), rs1: 4294838288 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (4294967229, 2864513024), rs1: 98478781, rs2: 65536 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (2864513024, 4294967210), rs1: 2864513024 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467521, 2147467522), rs1: 2147467521 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4095, 4094), rs1: 4095 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 1), rs1: 0 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (61, 42), rs1: 4294967210 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (65536, 128), rs1: 7 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (42, 5376), rs1: 42, rs2: 128 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (61, 5437), rs1: 5376, rs2: 61 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (7, 14), rs1: 7 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967210, rs2: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4094, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467521, 2147467522), rs1: 2147467522 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467520), rs1: 2147467522 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838288, 2147467521), rs1: 2147467522 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467521, 4294838280), rs1: 2147467521 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (128, 256), rs1: 4294838280 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (4294967210, 3735731456), rs1: 98478781, rs2: 256 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3735731456, 4294967262), rs1: 3735731456 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467522, 2147467523), rs1: 2147467522 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4094, 4093), rs1: 4094 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1, 2), rs1: 1 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5376, 94), rs1: 4294967262 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (256, 16384), rs1: 14 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (94, 1540096), rs1: 94, rs2: 16384 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (5437, 1545533), rs1: 1540096, rs2: 5437 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (14, 21), rs1: 14 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967262, rs2: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4093, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467522, 2147467523), rs1: 2147467523 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467520), rs1: 2147467523 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838280, 2147467520), rs1: 2147467523 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467520, 4294838272), rs1: 2147467520 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (16384, 1), rs1: 4294838272 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (4294967262, 98478781), rs1: 98478781, rs2: 1 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (98478781, 5), rs1: 98478781 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467523, 2147467524), rs1: 2147467523 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4093, 4092), rs1: 4093 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 3), rs1: 2 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1540096, 5), rs1: 5 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (1, 2097152), rs1: 21 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (5, 10485760), rs1: 5, rs2: 2097152 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (1545533, 12031293), rs1: 10485760, rs2: 1545533 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (21, 28), rs1: 21 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 5, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4092, 4), rs1: 0 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 3, rs2: 4 }, ram_access: () }), SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4092), rs1: 2147471616, rs2: 2147467524 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 12031293 }, ram_access: RAMWrite { address: 2147488792, pre_value: 0, post_value: 12031293 } }), SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 2147467524 }, ram_access: RAMWrite { address: 2147488796, pre_value: 0, post_value: 2147467524 } }), SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 4092 }, ram_access: RAMWrite { address: 2147488800, pre_value: 0, post_value: 4092 } }), JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483884 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483884, operands: FormatLoad { rd: 11, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147467524, 2147467524), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488796, value: 2147467524 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483888, operands: FormatB { rs1: 11, rs2: 0, imm: 244 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467524, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483892, operands: FormatLoad { rd: 8, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (0, 12031293), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 12031293 } }), LW(RISCVCycle { instruction: LW { address: 2147483896, operands: FormatLoad { rd: 12, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (4, 4092), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488800, value: 4092 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483900, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488784 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483904, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483884, 2147483904) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147483908, operands: FormatI { rd: 1, rs1: 1, imm: 4294967112 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483904, 2147483912), rs1: 2147483904 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (28, 0), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (12031293, 0), rs1: 0 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (4092, 2147471616), rs1: 2147467524, rs2: 4092 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (3, 4294967295), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 4), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4092, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467523, 2147467524), rs1: 2147467524 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467524), rs1: 2147467524 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 23569), rs1: 2147467524 }, ram_access: RAMRead { address: 2147467524, value: 23569 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838272, 2147467527), rs1: 2147467524 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467527, 4294838328), rs1: 2147467527 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (2097152, 16777216), rs1: 4294838328 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (5, 285212672), rs1: 23569, rs2: 16777216 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (285212672, 17), rs1: 285212672 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467524, 2147467525), rs1: 2147467524 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4092, 4091), rs1: 4092 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (10485760, 17), rs1: 17 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (17, 17), rs1: 17, rs2: 1 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 17), rs1: 17, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 17, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4091, 4), rs1: 0 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4091), rs1: 2147471616, rs2: 2147467525 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 17 }, ram_access: RAMWrite { address: 2147488792, pre_value: 12031293, post_value: 17 } }), SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 2147467525 }, ram_access: RAMWrite { address: 2147488796, pre_value: 2147467524, post_value: 2147467525 } }), SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 4091 }, ram_access: RAMWrite { address: 2147488800, pre_value: 4092, post_value: 4091 } }), JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483912 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483912, operands: FormatLoad { rd: 11, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147467525, 2147467525), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488796, value: 2147467525 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483916, operands: FormatB { rs1: 11, rs2: 0, imm: 216 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467525, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483920, operands: FormatLoad { rd: 9, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (0, 17), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 17 } }), LW(RISCVCycle { instruction: LW { address: 2147483924, operands: FormatLoad { rd: 12, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (4, 4091), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488800, value: 4091 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483928, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488784 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483932, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483912, 2147483932) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147483936, operands: FormatI { rd: 1, rs1: 1, imm: 4294967084 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483932, 2147483940), rs1: 2147483932 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (7, 0), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17, 0), rs1: 0 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (4091, 2147471616), rs1: 2147467525, rs2: 4091 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4294967295), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 4), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4091, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467524, 2147467525), rs1: 2147467525 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467524, 2147467524), rs1: 2147467525 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (23569, 23569), rs1: 2147467524 }, ram_access: RAMRead { address: 2147467524, value: 23569 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838328, 2147467526), rs1: 2147467525 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467526, 4294838320), rs1: 2147467526 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (1, 65536), rs1: 4294838320 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (17, 1544617984), rs1: 23569, rs2: 65536 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (1544617984, 92), rs1: 1544617984 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467525, 2147467526), rs1: 2147467525 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4091, 4090), rs1: 4091 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17, 92), rs1: 92 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (65536, 1), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (92, 92), rs1: 92, rs2: 1 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 92), rs1: 92, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 92, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4090, 4), rs1: 0 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4090), rs1: 2147471616, rs2: 2147467526 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 92 }, ram_access: RAMWrite { address: 2147488792, pre_value: 17, post_value: 92 } }), SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 2147467526 }, ram_access: RAMWrite { address: 2147488796, pre_value: 2147467525, post_value: 2147467526 } }), SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 4090 }, ram_access: RAMWrite { address: 2147488800, pre_value: 4091, post_value: 4090 } }), JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483940 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483940, operands: FormatLoad { rd: 10, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488792, 2147467526), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488796, value: 2147467526 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483944, operands: FormatB { rs1: 10, rs2: 0, imm: 188 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467526, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483948, operands: FormatLoad { rd: 15, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (7, 92), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 92 } }), LUI(RISCVCycle { instruction: LUI { address: 2147483952, operands: FormatU { rd: 11, imm: 2147483648 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147467526, 2147483648) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483956, operands: FormatI { rd: 11, rs1: 11, imm: 1072 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483648, 2147484720), rs1: 2147483648 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147483960, operands: FormatU { rd: 10, imm: 819200 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147467526, 819200) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483964, operands: FormatI { rd: 10, rs1: 10, imm: 4294966302 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (819200, 818206), rs1: 819200 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483968, operands: FormatI { rd: 12, rs1: 0, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 1), rs1: 0 }, ram_access: () }), ECALL(RISCVCycle { instruction: ECALL { address: 2147483972, operands: FormatI { rd: 0, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483976, operands: FormatB { rs1: 15, rs2: 0, imm: 156 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 92, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483980, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (92, 0), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483984, operands: FormatR { rd: 12, rs1: 9, rs2: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (1, 204531981), rs1: 17, rs2: 12031293 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483988, operands: FormatI { rd: 14, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4090, 2147488792), rs1: 2147488784 }, ram_access: () }), VirtualAdvice(RISCVCycle { instruction: VirtualAdvice { address: 2147483992, operands: FormatJ { rd: 33, imm: 0 }, virtual_sequence_remaining: Some(7), advice: 2223173 }, register_state: RegisterStateFormatJ { rd: (2147467524, 2223173) }, ram_access: () }), VirtualAdvice(RISCVCycle { instruction: VirtualAdvice { address: 2147483992, operands: FormatJ { rd: 34, imm: 0 }, virtual_sequence_remaining: Some(6), advice: 65 }, register_state: RegisterStateFormatJ { rd: (23569, 65) }, ram_access: () }), VirtualAssertValidUnsignedRemainder(RISCVCycle { instruction: VirtualAssertValidUnsignedRemainder { address: 2147483992, operands: FormatB { rs1: 34, rs2: 15, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatB { rs1: 65, rs2: 92 }, ram_access: () }), VirtualAssertValidDiv0(RISCVCycle { instruction: VirtualAssertValidDiv0 { address: 2147483992, operands: FormatB { rs1: 15, rs2: 33, imm: 0 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatB { rs1: 92, rs2: 2223173 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483992, operands: FormatR { rd: 35, rs1: 33, rs2: 15 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (4294838320, 204531916), rs1: 2223173, rs2: 92 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483992, operands: FormatR { rd: 32, rs1: 35, rs2: 34 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2147467525, 204531981), rs1: 204531916, rs2: 65 }, ram_access: () }), VirtualAssertEQ(RISCVCycle { instruction: VirtualAssertEQ { address: 2147483992, operands: FormatB { rs1: 32, rs2: 12, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatB { rs1: 204531981, rs2: 204531981 }, ram_access: () }), VirtualMove(RISCVCycle { instruction: VirtualMove { address: 2147483992, operands: FormatI { rd: 12, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatI { rd: (204531981, 2223173), rs1: 2223173 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483996, operands: FormatS { rs1: 2, rs2: 12, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 2223173 }, ram_access: RAMWrite { address: 2147488792, pre_value: 92, post_value: 2223173 } }), LW(RISCVCycle { instruction: LW { address: 2147484000, operands: FormatLoad { rd: 15, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (92, 2223173), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 2223173 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484004, operands: FormatI { rd: 12, rs1: 0, imm: 2 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2223173, 2), rs1: 0 }, ram_access: () }), ECALL(RISCVCycle { instruction: ECALL { address: 2147484008, operands: FormatI { rd: 0, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484012, operands: FormatS { rs1: 2, rs2: 0, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 0 }, ram_access: RAMWrite { address: 2147488792, pre_value: 2223173, post_value: 0 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484016, operands: FormatI { rd: 32, rs1: 2, imm: 12 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (204531981, 2147488796), rs1: 2147488784 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484016, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2223173, 2147488796), rs1: 2147488796 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484016, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (65, 2147467526), rs1: 2147488796 }, ram_access: RAMRead { address: 2147488796, value: 2147467526 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484016, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (204531916, 41184), rs1: 2147488796 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484016, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (0, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484016, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41184 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484016, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484016, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41184 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484016, operands: FormatR { rd: 37, rs1: 0, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (0, 0), rs1: 0, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484016, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (0, 2147467526), rs1: 2147467526, rs2: 0 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484016, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2147467526, 6), rs1: 2147467526, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484016, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (2147467526, 2147467520), rs1: 2147467526, rs2: 6 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484016, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488796, rs2: 2147467520 }, ram_access: RAMWrite { address: 2147488796, pre_value: 2147467526, post_value: 2147467520 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147484720, 2147488792), rs1: 2147488792, rs2: 0 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (818206, 17368), rs1: 2223173 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488796, 2147488792), rs1: 2147488792 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488796, 2147488792), rs1: 2147488792 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (2147467520, 0), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 0 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41184, 41152), rs1: 2147488792 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (6, 2223173), rs1: 2223173, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (2223173, 2223173), rs1: 0, rs2: 2223173 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2223173, 69), rs1: 2223173, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 69), rs1: 0, rs2: 69 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 69 }, ram_access: RAMWrite { address: 2147488792, pre_value: 0, post_value: 69 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 17368, rs2: 0 }, ram_access: () }), ORI(RISCVCycle { instruction: ORI { address: 2147484044, operands: FormatI { rd: 12, rs1: 15, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 2223301), rs1: 2223173 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484048, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488792 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484048, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488792 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484048, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (69, 69), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 69 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484048, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41152, 41152), rs1: 2147488792 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484048, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 37, rs1: 12, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (69, 2223301), rs1: 2223301, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (2223301, 2223232), rs1: 69, rs2: 2223301 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484048, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2223232, 128), rs1: 2223232, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (69, 197), rs1: 69, rs2: 128 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484048, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 197 }, ram_access: RAMWrite { address: 2147488792, pre_value: 69, post_value: 197 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484052, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 1), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484056, operands: FormatI { rd: 15, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2223173, 17368), rs1: 17368 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147484060, operands: FormatJ { rd: 0, imm: 4294967256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2223301, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488792, 2147488793), rs1: 2147488792, rs2: 1 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (17368, 135), rs1: 17368 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488793), rs1: 2147488793 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488793 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (197, 197), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 197 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41152, 41160), rs1: 2147488793 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 65280), rs1: 255, rs2: 256 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (128, 4446208), rs1: 17368, rs2: 256 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (4446208, 4446405), rs1: 197, rs2: 4446208 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (4446405, 55296), rs1: 4446405, rs2: 65280 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (197, 55493), rs1: 197, rs2: 55296 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 55493 }, ram_access: RAMWrite { address: 2147488792, pre_value: 197, post_value: 55493 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 135, rs2: 0 }, ram_access: () }), ORI(RISCVCycle { instruction: ORI { address: 2147484044, operands: FormatI { rd: 12, rs1: 15, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 17368), rs1: 17368 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484048, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488793, 2147488793), rs1: 2147488793 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484048, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488793 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484048, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (55493, 55493), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 55493 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484048, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41160, 41160), rs1: 2147488793 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484048, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (65280, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 65280), rs1: 255, rs2: 256 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 37, rs1: 12, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (55296, 4446208), rs1: 17368, rs2: 256 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (4446208, 4391109), rs1: 55493, rs2: 4446208 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484048, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (4391109, 0), rs1: 4391109, rs2: 65280 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (55493, 55493), rs1: 55493, rs2: 0 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484048, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 55493 }, ram_access: RAMWrite { address: 2147488792, pre_value: 55493, post_value: 55493 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484052, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1, 2), rs1: 1 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484056, operands: FormatI { rd: 15, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17368, 135), rs1: 135 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147484060, operands: FormatJ { rd: 0, imm: 4294967256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17368, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488793, 2147488794), rs1: 2147488792, rs2: 2 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (135, 1), rs1: 135 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488793, 2147488794), rs1: 2147488794 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488794 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (55493, 55493), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 55493 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41160, 41168), rs1: 2147488794 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (65280, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (256, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 16711680), rs1: 255, rs2: 65536 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (0, 8847360), rs1: 135, rs2: 65536 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (8847360, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (8902853, 8847360), rs1: 8902853, rs2: 16711680 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (55493, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 8902853 }, ram_access: RAMWrite { address: 2147488792, pre_value: 55493, post_value: 8902853 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 0 }, ram_access: () }), ORI(RISCVCycle { instruction: ORI { address: 2147484044, operands: FormatI { rd: 12, rs1: 15, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 135), rs1: 135 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484048, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488794, 2147488794), rs1: 2147488794 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484048, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488794 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484048, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (8902853, 8902853), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 8902853 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484048, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41168, 41168), rs1: 2147488794 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484048, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (16711680, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 16711680), rs1: 255, rs2: 65536 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 37, rs1: 12, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (8847360, 8847360), rs1: 135, rs2: 65536 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (8847360, 55493), rs1: 8902853, rs2: 8847360 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484048, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (55493, 0), rs1: 55493, rs2: 16711680 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (8902853, 8902853), rs1: 8902853, rs2: 0 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484048, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 8902853 }, ram_access: RAMWrite { address: 2147488792, pre_value: 8902853, post_value: 8902853 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484052, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 3), rs1: 2 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484056, operands: FormatI { rd: 15, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (135, 1), rs1: 1 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147484060, operands: FormatJ { rd: 0, imm: 4294967256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (135, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 3, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488794, 2147488795), rs1: 2147488792, rs2: 3 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (1, 0), rs1: 1 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488794, 2147488795), rs1: 2147488795 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488795 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (8902853, 8902853), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 8902853 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41168, 41176), rs1: 2147488795 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (16711680, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (65536, 16777216), rs1: 41176 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 4278190080), rs1: 255, rs2: 16777216 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (16777216, 16777216), rs1: 41176 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (0, 16777216), rs1: 1, rs2: 16777216 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (16777216, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (25680069, 16777216), rs1: 25680069, rs2: 4278190080 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (8902853, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 25680069 }, ram_access: RAMWrite { address: 2147488792, pre_value: 8902853, post_value: 25680069 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484064, operands: FormatI { rd: 12, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 4), rs1: 3 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484068, operands: FormatU { rd: 10, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 4096) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484072, operands: FormatI { rd: 10, rs1: 10, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4096, 4097), rs1: 4096 }, ram_access: () }), BGEU(RISCVCycle { instruction: BGEU { address: 2147484076, operands: FormatB { rs1: 12, rs2: 10, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4, rs2: 4097 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484080, operands: FormatU { rd: 10, imm: 2147471360 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (4097, 2147471360) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484084, operands: FormatI { rd: 10, rs1: 10, imm: 256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471360, 2147471616), rs1: 2147471360 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484088, operands: FormatI { rd: 11, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488795, 2147488792), rs1: 2147488784 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147484092, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483940, 2147484092) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484096, operands: FormatI { rd: 1, rs1: 1, imm: 48 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147484092, 2147484100), rs1: 2147484092 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484140, operands: FormatI { rd: 2, rs1: 2, imm: 4294967280 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488784, 2147488768), rs1: 2147488784 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484144, operands: FormatS { rs1: 2, rs2: 1, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488768, rs2: 2147484100 }, ram_access: RAMWrite { address: 2147488780, pre_value: 0, post_value: 2147484100 } }), SW(RISCVCycle { instruction: SW { address: 2147484148, operands: FormatS { rs1: 2, rs2: 8, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488768, rs2: 12031293 }, ram_access: RAMWrite { address: 2147488776, pre_value: 0, post_value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484152, operands: FormatI { rd: 8, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (12031293, 2147488784), rs1: 2147488768 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484156, operands: FormatLoad { rd: 1, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484100, 2147484100), rs1: 2147488768 }, ram_access: RAMRead { address: 2147488780, value: 2147484100 } }), LW(RISCVCycle { instruction: LW { address: 2147484160, operands: FormatLoad { rd: 8, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488784, 12031293), rs1: 2147488768 }, ram_access: RAMRead { address: 2147488776, value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484164, operands: FormatI { rd: 2, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488768, 2147488784), rs1: 2147488768 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147484168, operands: FormatU { rd: 6, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (92, 2147484168) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484172, operands: FormatI { rd: 0, rs1: 6, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147484168 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484176, operands: FormatI { rd: 2, rs1: 2, imm: 4294967264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488784, 2147488752), rs1: 2147488784 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484180, operands: FormatS { rs1: 2, rs2: 1, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488752, rs2: 2147484100 }, ram_access: RAMWrite { address: 2147488780, pre_value: 2147484100, post_value: 2147484100 } }), SW(RISCVCycle { instruction: SW { address: 2147484184, operands: FormatS { rs1: 2, rs2: 8, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488752, rs2: 12031293 }, ram_access: RAMWrite { address: 2147488776, pre_value: 12031293, post_value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484188, operands: FormatI { rd: 8, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (12031293, 2147488784), rs1: 2147488752 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484192, operands: FormatI { rd: 13, rs1: 0, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (3, 16), rs1: 0 }, ram_access: () }), BLTU(RISCVCycle { instruction: BLTU { address: 2147484196, operands: FormatB { rs1: 12, rs2: 13, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4, rs2: 16 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484324, operands: FormatI { rd: 13, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (16, 2147471616), rs1: 2147471616 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484328, operands: FormatR { rd: 14, rs1: 10, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488792, 2147471620), rs1: 2147471616, rs2: 4 }, ram_access: () }), BGEU(RISCVCycle { instruction: BGEU { address: 2147484332, operands: FormatB { rs1: 10, rs2: 14, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147471616, rs2: 2147471620 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147488795, 2147488792), rs1: 2147488792 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488792 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (25680069, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (41176, 2147488795), rs1: 2147488792 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488795, 41176), rs1: 2147488795 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (16777216, 16777216), rs1: 41176 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (2147471620, 3305111552), rs1: 25680069, rs2: 16777216 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3305111552, 197), rs1: 3305111552 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 3), rs1: 4 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471616 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471616 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 0), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 0 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41176, 4294871040), rs1: 2147471616 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (4278190080, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 4294871040 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 4294871040 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (16777216, 197), rs1: 197, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (197, 197), rs1: 0, rs2: 197 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (197, 197), rs1: 197, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 197), rs1: 0, rs2: 197 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 197 }, ram_access: RAMWrite { address: 2147471616, pre_value: 0, post_value: 197 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471616, 2147471617), rs1: 2147471616 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488793), rs1: 2147488792 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 3, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488793), rs1: 2147488793 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488792), rs1: 2147488793 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (197, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294871040, 2147488794), rs1: 2147488793 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488794, 41168), rs1: 2147488794 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (1, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (197, 3636789248), rs1: 25680069, rs2: 65536 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3636789248, 216), rs1: 3636789248 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (3, 2), rs1: 3 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488793, 2147471617), rs1: 2147471617 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471617 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 197), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 197 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41168, 4294871048), rs1: 2147471617 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (65536, 256), rs1: 4294871048 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 65280), rs1: 255, rs2: 256 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 4294871048 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (197, 55296), rs1: 216, rs2: 256 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (55296, 55493), rs1: 197, rs2: 55296 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (55493, 55296), rs1: 55493, rs2: 65280 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (197, 55493), rs1: 197, rs2: 55296 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 55493 }, ram_access: RAMWrite { address: 2147471616, pre_value: 197, post_value: 55493 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471617, 2147471618), rs1: 2147471617 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488793, 2147488794), rs1: 2147488793 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147471617, 2147488794), rs1: 2147488794 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488792), rs1: 2147488794 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (55493, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294871048, 2147488793), rs1: 2147488794 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488793, 41160), rs1: 2147488793 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (216, 2279130368), rs1: 25680069, rs2: 256 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (2279130368, 135), rs1: 2279130368 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 1), rs1: 2 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488794, 2147471618), rs1: 2147471618 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471618 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 55493), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 55493 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41160, 4294871056), rs1: 2147471618 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (65280, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (256, 65536), rs1: 4294871056 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 16711680), rs1: 255, rs2: 65536 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 4294871056 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (55296, 8847360), rs1: 135, rs2: 65536 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (8847360, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (8902853, 8847360), rs1: 8902853, rs2: 16711680 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (55493, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 8902853 }, ram_access: RAMWrite { address: 2147471616, pre_value: 55493, post_value: 8902853 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471618, 2147471619), rs1: 2147471618 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488794, 2147488795), rs1: 2147488794 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147471618, 2147488795), rs1: 2147488795 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488792), rs1: 2147488795 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (8902853, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294871056, 2147488792), rs1: 2147488795 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488792, 41152), rs1: 2147488792 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (65536, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (135, 25680069), rs1: 25680069, rs2: 1 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (25680069, 1), rs1: 25680069 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1, 0), rs1: 1 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488795, 2147471619), rs1: 2147471619 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471619 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 8902853), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 8902853 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41152, 4294871064), rs1: 2147471619 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (16711680, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 16777216), rs1: 4294871064 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 4278190080), rs1: 255, rs2: 16777216 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (16777216, 16777216), rs1: 4294871064 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (8847360, 16777216), rs1: 1, rs2: 16777216 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (16777216, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (25680069, 16777216), rs1: 25680069, rs2: 4278190080 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (8902853, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 25680069 }, ram_access: RAMWrite { address: 2147471616, pre_value: 8902853, post_value: 25680069 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471619, 2147471620), rs1: 2147471619 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488795, 2147488796), rs1: 2147488795 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484360, operands: FormatLoad { rd: 1, rs1: 2, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484100, 2147484100), rs1: 2147488752 }, ram_access: RAMRead { address: 2147488780, value: 2147484100 } }), LW(RISCVCycle { instruction: LW { address: 2147484364, operands: FormatLoad { rd: 8, rs1: 2, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488784, 12031293), rs1: 2147488752 }, ram_access: RAMRead { address: 2147488776, value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484368, operands: FormatI { rd: 2, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488752, 2147488784), rs1: 2147488752 }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484372, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147484100 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484100, operands: FormatU { rd: 10, imm: 2147475456 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147471616, 2147475456) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484104, operands: FormatI { rd: 11, rs1: 0, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488796, 1), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484108, operands: FormatI { rd: 32, rs1: 10, imm: 260 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147471619, 2147475716), rs1: 2147475456 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484108, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147475716), rs1: 2147475716 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484108, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 0), rs1: 2147475716 }, ram_access: RAMRead { address: 2147475716, value: 0 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484108, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (4294871064, 4294903840), rs1: 2147475716 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484108, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (4278190080, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484108, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 4294903840 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484108, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484108, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 4294903840 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484108, operands: FormatR { rd: 37, rs1: 11, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (16777216, 1), rs1: 1, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484108, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (1, 1), rs1: 0, rs2: 1 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484108, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (1, 1), rs1: 1, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484108, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 1), rs1: 0, rs2: 1 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484108, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147475716, rs2: 1 }, ram_access: RAMWrite { address: 2147475716, pre_value: 0, post_value: 1 } }), LW(RISCVCycle { instruction: LW { address: 2147484112, operands: FormatLoad { rd: 1, rs1: 2, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484100, 2147483660), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488812, value: 2147483660 } }), LW(RISCVCycle { instruction: LW { address: 2147484116, operands: FormatLoad { rd: 8, rs1: 2, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (12031293, 0), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488808, value: 0 } }), LW(RISCVCycle { instruction: LW { address: 2147484120, operands: FormatLoad { rd: 9, rs1: 2, imm: 20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (17, 0), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488804, value: 0 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484124, operands: FormatI { rd: 2, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488784, 2147488816), rs1: 2147488784 }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484128, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483660 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () })]
========== Trace1 ========
[AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483648, operands: FormatU { rd: 2, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 2147487744) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483652, operands: FormatI { rd: 2, rs1: 2, imm: 1072 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147487744, 2147488816), rs1: 2147487744 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147483656, operands: FormatJ { rd: 1, imm: 188 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 2147483660) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483844, operands: FormatI { rd: 2, rs1: 2, imm: 4294967264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488816, 2147488784), rs1: 2147488816 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483848, operands: FormatS { rs1: 2, rs2: 1, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 2147483660 }, ram_access: RAMWrite { address: 2147488812, pre_value: 0, post_value: 2147483660 } }), SW(RISCVCycle { instruction: SW { address: 2147483852, operands: FormatS { rs1: 2, rs2: 8, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 0 }, ram_access: RAMWrite { address: 2147488808, pre_value: 0, post_value: 0 } }), SW(RISCVCycle { instruction: SW { address: 2147483856, operands: FormatS { rs1: 2, rs2: 9, imm: 20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 0 }, ram_access: RAMWrite { address: 2147488804, pre_value: 0, post_value: 0 } }), LUI(RISCVCycle { instruction: LUI { address: 2147483860, operands: FormatU { rd: 11, imm: 2147467264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 2147467264) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483864, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 2147488792), rs1: 2147488784 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483868, operands: FormatI { rd: 11, rs1: 11, imm: 256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467264, 2147467520), rs1: 2147467264 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147483872, operands: FormatU { rd: 12, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 4096) }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483876, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483660, 2147483876) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147483880, operands: FormatI { rd: 1, rs1: 1, imm: 4294967140 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483876, 2147483884), rs1: 2147483876 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 2147471616), rs1: 2147467520, rs2: 4096 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4294967295), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4096, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (0, 2147467520), rs1: 2147467520 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (0, 2147467520), rs1: 2147467520 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (0, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (0, 2147467523), rs1: 2147467520 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467523, 4294838296), rs1: 2147467523 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (0, 16777216), rs1: 4294838296 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 3170893824), rs1: 98478781, rs2: 16777216 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3170893824, 4294967229), rs1: 3170893824 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467521), rs1: 2147467520 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4096, 4095), rs1: 4096 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 61), rs1: 4294967229 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (61, 61), rs1: 61, rs2: 1 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 61), rs1: 61, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967229, rs2: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4095, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467521), rs1: 2147467521 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467520), rs1: 2147467521 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838296, 2147467522), rs1: 2147467521 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467522, 4294838288), rs1: 2147467522 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (1, 65536), rs1: 4294838288 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (4294967229, 2864513024), rs1: 98478781, rs2: 65536 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (2864513024, 4294967210), rs1: 2864513024 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467521, 2147467522), rs1: 2147467521 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4095, 4094), rs1: 4095 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 1), rs1: 0 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (61, 42), rs1: 4294967210 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (65536, 128), rs1: 7 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (42, 5376), rs1: 42, rs2: 128 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (61, 5437), rs1: 5376, rs2: 61 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (7, 14), rs1: 7 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967210, rs2: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4094, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467521, 2147467522), rs1: 2147467522 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467520), rs1: 2147467522 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838288, 2147467521), rs1: 2147467522 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467521, 4294838280), rs1: 2147467521 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (128, 256), rs1: 4294838280 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (4294967210, 3735731456), rs1: 98478781, rs2: 256 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3735731456, 4294967262), rs1: 3735731456 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467522, 2147467523), rs1: 2147467522 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4094, 4093), rs1: 4094 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1, 2), rs1: 1 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5376, 94), rs1: 4294967262 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (256, 16384), rs1: 14 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (94, 1540096), rs1: 94, rs2: 16384 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (5437, 1545533), rs1: 1540096, rs2: 5437 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (14, 21), rs1: 14 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967262, rs2: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4093, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467522, 2147467523), rs1: 2147467523 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467520), rs1: 2147467523 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 98478781), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 98478781 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838280, 2147467520), rs1: 2147467523 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467520, 4294838272), rs1: 2147467520 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (16384, 1), rs1: 4294838272 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (4294967262, 98478781), rs1: 98478781, rs2: 1 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (98478781, 5), rs1: 98478781 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467523, 2147467524), rs1: 2147467523 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4093, 4092), rs1: 4093 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 3), rs1: 2 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1540096, 5), rs1: 5 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (1, 2097152), rs1: 21 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (5, 10485760), rs1: 5, rs2: 2097152 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (1545533, 12031293), rs1: 10485760, rs2: 1545533 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (21, 28), rs1: 21 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 5, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4092, 4), rs1: 0 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 3, rs2: 4 }, ram_access: () }), SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4092), rs1: 2147471616, rs2: 2147467524 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 12031293 }, ram_access: RAMWrite { address: 2147488792, pre_value: 0, post_value: 12031293 } }), SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 2147467524 }, ram_access: RAMWrite { address: 2147488796, pre_value: 0, post_value: 2147467524 } }), SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 4092 }, ram_access: RAMWrite { address: 2147488800, pre_value: 0, post_value: 4092 } }), JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483884 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483884, operands: FormatLoad { rd: 11, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147467524, 2147467524), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488796, value: 2147467524 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483888, operands: FormatB { rs1: 11, rs2: 0, imm: 244 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467524, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483892, operands: FormatLoad { rd: 8, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (0, 12031293), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 12031293 } }), LW(RISCVCycle { instruction: LW { address: 2147483896, operands: FormatLoad { rd: 12, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (4, 4092), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488800, value: 4092 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483900, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488784 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483904, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483884, 2147483904) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147483908, operands: FormatI { rd: 1, rs1: 1, imm: 4294967112 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483904, 2147483912), rs1: 2147483904 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (28, 0), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (12031293, 0), rs1: 0 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (4092, 2147471616), rs1: 2147467524, rs2: 4092 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (3, 4294967295), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 4), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4092, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467523, 2147467524), rs1: 2147467524 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467524), rs1: 2147467524 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (98478781, 23569), rs1: 2147467524 }, ram_access: RAMRead { address: 2147467524, value: 23569 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838272, 2147467527), rs1: 2147467524 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467527, 4294838328), rs1: 2147467527 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (2097152, 16777216), rs1: 4294838328 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (5, 285212672), rs1: 23569, rs2: 16777216 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (285212672, 17), rs1: 285212672 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467524, 2147467525), rs1: 2147467524 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4092, 4091), rs1: 4092 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (10485760, 17), rs1: 17 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (17, 17), rs1: 17, rs2: 1 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 17), rs1: 17, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 17, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4091, 4), rs1: 0 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4091), rs1: 2147471616, rs2: 2147467525 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 17 }, ram_access: RAMWrite { address: 2147488792, pre_value: 12031293, post_value: 17 } }), SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 2147467525 }, ram_access: RAMWrite { address: 2147488796, pre_value: 2147467524, post_value: 2147467525 } }), SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 4091 }, ram_access: RAMWrite { address: 2147488800, pre_value: 4092, post_value: 4091 } }), JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483912 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483912, operands: FormatLoad { rd: 11, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147467525, 2147467525), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488796, value: 2147467525 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483916, operands: FormatB { rs1: 11, rs2: 0, imm: 216 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467525, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483920, operands: FormatLoad { rd: 9, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (0, 17), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 17 } }), LW(RISCVCycle { instruction: LW { address: 2147483924, operands: FormatLoad { rd: 12, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (4, 4091), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488800, value: 4091 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483928, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488784 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483932, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483912, 2147483932) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147483936, operands: FormatI { rd: 1, rs1: 1, imm: 4294967084 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483932, 2147483940), rs1: 2147483932 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (7, 0), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17, 0), rs1: 0 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (4091, 2147471616), rs1: 2147467525, rs2: 4091 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4294967295), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 4), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4091, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147467524, 2147467525), rs1: 2147467525 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147467524, 2147467524), rs1: 2147467525 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (23569, 23569), rs1: 2147467524 }, ram_access: RAMRead { address: 2147467524, value: 23569 } }), XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294838328, 2147467526), rs1: 2147467525 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147483752, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147467526, 4294838320), rs1: 2147467526 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (1, 65536), rs1: 4294838320 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (17, 1544617984), rs1: 23569, rs2: 65536 }, ram_access: () }), VirtualSRAI(RISCVCycle { instruction: VirtualSRAI { address: 2147483752, operands: FormatVirtualRightShiftI { rd: 6, rs1: 6, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (1544617984, 92), rs1: 1544617984 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467525, 2147467526), rs1: 2147467525 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4091, 4090), rs1: 4091 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17, 92), rs1: 92 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (65536, 1), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (92, 92), rs1: 92, rs2: 1 }, ram_access: () }), OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 92), rs1: 92, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 92, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4090, 4), rs1: 0 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4090), rs1: 2147471616, rs2: 2147467526 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 92 }, ram_access: RAMWrite { address: 2147488792, pre_value: 17, post_value: 92 } }), SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 2147467526 }, ram_access: RAMWrite { address: 2147488796, pre_value: 2147467525, post_value: 2147467526 } }), SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 4090 }, ram_access: RAMWrite { address: 2147488800, pre_value: 4091, post_value: 4090 } }), JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483940 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483940, operands: FormatLoad { rd: 10, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488792, 2147467526), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488796, value: 2147467526 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483944, operands: FormatB { rs1: 10, rs2: 0, imm: 188 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467526, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147483948, operands: FormatLoad { rd: 15, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (7, 92), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 92 } }), LUI(RISCVCycle { instruction: LUI { address: 2147483952, operands: FormatU { rd: 11, imm: 2147483648 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147467526, 2147483648) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483956, operands: FormatI { rd: 11, rs1: 11, imm: 1072 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483648, 2147484720), rs1: 2147483648 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147483960, operands: FormatU { rd: 10, imm: 819200 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147467526, 819200) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483964, operands: FormatI { rd: 10, rs1: 10, imm: 4294966302 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (819200, 818206), rs1: 819200 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483968, operands: FormatI { rd: 12, rs1: 0, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 1), rs1: 0 }, ram_access: () }), ECALL(RISCVCycle { instruction: ECALL { address: 2147483972, operands: FormatI { rd: 0, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147483976, operands: FormatB { rs1: 15, rs2: 0, imm: 156 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 92, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483980, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (92, 0), rs1: 0 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483984, operands: FormatR { rd: 12, rs1: 9, rs2: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (1, 204531981), rs1: 17, rs2: 12031293 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147483988, operands: FormatI { rd: 14, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4090, 2147488792), rs1: 2147488784 }, ram_access: () }), VirtualAdvice(RISCVCycle { instruction: VirtualAdvice { address: 2147483992, operands: FormatJ { rd: 33, imm: 0 }, virtual_sequence_remaining: Some(7), advice: 2223173 }, register_state: RegisterStateFormatJ { rd: (2147467524, 2223173) }, ram_access: () }), VirtualAdvice(RISCVCycle { instruction: VirtualAdvice { address: 2147483992, operands: FormatJ { rd: 34, imm: 0 }, virtual_sequence_remaining: Some(6), advice: 65 }, register_state: RegisterStateFormatJ { rd: (23569, 65) }, ram_access: () }), VirtualAssertValidUnsignedRemainder(RISCVCycle { instruction: VirtualAssertValidUnsignedRemainder { address: 2147483992, operands: FormatB { rs1: 34, rs2: 15, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatB { rs1: 65, rs2: 92 }, ram_access: () }), VirtualAssertValidDiv0(RISCVCycle { instruction: VirtualAssertValidDiv0 { address: 2147483992, operands: FormatB { rs1: 15, rs2: 33, imm: 0 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatB { rs1: 92, rs2: 2223173 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147483992, operands: FormatR { rd: 35, rs1: 33, rs2: 15 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (4294838320, 204531916), rs1: 2223173, rs2: 92 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147483992, operands: FormatR { rd: 32, rs1: 35, rs2: 34 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2147467525, 204531981), rs1: 204531916, rs2: 65 }, ram_access: () }), VirtualAssertEQ(RISCVCycle { instruction: VirtualAssertEQ { address: 2147483992, operands: FormatB { rs1: 32, rs2: 12, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatB { rs1: 204531981, rs2: 204531981 }, ram_access: () }), VirtualMove(RISCVCycle { instruction: VirtualMove { address: 2147483992, operands: FormatI { rd: 12, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatI { rd: (204531981, 2223173), rs1: 2223173 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147483996, operands: FormatS { rs1: 2, rs2: 12, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 2223173 }, ram_access: RAMWrite { address: 2147488792, pre_value: 92, post_value: 2223173 } }), LW(RISCVCycle { instruction: LW { address: 2147484000, operands: FormatLoad { rd: 15, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (92, 2223173), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488792, value: 2223173 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484004, operands: FormatI { rd: 12, rs1: 0, imm: 2 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2223173, 2), rs1: 0 }, ram_access: () }), ECALL(RISCVCycle { instruction: ECALL { address: 2147484008, operands: FormatI { rd: 0, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484012, operands: FormatS { rs1: 2, rs2: 0, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488784, rs2: 0 }, ram_access: RAMWrite { address: 2147488792, pre_value: 2223173, post_value: 0 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484016, operands: FormatI { rd: 32, rs1: 2, imm: 12 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (204531981, 2147488796), rs1: 2147488784 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484016, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2223173, 2147488796), rs1: 2147488796 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484016, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (65, 2147467526), rs1: 2147488796 }, ram_access: RAMRead { address: 2147488796, value: 2147467526 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484016, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (204531916, 41184), rs1: 2147488796 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484016, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (0, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484016, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41184 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484016, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484016, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41184 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484016, operands: FormatR { rd: 37, rs1: 0, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (0, 0), rs1: 0, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484016, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (0, 2147467526), rs1: 2147467526, rs2: 0 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484016, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2147467526, 6), rs1: 2147467526, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484016, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (2147467526, 2147467520), rs1: 2147467526, rs2: 6 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484016, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488796, rs2: 2147467520 }, ram_access: RAMWrite { address: 2147488796, pre_value: 2147467526, post_value: 2147467520 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147484720, 2147488792), rs1: 2147488792, rs2: 0 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (818206, 17368), rs1: 2223173 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488796, 2147488792), rs1: 2147488792 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488796, 2147488792), rs1: 2147488792 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (2147467520, 0), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 0 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41184, 41152), rs1: 2147488792 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (6, 2223173), rs1: 2223173, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (2223173, 2223173), rs1: 0, rs2: 2223173 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2223173, 69), rs1: 2223173, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 69), rs1: 0, rs2: 69 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 69 }, ram_access: RAMWrite { address: 2147488792, pre_value: 0, post_value: 69 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 17368, rs2: 0 }, ram_access: () }), ORI(RISCVCycle { instruction: ORI { address: 2147484044, operands: FormatI { rd: 12, rs1: 15, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 2223301), rs1: 2223173 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484048, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488792 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484048, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488792 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484048, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (69, 69), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 69 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484048, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41152, 41152), rs1: 2147488792 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484048, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 37, rs1: 12, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (69, 2223301), rs1: 2223301, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (2223301, 2223232), rs1: 69, rs2: 2223301 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484048, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2223232, 128), rs1: 2223232, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (69, 197), rs1: 69, rs2: 128 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484048, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 197 }, ram_access: RAMWrite { address: 2147488792, pre_value: 69, post_value: 197 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484052, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 1), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484056, operands: FormatI { rd: 15, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2223173, 17368), rs1: 17368 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147484060, operands: FormatJ { rd: 0, imm: 4294967256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2223301, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488792, 2147488793), rs1: 2147488792, rs2: 1 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (17368, 135), rs1: 17368 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488793), rs1: 2147488793 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488793 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (197, 197), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 197 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41152, 41160), rs1: 2147488793 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 65280), rs1: 255, rs2: 256 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (128, 4446208), rs1: 17368, rs2: 256 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (4446208, 4446405), rs1: 197, rs2: 4446208 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (4446405, 55296), rs1: 4446405, rs2: 65280 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (197, 55493), rs1: 197, rs2: 55296 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 55493 }, ram_access: RAMWrite { address: 2147488792, pre_value: 197, post_value: 55493 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 135, rs2: 0 }, ram_access: () }), ORI(RISCVCycle { instruction: ORI { address: 2147484044, operands: FormatI { rd: 12, rs1: 15, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 17368), rs1: 17368 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484048, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488793, 2147488793), rs1: 2147488793 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484048, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488793 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484048, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (55493, 55493), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 55493 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484048, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41160, 41160), rs1: 2147488793 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484048, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (65280, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 65280), rs1: 255, rs2: 256 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 37, rs1: 12, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (55296, 4446208), rs1: 17368, rs2: 256 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (4446208, 4391109), rs1: 55493, rs2: 4446208 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484048, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (4391109, 0), rs1: 4391109, rs2: 65280 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (55493, 55493), rs1: 55493, rs2: 0 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484048, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 55493 }, ram_access: RAMWrite { address: 2147488792, pre_value: 55493, post_value: 55493 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484052, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1, 2), rs1: 1 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484056, operands: FormatI { rd: 15, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17368, 135), rs1: 135 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147484060, operands: FormatJ { rd: 0, imm: 4294967256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (17368, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488793, 2147488794), rs1: 2147488792, rs2: 2 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (135, 1), rs1: 135 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488793, 2147488794), rs1: 2147488794 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488794 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (55493, 55493), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 55493 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41160, 41168), rs1: 2147488794 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (65280, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (256, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 16711680), rs1: 255, rs2: 65536 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (0, 8847360), rs1: 135, rs2: 65536 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (8847360, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (8902853, 8847360), rs1: 8902853, rs2: 16711680 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (55493, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 8902853 }, ram_access: RAMWrite { address: 2147488792, pre_value: 55493, post_value: 8902853 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 0 }, ram_access: () }), ORI(RISCVCycle { instruction: ORI { address: 2147484044, operands: FormatI { rd: 12, rs1: 15, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 135), rs1: 135 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484048, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488794, 2147488794), rs1: 2147488794 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484048, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488794 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484048, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (8902853, 8902853), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 8902853 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484048, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41168, 41168), rs1: 2147488794 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484048, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (16711680, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 16711680), rs1: 255, rs2: 65536 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484048, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484048, operands: FormatR { rd: 37, rs1: 12, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (8847360, 8847360), rs1: 135, rs2: 65536 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (8847360, 55493), rs1: 8902853, rs2: 8847360 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484048, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (55493, 0), rs1: 55493, rs2: 16711680 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484048, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (8902853, 8902853), rs1: 8902853, rs2: 0 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484048, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 8902853 }, ram_access: RAMWrite { address: 2147488792, pre_value: 8902853, post_value: 8902853 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484052, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 3), rs1: 2 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484056, operands: FormatI { rd: 15, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (135, 1), rs1: 1 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147484060, operands: FormatJ { rd: 0, imm: 4294967256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484020, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (135, 5), rs1: 0 }, ram_access: () }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484024, operands: FormatB { rs1: 13, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 3, rs2: 5 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484028, operands: FormatR { rd: 11, rs1: 14, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488794, 2147488795), rs1: 2147488792, rs2: 3 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484032, operands: FormatVirtualRightShiftI { rd: 10, rs1: 15, imm: 4294967168 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (1, 0), rs1: 1 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484036, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488794, 2147488795), rs1: 2147488795 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484036, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488795 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (8902853, 8902853), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 8902853 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484036, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41168, 41176), rs1: 2147488795 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484036, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (16711680, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (65536, 16777216), rs1: 41176 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 4278190080), rs1: 255, rs2: 16777216 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484036, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (16777216, 16777216), rs1: 41176 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484036, operands: FormatR { rd: 37, rs1: 15, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (0, 16777216), rs1: 1, rs2: 16777216 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (16777216, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484036, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (25680069, 16777216), rs1: 25680069, rs2: 4278190080 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484036, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (8902853, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484036, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488792, rs2: 25680069 }, ram_access: RAMWrite { address: 2147488792, pre_value: 8902853, post_value: 25680069 } }), BEQ(RISCVCycle { instruction: BEQ { address: 2147484040, operands: FormatB { rs1: 10, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484064, operands: FormatI { rd: 12, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 4), rs1: 3 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484068, operands: FormatU { rd: 10, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 4096) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484072, operands: FormatI { rd: 10, rs1: 10, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4096, 4097), rs1: 4096 }, ram_access: () }), BGEU(RISCVCycle { instruction: BGEU { address: 2147484076, operands: FormatB { rs1: 12, rs2: 10, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4, rs2: 4097 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484080, operands: FormatU { rd: 10, imm: 2147471360 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (4097, 2147471360) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484084, operands: FormatI { rd: 10, rs1: 10, imm: 256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471360, 2147471616), rs1: 2147471360 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484088, operands: FormatI { rd: 11, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488795, 2147488792), rs1: 2147488784 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147484092, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483940, 2147484092) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484096, operands: FormatI { rd: 1, rs1: 1, imm: 48 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147484092, 2147484100), rs1: 2147484092 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484140, operands: FormatI { rd: 2, rs1: 2, imm: 4294967280 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488784, 2147488768), rs1: 2147488784 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484144, operands: FormatS { rs1: 2, rs2: 1, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488768, rs2: 2147484100 }, ram_access: RAMWrite { address: 2147488780, pre_value: 0, post_value: 2147484100 } }), SW(RISCVCycle { instruction: SW { address: 2147484148, operands: FormatS { rs1: 2, rs2: 8, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488768, rs2: 12031293 }, ram_access: RAMWrite { address: 2147488776, pre_value: 0, post_value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484152, operands: FormatI { rd: 8, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (12031293, 2147488784), rs1: 2147488768 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484156, operands: FormatLoad { rd: 1, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484100, 2147484100), rs1: 2147488768 }, ram_access: RAMRead { address: 2147488780, value: 2147484100 } }), LW(RISCVCycle { instruction: LW { address: 2147484160, operands: FormatLoad { rd: 8, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488784, 12031293), rs1: 2147488768 }, ram_access: RAMRead { address: 2147488776, value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484164, operands: FormatI { rd: 2, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488768, 2147488784), rs1: 2147488768 }, ram_access: () }), AUIPC(RISCVCycle { instruction: AUIPC { address: 2147484168, operands: FormatU { rd: 6, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (92, 2147484168) }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484172, operands: FormatI { rd: 0, rs1: 6, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147484168 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484176, operands: FormatI { rd: 2, rs1: 2, imm: 4294967264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488784, 2147488752), rs1: 2147488784 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484180, operands: FormatS { rs1: 2, rs2: 1, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488752, rs2: 2147484100 }, ram_access: RAMWrite { address: 2147488780, pre_value: 2147484100, post_value: 2147484100 } }), SW(RISCVCycle { instruction: SW { address: 2147484184, operands: FormatS { rs1: 2, rs2: 8, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488752, rs2: 12031293 }, ram_access: RAMWrite { address: 2147488776, pre_value: 12031293, post_value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484188, operands: FormatI { rd: 8, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (12031293, 2147488784), rs1: 2147488752 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484192, operands: FormatI { rd: 13, rs1: 0, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (3, 16), rs1: 0 }, ram_access: () }), BLTU(RISCVCycle { instruction: BLTU { address: 2147484196, operands: FormatB { rs1: 12, rs2: 13, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4, rs2: 16 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484324, operands: FormatI { rd: 13, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (16, 2147471616), rs1: 2147471616 }, ram_access: () }), ADD(RISCVCycle { instruction: ADD { address: 2147484328, operands: FormatR { rd: 14, rs1: 10, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147488792, 2147471620), rs1: 2147471616, rs2: 4 }, ram_access: () }), BGEU(RISCVCycle { instruction: BGEU { address: 2147484332, operands: FormatB { rs1: 10, rs2: 14, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147471616, rs2: 2147471620 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147488795, 2147488792), rs1: 2147488792 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488792), rs1: 2147488792 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (25680069, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (41176, 2147488795), rs1: 2147488792 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488795, 41176), rs1: 2147488795 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (16777216, 16777216), rs1: 41176 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (2147471620, 3305111552), rs1: 25680069, rs2: 16777216 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3305111552, 197), rs1: 3305111552 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 3), rs1: 4 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471616 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471616 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 0), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 0 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41176, 4294871040), rs1: 2147471616 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (4278190080, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 4294871040 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 4294871040 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (16777216, 197), rs1: 197, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (197, 197), rs1: 0, rs2: 197 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (197, 197), rs1: 197, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 197), rs1: 0, rs2: 197 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 197 }, ram_access: RAMWrite { address: 2147471616, pre_value: 0, post_value: 197 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471616, 2147471617), rs1: 2147471616 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488792, 2147488793), rs1: 2147488792 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 3, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488793), rs1: 2147488793 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488792), rs1: 2147488793 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (197, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294871040, 2147488794), rs1: 2147488793 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488794, 41168), rs1: 2147488794 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (1, 65536), rs1: 41168 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (197, 3636789248), rs1: 25680069, rs2: 65536 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (3636789248, 216), rs1: 3636789248 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (3, 2), rs1: 3 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488793, 2147471617), rs1: 2147471617 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471617 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 197), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 197 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41168, 4294871048), rs1: 2147471617 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (65536, 256), rs1: 4294871048 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 65280), rs1: 255, rs2: 256 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 4294871048 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (197, 55296), rs1: 216, rs2: 256 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (55296, 55493), rs1: 197, rs2: 55296 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (55493, 55296), rs1: 55493, rs2: 65280 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (197, 55493), rs1: 197, rs2: 55296 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 55493 }, ram_access: RAMWrite { address: 2147471616, pre_value: 197, post_value: 55493 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471617, 2147471618), rs1: 2147471617 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488793, 2147488794), rs1: 2147488793 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147471617, 2147488794), rs1: 2147488794 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488792), rs1: 2147488794 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (55493, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294871048, 2147488793), rs1: 2147488794 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488793, 41160), rs1: 2147488793 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (256, 256), rs1: 41160 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (216, 2279130368), rs1: 25680069, rs2: 256 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (2279130368, 135), rs1: 2279130368 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2, 1), rs1: 2 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488794, 2147471618), rs1: 2147471618 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471618 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 55493), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 55493 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41160, 4294871056), rs1: 2147471618 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (65280, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (256, 65536), rs1: 4294871056 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 16711680), rs1: 255, rs2: 65536 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (65536, 65536), rs1: 4294871056 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (55296, 8847360), rs1: 135, rs2: 65536 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (8847360, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (8902853, 8847360), rs1: 8902853, rs2: 16711680 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (55493, 8902853), rs1: 55493, rs2: 8847360 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 8902853 }, ram_access: RAMWrite { address: 2147471616, pre_value: 55493, post_value: 8902853 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471618, 2147471619), rs1: 2147471618 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488794, 2147488795), rs1: 2147488794 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484336, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (2147471618, 2147488795), rs1: 2147488795 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484336, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147488792), rs1: 2147488795 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484336, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatLoad { rd: (8902853, 25680069), rs1: 2147488792 }, ram_access: RAMRead { address: 2147488792, value: 25680069 } }), XORI(RISCVCycle { instruction: XORI { address: 2147484336, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatI { rd: (4294871056, 2147488792), rs1: 2147488795 }, ram_access: () }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484336, operands: FormatI { rd: 35, rs1: 35, imm: 8 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (2147488792, 41152), rs1: 2147488792 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484336, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatI { rd: (65536, 1), rs1: 41152 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484336, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (135, 25680069), rs1: 25680069, rs2: 1 }, ram_access: () }), VirtualSRLI(RISCVCycle { instruction: VirtualSRLI { address: 2147484336, operands: FormatVirtualRightShiftI { rd: 14, rs1: 14, imm: 4278190080 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatVirtualI { rd: (25680069, 1), rs1: 25680069 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484340, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1, 0), rs1: 1 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484344, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488795, 2147471619), rs1: 2147471619 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484344, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147488792, 2147471616), rs1: 2147471619 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484344, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 8902853), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 8902853 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484344, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (41152, 4294871064), rs1: 2147471619 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484344, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (16711680, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (1, 16777216), rs1: 4294871064 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 4278190080), rs1: 255, rs2: 16777216 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484344, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (16777216, 16777216), rs1: 4294871064 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484344, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (8847360, 16777216), rs1: 1, rs2: 16777216 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (16777216, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484344, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (25680069, 16777216), rs1: 25680069, rs2: 4278190080 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484344, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (8902853, 25680069), rs1: 8902853, rs2: 16777216 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484344, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 25680069 }, ram_access: RAMWrite { address: 2147471616, pre_value: 8902853, post_value: 25680069 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484348, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471619, 2147471620), rs1: 2147471619 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484352, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488795, 2147488796), rs1: 2147488795 }, ram_access: () }), BNE(RISCVCycle { instruction: BNE { address: 2147484356, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 0 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484360, operands: FormatLoad { rd: 1, rs1: 2, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484100, 2147484100), rs1: 2147488752 }, ram_access: RAMRead { address: 2147488780, value: 2147484100 } }), LW(RISCVCycle { instruction: LW { address: 2147484364, operands: FormatLoad { rd: 8, rs1: 2, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488784, 12031293), rs1: 2147488752 }, ram_access: RAMRead { address: 2147488776, value: 12031293 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484368, operands: FormatI { rd: 2, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488752, 2147488784), rs1: 2147488752 }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484372, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147484100 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484100, operands: FormatU { rd: 10, imm: 2147475456 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147471616, 2147475456) }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484104, operands: FormatI { rd: 11, rs1: 0, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488796, 1), rs1: 0 }, ram_access: () }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484108, operands: FormatI { rd: 32, rs1: 10, imm: 260 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147471619, 2147475716), rs1: 2147475456 }, ram_access: () }), ANDI(RISCVCycle { instruction: ANDI { address: 2147484108, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147475716), rs1: 2147475716 }, ram_access: () }), LW(RISCVCycle { instruction: LW { address: 2147484108, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatLoad { rd: (25680069, 0), rs1: 2147475716 }, ram_access: RAMRead { address: 2147475716, value: 0 } }), VirtualMULI(RISCVCycle { instruction: VirtualMULI { address: 2147484108, operands: FormatI { rd: 35, rs1: 32, imm: 8 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (4294871064, 4294903840), rs1: 2147475716 }, ram_access: () }), LUI(RISCVCycle { instruction: LUI { address: 2147484108, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (4278190080, 255) }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484108, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (16777216, 1), rs1: 4294903840 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484108, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), VirtualPow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484108, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 4294903840 }, ram_access: () }), MUL(RISCVCycle { instruction: MUL { address: 2147484108, operands: FormatR { rd: 37, rs1: 11, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (16777216, 1), rs1: 1, rs2: 1 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484108, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (1, 1), rs1: 0, rs2: 1 }, ram_access: () }), AND(RISCVCycle { instruction: AND { address: 2147484108, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (1, 1), rs1: 1, rs2: 255 }, ram_access: () }), XOR(RISCVCycle { instruction: XOR { address: 2147484108, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 1), rs1: 0, rs2: 1 }, ram_access: () }), SW(RISCVCycle { instruction: SW { address: 2147484108, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147475716, rs2: 1 }, ram_access: RAMWrite { address: 2147475716, pre_value: 0, post_value: 1 } }), LW(RISCVCycle { instruction: LW { address: 2147484112, operands: FormatLoad { rd: 1, rs1: 2, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484100, 2147483660), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488812, value: 2147483660 } }), LW(RISCVCycle { instruction: LW { address: 2147484116, operands: FormatLoad { rd: 8, rs1: 2, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (12031293, 0), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488808, value: 0 } }), LW(RISCVCycle { instruction: LW { address: 2147484120, operands: FormatLoad { rd: 9, rs1: 2, imm: 20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (17, 0), rs1: 2147488784 }, ram_access: RAMRead { address: 2147488804, value: 0 } }), ADDI(RISCVCycle { instruction: ADDI { address: 2147484124, operands: FormatI { rd: 2, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488784, 2147488816), rs1: 2147488784 }, ram_access: () }), JALR(RISCVCycle { instruction: JALR { address: 2147484128, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483660 }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () })]