// Seed: 50832336
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output uwire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    output tri id_8,
    input wand id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri1 id_16
    , id_20,
    output wor id_17,
    input tri1 id_18
);
  wire id_21;
  wire id_22, id_23, id_24;
  assign module_1.type_0 = 0;
  supply1 id_25 = ~id_13 - id_18;
  wire id_26;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2
    , id_6,
    output supply1 id_3,
    output tri id_4
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_1,
      id_4,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_4,
      id_2
  );
endmodule
