{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 17:42:35 2020 " "Info: Processing started: Fri Sep 04 17:42:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "Warning: No exact pin location assignment(s) for 148 pins of 148 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB " "Info: Pin ALUSrcB not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { ALUSrcB } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 56 904 1080 72 "ALUSrcB" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUSrcB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWre " "Info: Pin RegWre not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { RegWre } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 360 88 264 376 "RegWre" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWre } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[31\] " "Info: Pin curPC\[31\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[31] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[30\] " "Info: Pin curPC\[30\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[30] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[29\] " "Info: Pin curPC\[29\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[29] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[28\] " "Info: Pin curPC\[28\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[28] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[27\] " "Info: Pin curPC\[27\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[27] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[26\] " "Info: Pin curPC\[26\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[26] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[25\] " "Info: Pin curPC\[25\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[25] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[24\] " "Info: Pin curPC\[24\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[24] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[23\] " "Info: Pin curPC\[23\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[23] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[22\] " "Info: Pin curPC\[22\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[22] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[21\] " "Info: Pin curPC\[21\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[21] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[20\] " "Info: Pin curPC\[20\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[20] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[19\] " "Info: Pin curPC\[19\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[19] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[18\] " "Info: Pin curPC\[18\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[18] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[17\] " "Info: Pin curPC\[17\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[17] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[16\] " "Info: Pin curPC\[16\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[16] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[15\] " "Info: Pin curPC\[15\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[15] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[14\] " "Info: Pin curPC\[14\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[14] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[13\] " "Info: Pin curPC\[13\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[13] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[12\] " "Info: Pin curPC\[12\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[12] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[11\] " "Info: Pin curPC\[11\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[11] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[10\] " "Info: Pin curPC\[10\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[10] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[9\] " "Info: Pin curPC\[9\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[9] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[8\] " "Info: Pin curPC\[8\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[8] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[7\] " "Info: Pin curPC\[7\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[7] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[6\] " "Info: Pin curPC\[6\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[6] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[5\] " "Info: Pin curPC\[5\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[5] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[4\] " "Info: Pin curPC\[4\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[3\] " "Info: Pin curPC\[3\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[2\] " "Info: Pin curPC\[2\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[2] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[1\] " "Info: Pin curPC\[1\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "curPC\[0\] " "Info: Pin curPC\[0\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[5\] " "Info: Pin op\[5\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { op[5] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 552 728 40 "op\[5..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[4\] " "Info: Pin op\[4\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { op[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 552 728 40 "op\[5..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Info: Pin op\[3\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { op[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 552 728 40 "op\[5..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Info: Pin op\[2\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { op[2] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 552 728 40 "op\[5..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Info: Pin op\[1\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { op[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 552 728 40 "op\[5..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Info: Pin op\[0\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { op[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 552 728 40 "op\[5..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[31\] " "Info: Pin Out1\[31\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[31] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[30\] " "Info: Pin Out1\[30\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[30] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[29\] " "Info: Pin Out1\[29\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[29] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[28\] " "Info: Pin Out1\[28\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[28] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[27\] " "Info: Pin Out1\[27\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[27] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[26\] " "Info: Pin Out1\[26\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[26] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[25\] " "Info: Pin Out1\[25\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[25] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[24\] " "Info: Pin Out1\[24\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[24] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[23\] " "Info: Pin Out1\[23\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[23] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[22\] " "Info: Pin Out1\[22\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[22] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[21\] " "Info: Pin Out1\[21\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[21] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[20\] " "Info: Pin Out1\[20\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[20] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[19\] " "Info: Pin Out1\[19\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[19] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[18\] " "Info: Pin Out1\[18\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[18] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[17\] " "Info: Pin Out1\[17\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[17] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[16\] " "Info: Pin Out1\[16\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[16] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[15\] " "Info: Pin Out1\[15\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[15] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[14\] " "Info: Pin Out1\[14\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[14] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[13\] " "Info: Pin Out1\[13\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[13] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[12\] " "Info: Pin Out1\[12\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[12] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[11\] " "Info: Pin Out1\[11\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[11] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[10\] " "Info: Pin Out1\[10\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[10] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[9\] " "Info: Pin Out1\[9\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[9] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[8\] " "Info: Pin Out1\[8\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[8] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[7\] " "Info: Pin Out1\[7\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[7] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[6\] " "Info: Pin Out1\[6\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[6] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[5\] " "Info: Pin Out1\[5\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[5] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[4\] " "Info: Pin Out1\[4\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[3\] " "Info: Pin Out1\[3\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[2\] " "Info: Pin Out1\[2\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[2] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[1\] " "Info: Pin Out1\[1\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out1\[0\] " "Info: Pin Out1\[0\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out1[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 496 456 632 512 "Out1\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[31\] " "Info: Pin Out2\[31\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[31] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[30\] " "Info: Pin Out2\[30\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[30] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[29\] " "Info: Pin Out2\[29\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[29] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[28\] " "Info: Pin Out2\[28\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[28] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[27\] " "Info: Pin Out2\[27\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[27] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[26\] " "Info: Pin Out2\[26\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[26] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[25\] " "Info: Pin Out2\[25\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[25] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[24\] " "Info: Pin Out2\[24\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[24] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[23\] " "Info: Pin Out2\[23\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[23] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[22\] " "Info: Pin Out2\[22\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[22] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[21\] " "Info: Pin Out2\[21\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[21] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[20\] " "Info: Pin Out2\[20\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[20] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[19\] " "Info: Pin Out2\[19\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[19] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[18\] " "Info: Pin Out2\[18\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[18] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[17\] " "Info: Pin Out2\[17\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[17] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[16\] " "Info: Pin Out2\[16\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[16] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[15\] " "Info: Pin Out2\[15\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[15] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[14\] " "Info: Pin Out2\[14\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[14] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[13\] " "Info: Pin Out2\[13\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[13] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[12\] " "Info: Pin Out2\[12\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[12] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[11\] " "Info: Pin Out2\[11\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[11] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[10\] " "Info: Pin Out2\[10\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[10] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[9\] " "Info: Pin Out2\[9\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[9] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[8\] " "Info: Pin Out2\[8\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[8] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[7\] " "Info: Pin Out2\[7\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[7] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[6\] " "Info: Pin Out2\[6\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[6] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[5\] " "Info: Pin Out2\[5\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[5] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[4\] " "Info: Pin Out2\[4\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[3\] " "Info: Pin Out2\[3\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[2\] " "Info: Pin Out2\[2\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[2] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[1\] " "Info: Pin Out2\[1\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out2\[0\] " "Info: Pin Out2\[0\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Out2[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 528 456 632 544 "Out2\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Out2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[4\] " "Info: Pin rd\[4\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rd[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 272 448 312 "rd\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[3\] " "Info: Pin rd\[3\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rd[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 272 448 312 "rd\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[2\] " "Info: Pin rd\[2\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rd[2] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 272 448 312 "rd\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[1\] " "Info: Pin rd\[1\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rd[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 272 448 312 "rd\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[0\] " "Info: Pin rd\[0\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rd[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 272 448 312 "rd\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[31\] " "Info: Pin result\[31\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[31] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[30\] " "Info: Pin result\[30\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[30] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[29\] " "Info: Pin result\[29\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[29] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[28\] " "Info: Pin result\[28\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[28] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[27\] " "Info: Pin result\[27\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[27] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[26\] " "Info: Pin result\[26\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[26] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[25\] " "Info: Pin result\[25\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[25] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[24\] " "Info: Pin result\[24\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[24] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[23\] " "Info: Pin result\[23\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[23] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[22\] " "Info: Pin result\[22\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[22] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[21\] " "Info: Pin result\[21\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[21] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[20\] " "Info: Pin result\[20\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[20] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[19\] " "Info: Pin result\[19\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[19] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[18\] " "Info: Pin result\[18\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[18] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[17\] " "Info: Pin result\[17\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[17] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[16\] " "Info: Pin result\[16\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[16] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[15\] " "Info: Pin result\[15\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[15] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[14\] " "Info: Pin result\[14\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[14] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[13\] " "Info: Pin result\[13\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[13] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[12\] " "Info: Pin result\[12\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[12] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[11\] " "Info: Pin result\[11\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[11] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[10\] " "Info: Pin result\[10\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[10] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[9\] " "Info: Pin result\[9\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[9] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[8\] " "Info: Pin result\[8\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[8] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Info: Pin result\[7\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[7] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Info: Pin result\[6\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[6] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Info: Pin result\[5\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[5] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Info: Pin result\[4\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Info: Pin result\[3\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Info: Pin result\[2\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[2] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Info: Pin result\[1\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Info: Pin result\[0\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { result[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 296 1072 1248 312 "result\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[4\] " "Info: Pin rt\[4\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rt[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Info: Pin rt\[3\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rt[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Info: Pin rt\[2\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rt[2] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Info: Pin rt\[1\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rt[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Info: Pin rt\[0\] not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rt[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 88 -224 -56 104 "clk" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { Reset } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 128 -160 8 144 "Reset" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst7\|Address\[2\] " "Info: Destination node PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst7|Address[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~0 " "Info: Destination node registerFile:inst8\|register~0" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~1 " "Info: Destination node registerFile:inst8\|register~1" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~2 " "Info: Destination node registerFile:inst8\|register~2" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~3 " "Info: Destination node registerFile:inst8\|register~3" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~4 " "Info: Destination node registerFile:inst8\|register~4" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~32 " "Info: Destination node registerFile:inst8\|register~32" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~33 " "Info: Destination node registerFile:inst8\|register~33" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~34 " "Info: Destination node registerFile:inst8\|register~34" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~34 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|register~35 " "Info: Destination node registerFile:inst8\|register~35" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|register~35 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 88 -224 -56 104 "clk" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:inst4\|Equal4~0  " "Info: Automatically promoted node controlUnit:inst4\|Equal4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[31\]~0 " "Info: Destination node registerFile:inst8\|writeData\[31\]~0" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[31]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:inst4\|RegOut~0 " "Info: Destination node controlUnit:inst4\|RegOut~0" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 6 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:inst4|RegOut~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[30\]~1 " "Info: Destination node registerFile:inst8\|writeData\[30\]~1" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[30]~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[29\]~2 " "Info: Destination node registerFile:inst8\|writeData\[29\]~2" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[29]~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[28\]~3 " "Info: Destination node registerFile:inst8\|writeData\[28\]~3" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[28]~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[27\]~4 " "Info: Destination node registerFile:inst8\|writeData\[27\]~4" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[27]~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[26\]~5 " "Info: Destination node registerFile:inst8\|writeData\[26\]~5" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[26]~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[25\]~6 " "Info: Destination node registerFile:inst8\|writeData\[25\]~6" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[25]~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[24\]~7 " "Info: Destination node registerFile:inst8\|writeData\[24\]~7" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[24]~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:inst8\|writeData\[23\]~8 " "Info: Destination node registerFile:inst8\|writeData\[23\]~8" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 11 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerFile:inst8|writeData[23]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 10 -1 0 } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:inst4|Equal4~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Info: Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Info: Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Info: Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Info: Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Info: Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Info: Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Info: Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Info: Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Info: Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~16 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Info: Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Info: Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Info: Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Info: Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Info: Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~20 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 3.3V 1 146 0 " "Info: Number of I/O pins in group: 147 (unused VREF, 3.3V VCCIO, 1 input, 146 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.894 ns register register " "Info: Estimated most critical path is register to register delay of 9.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst7\|Address\[5\] 1 REG LAB_X15_Y12 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y12; Fanout = 31; REG Node = 'PC:inst7\|Address\[5\]'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst7|Address[5] } "NODE_NAME" } } { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.272 ns) 1.253 ns instructionMemory:inst6\|Mux6~0 2 COMB LAB_X23_Y14 64 " "Info: 2: + IC(0.981 ns) + CELL(0.272 ns) = 1.253 ns; Loc. = LAB_X23_Y14; Fanout = 64; COMB Node = 'instructionMemory:inst6\|Mux6~0'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { PC:inst7|Address[5] instructionMemory:inst6|Mux6~0 } "NODE_NAME" } } { "instructionMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/instructionMemory.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.053 ns) 2.252 ns registerFile:inst8\|register~1184 3 COMB LAB_X25_Y12 1 " "Info: 3: + IC(0.946 ns) + CELL(0.053 ns) = 2.252 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'registerFile:inst8\|register~1184'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { instructionMemory:inst6|Mux6~0 registerFile:inst8|register~1184 } "NODE_NAME" } } { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.053 ns) 3.533 ns registerFile:inst8\|register~1188 4 COMB LAB_X23_Y17 7 " "Info: 4: + IC(1.228 ns) + CELL(0.053 ns) = 3.533 ns; Loc. = LAB_X23_Y17; Fanout = 7; COMB Node = 'registerFile:inst8\|register~1188'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { registerFile:inst8|register~1184 registerFile:inst8|register~1188 } "NODE_NAME" } } { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.350 ns) 4.925 ns ALU:inst\|Add1~50 5 COMB LAB_X21_Y10 2 " "Info: 5: + IC(1.042 ns) + CELL(0.350 ns) = 4.925 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|Add1~50'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { registerFile:inst8|register~1188 ALU:inst|Add1~50 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.960 ns ALU:inst\|Add1~54 6 COMB LAB_X21_Y10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.960 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|Add1~54'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~50 ALU:inst|Add1~54 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.995 ns ALU:inst\|Add1~58 7 COMB LAB_X21_Y10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.995 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|Add1~58'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~54 ALU:inst|Add1~58 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.030 ns ALU:inst\|Add1~62 8 COMB LAB_X21_Y10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.030 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU:inst\|Add1~62'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~58 ALU:inst|Add1~62 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.035 ns) 5.207 ns ALU:inst\|Add1~66 9 COMB LAB_X21_Y9 2 " "Info: 9: + IC(0.142 ns) + CELL(0.035 ns) = 5.207 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~66'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.177 ns" { ALU:inst|Add1~62 ALU:inst|Add1~66 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.242 ns ALU:inst\|Add1~70 10 COMB LAB_X21_Y9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.242 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~70'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~66 ALU:inst|Add1~70 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.277 ns ALU:inst\|Add1~74 11 COMB LAB_X21_Y9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.277 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~74'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~70 ALU:inst|Add1~74 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.312 ns ALU:inst\|Add1~78 12 COMB LAB_X21_Y9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.312 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~78'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~74 ALU:inst|Add1~78 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.347 ns ALU:inst\|Add1~82 13 COMB LAB_X21_Y9 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.347 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~82'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~78 ALU:inst|Add1~82 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.382 ns ALU:inst\|Add1~86 14 COMB LAB_X21_Y9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 5.382 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~86'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~82 ALU:inst|Add1~86 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.417 ns ALU:inst\|Add1~90 15 COMB LAB_X21_Y9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 5.417 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~90'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~86 ALU:inst|Add1~90 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.452 ns ALU:inst\|Add1~94 16 COMB LAB_X21_Y9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 5.452 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'ALU:inst\|Add1~94'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~90 ALU:inst|Add1~94 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 5.619 ns ALU:inst\|Add1~98 17 COMB LAB_X21_Y8 2 " "Info: 17: + IC(0.132 ns) + CELL(0.035 ns) = 5.619 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|Add1~98'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { ALU:inst|Add1~94 ALU:inst|Add1~98 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.654 ns ALU:inst\|Add1~102 18 COMB LAB_X21_Y8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 5.654 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|Add1~102'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~98 ALU:inst|Add1~102 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.689 ns ALU:inst\|Add1~106 19 COMB LAB_X21_Y8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 5.689 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|Add1~106'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|Add1~102 ALU:inst|Add1~106 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.814 ns ALU:inst\|Add1~109 20 COMB LAB_X21_Y8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.125 ns) = 5.814 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'ALU:inst\|Add1~109'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|Add1~106 ALU:inst|Add1~109 } "NODE_NAME" } } { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.272 ns) 7.261 ns controlUnit:inst4\|PCSrc~1 21 COMB LAB_X22_Y19 2 " "Info: 21: + IC(1.175 ns) + CELL(0.272 ns) = 7.261 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'controlUnit:inst4\|PCSrc~1'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { ALU:inst|Add1~109 controlUnit:inst4|PCSrc~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.378 ns) 8.816 ns controlUnit:inst4\|PCSrc 22 COMB LAB_X15_Y11 29 " "Info: 22: + IC(1.177 ns) + CELL(0.378 ns) = 8.816 ns; Loc. = LAB_X15_Y11; Fanout = 29; COMB Node = 'controlUnit:inst4\|PCSrc'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { controlUnit:inst4|PCSrc~1 controlUnit:inst4|PCSrc } "NODE_NAME" } } { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.503 ns) 9.894 ns PC:inst7\|Address\[17\] 23 REG LAB_X15_Y12 3 " "Info: 23: + IC(0.575 ns) + CELL(0.503 ns) = 9.894 ns; Loc. = LAB_X15_Y12; Fanout = 3; REG Node = 'PC:inst7\|Address\[17\]'" {  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { controlUnit:inst4|PCSrc PC:inst7|Address[17] } "NODE_NAME" } } { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.496 ns ( 25.23 % ) " "Info: Total cell delay = 2.496 ns ( 25.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.398 ns ( 74.77 % ) " "Info: Total interconnect delay = 7.398 ns ( 74.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.894 ns" { PC:inst7|Address[5] instructionMemory:inst6|Mux6~0 registerFile:inst8|register~1184 registerFile:inst8|register~1188 ALU:inst|Add1~50 ALU:inst|Add1~54 ALU:inst|Add1~58 ALU:inst|Add1~62 ALU:inst|Add1~66 ALU:inst|Add1~70 ALU:inst|Add1~74 ALU:inst|Add1~78 ALU:inst|Add1~82 ALU:inst|Add1~86 ALU:inst|Add1~90 ALU:inst|Add1~94 ALU:inst|Add1~98 ALU:inst|Add1~102 ALU:inst|Add1~106 ALU:inst|Add1~109 controlUnit:inst4|PCSrc~1 controlUnit:inst4|PCSrc PC:inst7|Address[17] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "4 " "Info: Duplicated 4 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "146 " "Warning: Found 146 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSrcB 0 " "Info: Pin \"ALUSrcB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWre 0 " "Info: Pin \"RegWre\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[31\] 0 " "Info: Pin \"curPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[30\] 0 " "Info: Pin \"curPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[29\] 0 " "Info: Pin \"curPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[28\] 0 " "Info: Pin \"curPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[27\] 0 " "Info: Pin \"curPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[26\] 0 " "Info: Pin \"curPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[25\] 0 " "Info: Pin \"curPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[24\] 0 " "Info: Pin \"curPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[23\] 0 " "Info: Pin \"curPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[22\] 0 " "Info: Pin \"curPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[21\] 0 " "Info: Pin \"curPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[20\] 0 " "Info: Pin \"curPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[19\] 0 " "Info: Pin \"curPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[18\] 0 " "Info: Pin \"curPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[17\] 0 " "Info: Pin \"curPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[16\] 0 " "Info: Pin \"curPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[15\] 0 " "Info: Pin \"curPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[14\] 0 " "Info: Pin \"curPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[13\] 0 " "Info: Pin \"curPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[12\] 0 " "Info: Pin \"curPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[11\] 0 " "Info: Pin \"curPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[10\] 0 " "Info: Pin \"curPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[9\] 0 " "Info: Pin \"curPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[8\] 0 " "Info: Pin \"curPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[7\] 0 " "Info: Pin \"curPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[6\] 0 " "Info: Pin \"curPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[5\] 0 " "Info: Pin \"curPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[4\] 0 " "Info: Pin \"curPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[3\] 0 " "Info: Pin \"curPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[2\] 0 " "Info: Pin \"curPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[1\] 0 " "Info: Pin \"curPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "curPC\[0\] 0 " "Info: Pin \"curPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[5\] 0 " "Info: Pin \"op\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[4\] 0 " "Info: Pin \"op\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[3\] 0 " "Info: Pin \"op\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[2\] 0 " "Info: Pin \"op\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[1\] 0 " "Info: Pin \"op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[0\] 0 " "Info: Pin \"op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[31\] 0 " "Info: Pin \"Out1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[30\] 0 " "Info: Pin \"Out1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[29\] 0 " "Info: Pin \"Out1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[28\] 0 " "Info: Pin \"Out1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[27\] 0 " "Info: Pin \"Out1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[26\] 0 " "Info: Pin \"Out1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[25\] 0 " "Info: Pin \"Out1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[24\] 0 " "Info: Pin \"Out1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[23\] 0 " "Info: Pin \"Out1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[22\] 0 " "Info: Pin \"Out1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[21\] 0 " "Info: Pin \"Out1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[20\] 0 " "Info: Pin \"Out1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[19\] 0 " "Info: Pin \"Out1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[18\] 0 " "Info: Pin \"Out1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[17\] 0 " "Info: Pin \"Out1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[16\] 0 " "Info: Pin \"Out1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[15\] 0 " "Info: Pin \"Out1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[14\] 0 " "Info: Pin \"Out1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[13\] 0 " "Info: Pin \"Out1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[12\] 0 " "Info: Pin \"Out1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[11\] 0 " "Info: Pin \"Out1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[10\] 0 " "Info: Pin \"Out1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[9\] 0 " "Info: Pin \"Out1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[8\] 0 " "Info: Pin \"Out1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[7\] 0 " "Info: Pin \"Out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[6\] 0 " "Info: Pin \"Out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[5\] 0 " "Info: Pin \"Out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[4\] 0 " "Info: Pin \"Out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[3\] 0 " "Info: Pin \"Out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[2\] 0 " "Info: Pin \"Out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[1\] 0 " "Info: Pin \"Out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out1\[0\] 0 " "Info: Pin \"Out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[31\] 0 " "Info: Pin \"Out2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[30\] 0 " "Info: Pin \"Out2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[29\] 0 " "Info: Pin \"Out2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[28\] 0 " "Info: Pin \"Out2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[27\] 0 " "Info: Pin \"Out2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[26\] 0 " "Info: Pin \"Out2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[25\] 0 " "Info: Pin \"Out2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[24\] 0 " "Info: Pin \"Out2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[23\] 0 " "Info: Pin \"Out2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[22\] 0 " "Info: Pin \"Out2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[21\] 0 " "Info: Pin \"Out2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[20\] 0 " "Info: Pin \"Out2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[19\] 0 " "Info: Pin \"Out2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[18\] 0 " "Info: Pin \"Out2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[17\] 0 " "Info: Pin \"Out2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[16\] 0 " "Info: Pin \"Out2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[15\] 0 " "Info: Pin \"Out2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[14\] 0 " "Info: Pin \"Out2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[13\] 0 " "Info: Pin \"Out2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[12\] 0 " "Info: Pin \"Out2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[11\] 0 " "Info: Pin \"Out2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[10\] 0 " "Info: Pin \"Out2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[9\] 0 " "Info: Pin \"Out2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[8\] 0 " "Info: Pin \"Out2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[7\] 0 " "Info: Pin \"Out2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[6\] 0 " "Info: Pin \"Out2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[5\] 0 " "Info: Pin \"Out2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[4\] 0 " "Info: Pin \"Out2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[3\] 0 " "Info: Pin \"Out2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[2\] 0 " "Info: Pin \"Out2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[1\] 0 " "Info: Pin \"Out2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out2\[0\] 0 " "Info: Pin \"Out2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[4\] 0 " "Info: Pin \"rd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[3\] 0 " "Info: Pin \"rd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[2\] 0 " "Info: Pin \"rd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[1\] 0 " "Info: Pin \"rd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[0\] 0 " "Info: Pin \"rd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[31\] 0 " "Info: Pin \"result\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[30\] 0 " "Info: Pin \"result\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[29\] 0 " "Info: Pin \"result\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[28\] 0 " "Info: Pin \"result\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[27\] 0 " "Info: Pin \"result\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[26\] 0 " "Info: Pin \"result\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[25\] 0 " "Info: Pin \"result\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[24\] 0 " "Info: Pin \"result\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[23\] 0 " "Info: Pin \"result\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[22\] 0 " "Info: Pin \"result\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[21\] 0 " "Info: Pin \"result\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[20\] 0 " "Info: Pin \"result\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[19\] 0 " "Info: Pin \"result\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[18\] 0 " "Info: Pin \"result\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[17\] 0 " "Info: Pin \"result\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[16\] 0 " "Info: Pin \"result\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[15\] 0 " "Info: Pin \"result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[14\] 0 " "Info: Pin \"result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[13\] 0 " "Info: Pin \"result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[12\] 0 " "Info: Pin \"result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[11\] 0 " "Info: Pin \"result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[10\] 0 " "Info: Pin \"result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[9\] 0 " "Info: Pin \"result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[8\] 0 " "Info: Pin \"result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Info: Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Info: Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Info: Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[4\] 0 " "Info: Pin \"rt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[3\] 0 " "Info: Pin \"rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[2\] 0 " "Info: Pin \"rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[1\] 0 " "Info: Pin \"rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[0\] 0 " "Info: Pin \"rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "curPC\[1\] GND " "Info: Pin curPC\[1\] has GND driving its datain port" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[1] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "curPC\[0\] GND " "Info: Pin curPC\[0\] has GND driving its datain port" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { curPC[0] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { curPC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rt\[4\] GND " "Info: Pin rt\[4\] has GND driving its datain port" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rt[4] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rt\[3\] GND " "Info: Pin rt\[3\] has GND driving its datain port" {  } { { "f:/tool/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/tool/quartusii/quartus/bin/pin_planner.ppl" { rt[3] } } } { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } } { "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/tool/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Tool/QuartusII/project/test4/CPU.fit.smsg " "Info: Generated suppressed messages file F:/Tool/QuartusII/project/test4/CPU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 17:42:47 2020 " "Info: Processing ended: Fri Sep 04 17:42:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
