// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDCT8_IDCT8B32 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_0_val,
        src_1_val,
        src_2_val,
        src_3_val,
        src_4_val,
        src_5_val,
        src_6_val,
        src_7_val,
        src_8_val,
        src_9_val,
        src_10_val,
        src_11_val,
        src_12_val,
        src_13_val,
        src_14_val,
        src_15_val,
        src_16_val,
        src_17_val,
        src_18_val,
        src_19_val,
        src_20_val,
        src_21_val,
        src_22_val,
        src_23_val,
        src_24_val,
        src_25_val,
        src_26_val,
        src_27_val,
        src_28_val,
        src_29_val,
        src_30_val,
        src_31_val,
        dst_0,
        dst_0_ap_vld,
        dst_1,
        dst_1_ap_vld,
        dst_2,
        dst_2_ap_vld,
        dst_3,
        dst_3_ap_vld,
        dst_4,
        dst_4_ap_vld,
        dst_5,
        dst_5_ap_vld,
        dst_6,
        dst_6_ap_vld,
        dst_7,
        dst_7_ap_vld,
        dst_8,
        dst_8_ap_vld,
        dst_9,
        dst_9_ap_vld,
        dst_10,
        dst_10_ap_vld,
        dst_11,
        dst_11_ap_vld,
        dst_12,
        dst_12_ap_vld,
        dst_13,
        dst_13_ap_vld,
        dst_14,
        dst_14_ap_vld,
        dst_15,
        dst_15_ap_vld,
        dst_16,
        dst_16_ap_vld,
        dst_17,
        dst_17_ap_vld,
        dst_18,
        dst_18_ap_vld,
        dst_19,
        dst_19_ap_vld,
        dst_20,
        dst_20_ap_vld,
        dst_21,
        dst_21_ap_vld,
        dst_22,
        dst_22_ap_vld,
        dst_23,
        dst_23_ap_vld,
        dst_24,
        dst_24_ap_vld,
        dst_25,
        dst_25_ap_vld,
        dst_26,
        dst_26_ap_vld,
        dst_27,
        dst_27_ap_vld,
        dst_28,
        dst_28_ap_vld,
        dst_29,
        dst_29_ap_vld,
        dst_30,
        dst_30_ap_vld,
        dst_31,
        dst_31_ap_vld,
        shift,
        skipLine2,
        oMin,
        oMax
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] src_0_val;
input  [31:0] src_1_val;
input  [31:0] src_2_val;
input  [31:0] src_3_val;
input  [31:0] src_4_val;
input  [31:0] src_5_val;
input  [31:0] src_6_val;
input  [31:0] src_7_val;
input  [31:0] src_8_val;
input  [31:0] src_9_val;
input  [31:0] src_10_val;
input  [31:0] src_11_val;
input  [31:0] src_12_val;
input  [31:0] src_13_val;
input  [31:0] src_14_val;
input  [31:0] src_15_val;
input  [31:0] src_16_val;
input  [31:0] src_17_val;
input  [31:0] src_18_val;
input  [31:0] src_19_val;
input  [31:0] src_20_val;
input  [31:0] src_21_val;
input  [31:0] src_22_val;
input  [31:0] src_23_val;
input  [31:0] src_24_val;
input  [31:0] src_25_val;
input  [31:0] src_26_val;
input  [31:0] src_27_val;
input  [31:0] src_28_val;
input  [31:0] src_29_val;
input  [31:0] src_30_val;
input  [31:0] src_31_val;
output  [31:0] dst_0;
output   dst_0_ap_vld;
output  [31:0] dst_1;
output   dst_1_ap_vld;
output  [31:0] dst_2;
output   dst_2_ap_vld;
output  [31:0] dst_3;
output   dst_3_ap_vld;
output  [31:0] dst_4;
output   dst_4_ap_vld;
output  [31:0] dst_5;
output   dst_5_ap_vld;
output  [31:0] dst_6;
output   dst_6_ap_vld;
output  [31:0] dst_7;
output   dst_7_ap_vld;
output  [31:0] dst_8;
output   dst_8_ap_vld;
output  [31:0] dst_9;
output   dst_9_ap_vld;
output  [31:0] dst_10;
output   dst_10_ap_vld;
output  [31:0] dst_11;
output   dst_11_ap_vld;
output  [31:0] dst_12;
output   dst_12_ap_vld;
output  [31:0] dst_13;
output   dst_13_ap_vld;
output  [31:0] dst_14;
output   dst_14_ap_vld;
output  [31:0] dst_15;
output   dst_15_ap_vld;
output  [31:0] dst_16;
output   dst_16_ap_vld;
output  [31:0] dst_17;
output   dst_17_ap_vld;
output  [31:0] dst_18;
output   dst_18_ap_vld;
output  [31:0] dst_19;
output   dst_19_ap_vld;
output  [31:0] dst_20;
output   dst_20_ap_vld;
output  [31:0] dst_21;
output   dst_21_ap_vld;
output  [31:0] dst_22;
output   dst_22_ap_vld;
output  [31:0] dst_23;
output   dst_23_ap_vld;
output  [31:0] dst_24;
output   dst_24_ap_vld;
output  [31:0] dst_25;
output   dst_25_ap_vld;
output  [31:0] dst_26;
output   dst_26_ap_vld;
output  [31:0] dst_27;
output   dst_27_ap_vld;
output  [31:0] dst_28;
output   dst_28_ap_vld;
output  [31:0] dst_29;
output   dst_29_ap_vld;
output  [31:0] dst_30;
output   dst_30_ap_vld;
output  [31:0] dst_31;
output   dst_31_ap_vld;
input  [31:0] shift;
input  [31:0] skipLine2;
input  [31:0] oMin;
input  [31:0] oMax;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] dst_0;
reg[31:0] dst_1;
reg[31:0] dst_2;
reg[31:0] dst_3;
reg[31:0] dst_4;
reg[31:0] dst_5;
reg[31:0] dst_6;
reg[31:0] dst_7;
reg[31:0] dst_8;
reg[31:0] dst_9;
reg[31:0] dst_10;
reg[31:0] dst_11;
reg[31:0] dst_12;
reg[31:0] dst_13;
reg[31:0] dst_14;
reg[31:0] dst_15;
reg[31:0] dst_16;
reg[31:0] dst_17;
reg[31:0] dst_18;
reg[31:0] dst_19;
reg[31:0] dst_20;
reg[31:0] dst_21;
reg[31:0] dst_22;
reg[31:0] dst_23;
reg[31:0] dst_24;
reg[31:0] dst_25;
reg[31:0] dst_26;
reg[31:0] dst_27;
reg[31:0] dst_28;
reg[31:0] dst_29;
reg[31:0] dst_30;
reg[31:0] dst_31;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] tmp_reg_790;
wire   [31:0] trunc_ln70_fu_680_p1;
reg   [31:0] trunc_ln70_reg_795;
wire   [31:0] sub_ln70_fu_684_p2;
reg   [31:0] sub_ln70_reg_800;
reg   [0:0] tmp_13_reg_805;
wire    ap_CS_fsm_state2;
wire   [31:0] rndFactor_4_fu_708_p3;
reg   [31:0] rndFactor_4_reg_980;
wire   [31:0] cutoff_fu_716_p2;
reg   [31:0] cutoff_reg_985;
wire   [31:0] sub_i_i_i_i_fu_723_p2;
reg   [31:0] sub_i_i_i_i_reg_990;
reg   [30:0] tmp_14_reg_995;
reg   [29:0] tmp_15_reg_1000;
reg   [28:0] tmp_16_reg_1005;
reg   [27:0] tmp_17_reg_1010;
reg   [26:0] tmp_18_reg_1015;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_done;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_idle;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_ready;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2_ap_vld;
wire   [31:0] grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1;
wire    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1_ap_vld;
reg    grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start_reg;
reg   [31:0] dst_0_reg;
wire    ap_CS_fsm_state3;
reg   [31:0] dst_31_reg;
reg   [31:0] dst_30_reg;
reg   [31:0] dst_29_reg;
reg   [31:0] dst_28_reg;
reg   [31:0] dst_27_reg;
reg   [31:0] dst_26_reg;
reg   [31:0] dst_25_reg;
reg   [31:0] dst_24_reg;
reg   [31:0] dst_23_reg;
reg   [31:0] dst_22_reg;
reg   [31:0] dst_21_reg;
reg   [31:0] dst_20_reg;
reg   [31:0] dst_19_reg;
reg   [31:0] dst_18_reg;
reg   [31:0] dst_17_reg;
reg   [31:0] dst_16_reg;
reg   [31:0] dst_15_reg;
reg   [31:0] dst_14_reg;
reg   [31:0] dst_13_reg;
reg   [31:0] dst_12_reg;
reg   [31:0] dst_11_reg;
reg   [31:0] dst_10_reg;
reg   [31:0] dst_9_reg;
reg   [31:0] dst_8_reg;
reg   [31:0] dst_7_reg;
reg   [31:0] dst_6_reg;
reg   [31:0] dst_5_reg;
reg   [31:0] dst_4_reg;
reg   [31:0] dst_3_reg;
reg   [31:0] dst_2_reg;
reg   [31:0] dst_1_reg;
wire  signed [31:0] sext_ln70_fu_662_p0;
wire  signed [32:0] sext_ln70_fu_662_p1;
wire   [32:0] add_ln70_fu_666_p2;
wire  signed [31:0] tmp_13_fu_690_p1;
wire   [31:0] rndFactor_fu_698_p2;
wire   [31:0] rndFactor_3_fu_703_p2;
wire  signed [31:0] sub_i_i_i_i_fu_723_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start_reg = 1'b0;
end

IDCT8_IDCT8B32_Pipeline_VITIS_LOOP_73_1 grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start),
    .ap_done(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_done),
    .ap_idle(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_idle),
    .ap_ready(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_ready),
    .dst_0(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0),
    .dst_0_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0_ap_vld),
    .dst_31(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31),
    .dst_31_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31_ap_vld),
    .dst_30(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30),
    .dst_30_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30_ap_vld),
    .dst_29(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29),
    .dst_29_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29_ap_vld),
    .dst_28(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28),
    .dst_28_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28_ap_vld),
    .dst_27(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27),
    .dst_27_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27_ap_vld),
    .dst_26(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26),
    .dst_26_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26_ap_vld),
    .dst_25(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25),
    .dst_25_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25_ap_vld),
    .dst_24(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24),
    .dst_24_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24_ap_vld),
    .dst_23(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23),
    .dst_23_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23_ap_vld),
    .dst_22(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22),
    .dst_22_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22_ap_vld),
    .dst_21(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21),
    .dst_21_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21_ap_vld),
    .dst_20(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20),
    .dst_20_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20_ap_vld),
    .dst_19(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19),
    .dst_19_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19_ap_vld),
    .dst_18(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18),
    .dst_18_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18_ap_vld),
    .dst_17(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17),
    .dst_17_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17_ap_vld),
    .dst_16(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16),
    .dst_16_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16_ap_vld),
    .dst_15(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15),
    .dst_15_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15_ap_vld),
    .dst_14(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14),
    .dst_14_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14_ap_vld),
    .dst_13(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13),
    .dst_13_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13_ap_vld),
    .dst_12(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12),
    .dst_12_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12_ap_vld),
    .dst_11(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11),
    .dst_11_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11_ap_vld),
    .dst_10(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10),
    .dst_10_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10_ap_vld),
    .dst_9(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9),
    .dst_9_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9_ap_vld),
    .dst_8(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8),
    .dst_8_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8_ap_vld),
    .dst_7(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7),
    .dst_7_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7_ap_vld),
    .dst_6(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6),
    .dst_6_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6_ap_vld),
    .dst_5(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5),
    .dst_5_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5_ap_vld),
    .dst_4(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4),
    .dst_4_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4_ap_vld),
    .dst_3(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3),
    .dst_3_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3_ap_vld),
    .dst_2(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2),
    .dst_2_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2_ap_vld),
    .dst_1(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1),
    .dst_1_ap_vld(grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1_ap_vld),
    .src_0_val(src_0_val),
    .src_1_val(src_1_val),
    .src_2_val(src_2_val),
    .src_3_val(src_3_val),
    .src_4_val(src_4_val),
    .src_5_val(src_5_val),
    .src_6_val(src_6_val),
    .src_7_val(src_7_val),
    .src_8_val(src_8_val),
    .src_9_val(src_9_val),
    .src_10_val(src_10_val),
    .src_11_val(src_11_val),
    .src_12_val(src_12_val),
    .src_13_val(src_13_val),
    .src_14_val(src_14_val),
    .src_15_val(src_15_val),
    .src_16_val(src_16_val),
    .src_17_val(src_17_val),
    .src_18_val(src_18_val),
    .src_19_val(src_19_val),
    .src_20_val(src_20_val),
    .src_21_val(src_21_val),
    .src_22_val(src_22_val),
    .src_23_val(src_23_val),
    .src_24_val(src_24_val),
    .src_25_val(src_25_val),
    .src_26_val(src_26_val),
    .src_27_val(src_27_val),
    .src_28_val(src_28_val),
    .src_29_val(src_29_val),
    .src_30_val(src_30_val),
    .src_31_val(src_31_val),
    .conv3_i12_i_i(rndFactor_4_reg_980),
    .sh_prom_i9_i_i(sub_i_i_i_i_reg_990),
    .sh_prom_i_i_i(shift),
    .empty_36(tmp_13_reg_805),
    .oMin(oMin),
    .oMax(oMax),
    .empty_37(tmp_18_reg_1015),
    .cutoff(cutoff_reg_985),
    .empty_38(tmp_17_reg_1010),
    .empty_39(tmp_16_reg_1005),
    .empty_40(tmp_15_reg_1000),
    .empty(tmp_14_reg_995)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_ready == 1'b1)) begin
            grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cutoff_reg_985 <= cutoff_fu_716_p2;
        rndFactor_4_reg_980 <= rndFactor_4_fu_708_p3;
        sub_i_i_i_i_reg_990 <= sub_i_i_i_i_fu_723_p2;
        tmp_14_reg_995 <= {{cutoff_fu_716_p2[31:1]}};
        tmp_15_reg_1000 <= {{cutoff_fu_716_p2[31:2]}};
        tmp_16_reg_1005 <= {{cutoff_fu_716_p2[31:3]}};
        tmp_17_reg_1010 <= {{cutoff_fu_716_p2[31:4]}};
        tmp_18_reg_1015 <= {{cutoff_fu_716_p2[31:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_0_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_10_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_11_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_12_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_13_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_14_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_15_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_16_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_17_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_18_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_19_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_1_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_20_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_21_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_22_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_23_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_24_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_25_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_26_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_27_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_28_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_29_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_2_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_30_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_31_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_3_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_4_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_5_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_6_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_7_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_8_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_9_reg <= grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln70_reg_800 <= sub_ln70_fu_684_p2;
        tmp_13_reg_805 <= tmp_13_fu_690_p1[32'd31];
        tmp_reg_790 <= add_ln70_fu_666_p2[32'd32];
        trunc_ln70_reg_795 <= trunc_ln70_fu_680_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_0 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0;
    end else begin
        dst_0 = dst_0_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_1 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1;
    end else begin
        dst_1 = dst_1_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_10 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10;
    end else begin
        dst_10 = dst_10_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_11 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11;
    end else begin
        dst_11 = dst_11_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_12 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12;
    end else begin
        dst_12 = dst_12_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_13 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13;
    end else begin
        dst_13 = dst_13_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_14 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14;
    end else begin
        dst_14 = dst_14_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_15 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15;
    end else begin
        dst_15 = dst_15_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_16 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16;
    end else begin
        dst_16 = dst_16_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_17 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17;
    end else begin
        dst_17 = dst_17_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_18 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18;
    end else begin
        dst_18 = dst_18_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_19 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19;
    end else begin
        dst_19 = dst_19_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_2 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2;
    end else begin
        dst_2 = dst_2_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_20 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20;
    end else begin
        dst_20 = dst_20_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_21 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21;
    end else begin
        dst_21 = dst_21_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_22 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22;
    end else begin
        dst_22 = dst_22_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_23 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23;
    end else begin
        dst_23 = dst_23_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_24 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24;
    end else begin
        dst_24 = dst_24_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_25 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25;
    end else begin
        dst_25 = dst_25_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_26 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26;
    end else begin
        dst_26 = dst_26_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_27 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27;
    end else begin
        dst_27 = dst_27_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_28 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28;
    end else begin
        dst_28 = dst_28_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_29 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29;
    end else begin
        dst_29 = dst_29_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_3 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3;
    end else begin
        dst_3 = dst_3_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_30 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30;
    end else begin
        dst_30 = dst_30_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_31 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31;
    end else begin
        dst_31 = dst_31_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_4 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4;
    end else begin
        dst_4 = dst_4_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_5 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5;
    end else begin
        dst_5 = dst_5_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_6 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6;
    end else begin
        dst_6 = dst_6_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_7 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7;
    end else begin
        dst_7 = dst_7_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_8 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8;
    end else begin
        dst_8 = dst_8_reg;
    end
end

always @ (*) begin
    if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        dst_9 = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9;
    end else begin
        dst_9 = dst_9_reg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_fu_666_p2 = ($signed(sext_ln70_fu_662_p1) + $signed(33'd8589934591));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign cutoff_fu_716_p2 = (32'd32 - skipLine2);

assign dst_0_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_0_ap_vld;

assign dst_10_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_10_ap_vld;

assign dst_11_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_11_ap_vld;

assign dst_12_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_12_ap_vld;

assign dst_13_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_13_ap_vld;

assign dst_14_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_14_ap_vld;

assign dst_15_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_15_ap_vld;

assign dst_16_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_16_ap_vld;

assign dst_17_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_17_ap_vld;

assign dst_18_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_18_ap_vld;

assign dst_19_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_19_ap_vld;

assign dst_1_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_1_ap_vld;

assign dst_20_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_20_ap_vld;

assign dst_21_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_21_ap_vld;

assign dst_22_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_22_ap_vld;

assign dst_23_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_23_ap_vld;

assign dst_24_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_24_ap_vld;

assign dst_25_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_25_ap_vld;

assign dst_26_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_26_ap_vld;

assign dst_27_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_27_ap_vld;

assign dst_28_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_28_ap_vld;

assign dst_29_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_29_ap_vld;

assign dst_2_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_2_ap_vld;

assign dst_30_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_30_ap_vld;

assign dst_31_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_31_ap_vld;

assign dst_3_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_3_ap_vld;

assign dst_4_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_4_ap_vld;

assign dst_5_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_5_ap_vld;

assign dst_6_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_6_ap_vld;

assign dst_7_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_7_ap_vld;

assign dst_8_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_8_ap_vld;

assign dst_9_ap_vld = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_dst_9_ap_vld;

assign grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start = grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452_ap_start_reg;

assign rndFactor_3_fu_703_p2 = 32'd1 << trunc_ln70_reg_795;

assign rndFactor_4_fu_708_p3 = ((tmp_reg_790[0:0] == 1'b1) ? rndFactor_fu_698_p2 : rndFactor_3_fu_703_p2);

assign rndFactor_fu_698_p2 = 32'd1 >> sub_ln70_reg_800;

assign sext_ln70_fu_662_p0 = shift;

assign sext_ln70_fu_662_p1 = sext_ln70_fu_662_p0;

assign sub_i_i_i_i_fu_723_p1 = shift;

assign sub_i_i_i_i_fu_723_p2 = ($signed(32'd0) - $signed(sub_i_i_i_i_fu_723_p1));

assign sub_ln70_fu_684_p2 = (32'd0 - trunc_ln70_fu_680_p1);

assign tmp_13_fu_690_p1 = shift;

assign trunc_ln70_fu_680_p1 = add_ln70_fu_666_p2[31:0];

endmodule //IDCT8_IDCT8B32
