
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 308.211 ; gain = 77.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/top.sv:5]
	Parameter ScreenNloc bound to: 1200 - type: integer 
	Parameter ScreenDbits bound to: 2 - type: integer 
	Parameter BitmapNloc bound to: 1024 - type: integer 
	Parameter BitmapDbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vgadisplaydriver' [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/new/vgadisplaydriver.sv:12]
	Parameter ScreenNloc bound to: 1200 - type: integer 
	Parameter ScreenDbits bound to: 2 - type: integer 
	Parameter BitmapNloc bound to: 1024 - type: integer 
	Parameter BitmapDbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vgatimer' [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/new/vgatimer.sv:6]
INFO: [Synth 8-638] synthesizing module 'xycounter' [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv:4]
	Parameter width bound to: 800 - type: integer 
	Parameter height bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xycounter' (1#1) [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv:4]
INFO: [Synth 8-256] done synthesizing module 'vgatimer' (2#1) [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/new/vgatimer.sv:6]
INFO: [Synth 8-638] synthesizing module 'bitmapmem' [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/bitmapmem.sv:5]
	Parameter Nloc bound to: 1024 - type: integer 
	Parameter Dbits bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'bmem_screentest.mem' is read successfully [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/bitmapmem.sv:15]
INFO: [Synth 8-256] done synthesizing module 'bitmapmem' (3#1) [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/bitmapmem.sv:5]
WARNING: [Synth 8-689] width (10) of port connection 'bitmapaddr' does not match port width (11) of module 'bitmapmem' [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/new/vgadisplaydriver.sv:41]
INFO: [Synth 8-256] done synthesizing module 'vgadisplaydriver' (4#1) [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/new/vgadisplaydriver.sv:12]
INFO: [Synth 8-638] synthesizing module 'screenmem' [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/screenmem.sv:5]
	Parameter Nloc bound to: 1200 - type: integer 
	Parameter Dbits bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'smem_screentest.mem' is read successfully [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/screenmem.sv:15]
INFO: [Synth 8-256] done synthesizing module 'screenmem' (5#1) [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/screenmem.sv:5]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/new/top.sv:5]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port charcode[1]
WARNING: [Synth 8-3331] design vgadisplaydriver has unconnected port charcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 347.535 ; gain = 117.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 347.535 ; gain = 117.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado/Projects/lab7/lab7.srcs/constrs_1/imports/new/clock.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab7/lab7.srcs/constrs_1/imports/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab7/lab7.srcs/constrs_1/imports/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Vivado/Projects/lab7/lab7.srcs/constrs_1/imports/new/vga.xdc]
Finished Parsing XDC File [E:/Vivado/Projects/lab7/lab7.srcs/constrs_1/imports/new/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Projects/lab7/lab7.srcs/constrs_1/imports/new/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 661.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv:14]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vgatimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module vgadisplaydriver 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga/myvgatimer/xy/y0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vga/myvgatimer/xy/x_reg was removed.  [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv:14]
WARNING: [Synth 8-6014] Unused sequential element vga/myvgatimer/xy/y_reg was removed.  [E:/Vivado/Projects/lab7/lab7.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv:16]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|bitmapmem   | p_0_out    | 1024x12       | LUT            | 
|screenmem   | p_0_out    | 2048x2        | LUT            | 
|top         | p_0_out    | 1024x12       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     7|
|4     |LUT3 |     6|
|5     |LUT4 |     6|
|6     |LUT5 |     9|
|7     |LUT6 |    10|
|8     |FDRE |    22|
|9     |IBUF |     1|
|10    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |    79|
|2     |  vga          |vgadisplaydriver |    63|
|3     |    myvgatimer |vgatimer         |    63|
|4     |      xy       |xycounter        |    59|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 661.523 ; gain = 431.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 661.523 ; gain = 117.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 661.523 ; gain = 431.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 661.523 ; gain = 438.918
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/Projects/lab7/lab7.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 661.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 22:12:20 2017...
