// Seed: 1786187520
module module_0;
  wire id_2;
  assign module_2.id_8 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6
);
  assign id_0 = 1;
  id_8(
      .id_0(1'b0), .id_1("")
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    output logic id_3,
    input tri0 id_4
    , id_8,
    input supply0 id_5,
    input uwire id_6
);
  module_0 modCall_1 ();
  always id_3 <= id_8;
endmodule
