
map -i "OpenHT_impl_1_syn.udb" -pdc "C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc" -o "OpenHT_impl_1_map.udb" -mp "OpenHT_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2022.1.1.289.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i OpenHT_impl_1_syn.udb -pdc C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  7_High-Performance_1.0V

Running general design DRC...

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:        4876 out of 32373 (15%)
      Number of SLICE         registers: 4876 out of 32256 (15%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            9348 out of 32256 (29%)
      Number used as logic LUT4s:                       8194
      Number used as distributed RAM:                     96 (6 per 16X4 RAM)
      Number used as ripple logic:                      1058 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (51%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    5

        Number allocated to regular speed PIOs:    10 out of   17 (59%)
        Number allocated to high speed PIOs:       10 out of   22 (45%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 31 out of 56 (55%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:     19 (1 18x18 = 1 18x18)
         Number of 18x36:      6 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 6 out of 28 (21%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             62 out of 112 (55%)
         Used PREADD9:               0
         Bypassed PREADD9:           62
      Number of MULT9:               62 out of 112 (55%)
         Used MULT9:                 62
         Bypassed MULT9:             0
      Number of MULT18:              31 out of 56 (55%)
         Used MULT18:                31
         Disabled MULT18:            0
      Number of MULT18X36:           6 out of 28 (21%)
         Used MULT18X36:             6
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               6 out of 28 (21%)
      Number of REG18:               56 out of 112 (50%)
         Used REG18:                 0
         Bypassed REG18:             56
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                2 out of 3 (66%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  5
      Net clk_rx09_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_152: 92 loads, 92 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net clk_38: 4243 loads, 4243 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2)
      Net clk_i_c: 559 loads, 559 rising, 0 falling (Driver: Port clk_i)
      Net clk_64: 51 loads, 51 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
   Number of Clock Enables:  43
      Net VCC_net: 34 loads, 0 SLICEs
      Net clk_152_enable_58: 30 loads, 26 SLICEs
      Net clk_38_enable_4032: 662 loads, 656 SLICEs
      Net am_demod0.busy: 4 loads, 4 SLICEs
      Net am_demod0.clk_38_enable_2454: 32 loads, 32 SLICEs
      Net am_demod0.sum_sq_31__N_1987: 1 loads, 1 SLICEs
      Net am_demod0.clk_38_enable_1685: 16 loads, 16 SLICEs
      Net am_demod0.clk_38_enable_4014: 8 loads, 8 SLICEs
      Net i_data_o_15__N_1870: 40 loads, 32 SLICEs
      Net ctrl_regs0.clk_i_c_enable_249: 1 loads, 1 SLICEs
      Net ctrl_regs0.clk_i_c_enable_128: 16 loads, 16 SLICEs
      Net clk_i_c_enable_143: 24 loads, 16 SLICEs
      Net clk_i_c_enable_158: 28 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_188: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_218: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_233: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_265: 16 loads, 16 SLICEs
      Net clk_i_c_enable_203: 16 loads, 16 SLICEs
      Net clk_i_c_enable_173: 32 loads, 32 SLICEs
      Net clk_i_c_enable_113: 16 loads, 16 SLICEs
      Net clk_i_c_enable_98: 16 loads, 16 SLICEs
      Net delay_block0.clk_i_c_enable_37: 6 loads, 6 SLICEs
      Net clk_38_enable_4031: 1000 loads, 1000 SLICEs
      Net clk_38_enable_3965: 922 loads, 922 SLICEs
      Net i_fir_ser0.clk_38_enable_4026: 16 loads, 16 SLICEs
      Net iq_des0.clk_152_enable_43: 30 loads, 30 SLICEs
      Net iq_des0.clk_152_enable_6: 1 loads, 1 SLICEs
      Net clk_152_enable_3: 1 loads, 1 SLICEs
      Net q_fir_ser0.clk_38_enable_1703: 16 loads, 16 SLICEs
      Net clk_38_enable_2420: 11 loads, 11 SLICEs
      Net clk_i_c_enable_83: 12 loads, 12 SLICEs
      Net clk_i_c_enable_57: 11 loads, 11 SLICEs
      Net decim1.clk_i_c_enable_1: 1 loads, 1 SLICEs
      Net decim1.drdy_o_N_1875: 16 loads, 16 SLICEs
      Net tmp2_23__N_2217: 32 loads, 32 SLICEs
      Net zero_insert0.clk_64_enable_1: 1 loads, 1 SLICEs
      Net spi_slave0.clk_i_c_enable_279: 15 loads, 15 SLICEs
      Net spi_slave0.clk_i_c_enable_248: 16 loads, 16 SLICEs
      Net spi_slave0.clk_i_c_enable_32: 15 loads, 15 SLICEs
      Net hilbert0.clk_38_enable_3917: 844 loads, 844 SLICEs
      Net hilbert0.clk_38_enable_2721: 16 loads, 16 SLICEs
      Net hilbert0.clk_38_enable_3623: 453 loads, 453 SLICEs
      Net freq_mod0.clk_38_enable_2511: 32 loads, 32 SLICEs
   Number of LSRs:  23
      Net VCC_net: 67 loads, 0 SLICEs
      Net data_rx09_r_1__N_1: 1 loads, 0 SLICEs
      Pin rst: 220 loads, 198 SLICEs (Net: rst_c)
      Net am_demod0.clk_38_enable_1685: 5 loads, 5 SLICEs
      Net i_data_o_15__N_1870: 9 loads, 9 SLICEs
      Net ctrl_regs0.n10556: 1 loads, 1 SLICEs
      Net regs_rw[1][1]: 51 loads, 51 SLICEs
      Net n10769: 4 loads, 4 SLICEs
      Net n10823: 4 loads, 4 SLICEs
      Net n10822: 4 loads, 4 SLICEs
      Net n10770: 4 loads, 4 SLICEs
      Net data_rx24_r_1__N_9: 1 loads, 0 SLICEs
      Net i_fir_ser0.clk_38_enable_4026: 1 loads, 1 SLICEs
      Net clk_tx_o_N_16: 2 loads, 0 SLICEs
      Net q_fir_ser0.clk_38_enable_1703: 2 loads, 2 SLICEs
      Net busy: 1 loads, 1 SLICEs
      Net n11_adj_8402: 13 loads, 13 SLICEs
      Net n42873: 2 loads, 2 SLICEs
      Net n10472: 4 loads, 4 SLICEs
      Net decim1.drdy_o_N_1875: 8 loads, 8 SLICEs
      Net zero_insert0.n44336: 5 loads, 5 SLICEs
      Net hilbert0.clk_38_enable_2721: 1 loads, 1 SLICEs
      Net freq_mod0.n2847: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net clk_38_enable_4031: 1000 loads
      Net hilbert0.clk_38_enable_3917: 1000 loads
      Net clk_38_enable_4032: 999 loads
      Net clk_38_enable_3965: 922 loads
      Net VCC_net: 823 loads
      Net hilbert0.n89789: 627 loads
      Net n89796: 624 loads
      Net n89798: 624 loads
      Net hilbert0.clk_38_enable_3623: 453 loads
      Net freq_mod0.phased[11]: 354 loads
Running physical design DRC...

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
 

   Number of warnings:  6
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 28
   Total number of constraints dropped: 0


Total CPU Time: 4 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 526 MB


par -f "OpenHT_impl_1.p2t" "OpenHT_impl_1_map.udb" "OpenHT_impl_1.udb"

Lattice Place and Route Report for Design "OpenHT_impl_1_map.udb"
Fri May 12 16:12:51 2023

PAR: Place And Route Radiant Software (64-bit) 2022.1.1.289.4.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=OFF OpenHT_impl_1_map.udb \
	OpenHT_impl_1_par.dir/5_1.udb 

Loading OpenHT_impl_1_map.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   7_High-Performance_1.0V
WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.

Device SLICE utilization summary after final SLICE packing:
   SLICE          11013/16128        68% used

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

Number of Signals: 19214
Number of Connections: 56246
Device utilization summary:

   VHI                   1/1           100% used
   MULT9                62/112          55% used
   MULT18               31/56           55% used
   MULT18X36             6/28           21% used
   REG18                56/112          50% used
   ACC54                 6/28           21% used
   PREADD9              62/112          55% used
   DIFFIO18              5/37           13% used
                         5/11           45% bonded
   IOLOGIC               4/74            5% used
   SEIO18               10/74           13% used
                        10/22           45% bonded
   SEIO33               10/39           25% used
                        10/17           58% bonded
   PLL                   2/3            66% used
   SLICE             11013/16128        68% used
     LUT              9348/32256        28% used
     REG              4876/32256        15% used


Pin Constraint Summary:
   15 out of 15 pins locked (100% locked).

Starting Placer Phase 0 (HIER). CPU time: 8 secs , REAL time: 9 secs 
...........
Finished Placer Phase 0 (HIER). CPU time: 12 secs , REAL time: 13 secs 


Starting Placer Phase 1. CPU time: 13 secs , REAL time: 13 secs 
..  ..
.....................

Placer score = 4264697.
Finished Placer Phase 1. CPU time: 21 secs , REAL time: 21 secs 

Starting Placer Phase 2.
.

Placer score =  4017416
Finished Placer Phase 2.  CPU time: 23 secs , REAL time: 23 secs 

After final PLC packing legalization, all 0 SLICEs that were not satisfying 1 CLK/CE/LSR per HALF-PLC restriction are all placed into compatible PLCs.

------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 2 out of 13 (15%)
  PLL        : 2 out of 3 (66%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 0 out of 12 (0%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 0 out of 2 (0%)
  PCIE       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "clk_i_c" from comp "clk_i" on CLK_PIN site "59 (PT76A)", clk load = 559, ce load = 0, sr load = 0
  PRIMARY "clk_152" from CLKOP on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 92, ce load = 0, sr load = 0
  PRIMARY "clk_64" from CLKOS on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 51, ce load = 0, sr load = 0
  PRIMARY "clk_38" from CLKOS2 on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 4243, ce load = 0, sr load = 0
  PRIMARY "clk_rx09_c" from comp "clk_rx_i" on CLK_PIN site "24 (PB58A)", clk load = 2, ce load = 0, sr load = 0
  PRIMARY "clk_38_enable_4031" from F0 on comp "lo0.SLICE_7534" on site "R38C49A", clk load = 0, ce load = 1000, sr load = 0
  PRIMARY "clk_38_enable_3965" from F0 on comp "lo0.SLICE_7544" on site "R38C50A", clk load = 0, ce load = 922, sr load = 0
  PRIMARY "hilbert0.clk_38_enable_3917" from F0 on comp "hilbert0.SLICE_9910" on site "R20C49A", clk load = 0, ce load = 844, sr load = 0
  PRIMARY "clk_38_enable_4032" from F0 on comp "lo0.SLICE_7549" on site "R20C50A", clk load = 0, ce load = 662, sr load = 0
  PRIMARY "hilbert0.clk_38_enable_3623" from F0 on comp "hilbert0.SLICE_10136" on site "R54C47A", clk load = 0, ce load = 453, sr load = 0

  PRIMARY  : 10 out of 16 (62%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   10 out of 39 (25.6%) SEIO33 sites used.
   10 out of 17 (58.8%) bonded SEIO33 sites used.
   Number of SEIO33 components: 10; differential: 0
   Number of Vref pins used: 0
   5 out of 74 (6.8%) SEIO18 sites used.
   5 out of 22 (22.7%) bonded SEIO18 sites used.
   Number of SEIO18 components: 5; differential: 5
   5 out of 37 (13.5%) DIFFIO18 sites used.
   5 out of 11 (45.5%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 5; differential: 5

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 6 / 10 ( 60%)  | 3.3V       | -          | -          |
| 1        | 4 / 7 ( 57%)   | 3.3V       | -          | -          |
| 3        | 10 / 12 ( 83%) | 1.8V       | -          | -          |
| 5        | 0 / 10 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 23 secs , REAL time: 24 secs 

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified


Start NBR router at 16:13:16 05/12/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
7736 connections routed with dedicated routing resources
10 global clock signals routed
17386 connections routed (of 56246 total) (30.91%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (20 used out of 32 available):
    Signal "clk_rx09_c" (2, 18)
       Clock   loads: 2     out of     2 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
    Signal "clk_152" (7, 23)
       Clock   loads: 92    out of    92 routed (100.00%)
    Signal "clk_38" (6, 22)
       Clock   loads: 4243  out of  4243 routed (100.00%)
    Signal "clk_38_enable_4032" (9, 25)
       Control loads: 662   out of   662 routed (100.00%)
       Data    loads: 0     out of   337 routed (  0.00%)
    Signal "clk_i_c" (0, 16)
       Clock   loads: 559   out of   559 routed (100.00%)
    Signal "clk_38_enable_4031" (3, 19)
       Control loads: 1000  out of  1000 routed (100.00%)
    Signal "clk_38_enable_3965" (10, 26)
       Control loads: 922   out of   922 routed (100.00%)
    Signal "clk_64" (11, 27)
       Clock   loads: 51    out of    51 routed (100.00%)
    Signal "hilbert0.clk_38_enable_3917" (5, 21)
       Control loads: 844   out of   844 routed (100.00%)
       Data    loads: 0     out of   156 routed (  0.00%)
    Signal "hilbert0.clk_38_enable_3623" (4, 20)
       Control loads: 453   out of   453 routed (100.00%)
Other clocks:
    Signal "VCC_net"
       Clock   loads: 4     out of     4 routed (100.00%)
       Control loads: 101   out of   101 routed (100.00%)
       Data    loads: 718   out of   718 routed (100.00%)
    Signal "pll1.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "pll0.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
    TimerIf::skewscore 0

Start NBR section for initial routing at 16:13:22 05/12/23
Level 4, iteration 1
7288(0.42%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 14 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 16:13:29 05/12/23
Level 4, iteration 1
5675(0.32%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 17 secs 
Level 4, iteration 2
2306(0.13%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 19 secs 
Level 4, iteration 3
1452(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 20 secs 
Level 4, iteration 4
945(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 21 secs 
Level 4, iteration 5
338(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 22 secs 
Level 4, iteration 6
96(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 23 secs 
Level 4, iteration 7
35(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 23 secs 
Level 4, iteration 8
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 23 secs 
Level 4, iteration 9
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 24 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 24 secs 

Start NBR section for post-routing at 16:13:39 05/12/23

End NBR router with 0 unrouted connection
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
Changing speed to M

Starting full timing analysis...
Changing speed to 10

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Estimated worst slack<hold > : <n/a>
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 31 secs 
Total REAL time: 32 secs 
Completely routed.
End of route.  56246 routed (100.00%); 0 unrouted.

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 58 secs 
Total REAL Time: 58 secs 
Peak Memory Usage: 784.61 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

tmcheck -par "OpenHT_impl_1.par" 

bitgen -w "OpenHT_impl_1.udb" -f "OpenHT_impl_1.t2b" -s "C:/Users/SP5WWP/Documents/Radiant/OpenHT/security_setting/OpenHT.secproj"
Loading OpenHT_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   7_High-Performance_1.0V
WARNING - bitgen: Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 2 secs , REAL time: 3 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2022.1.1.289.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                        DISABLE  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                         DUAL**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                NOT_SPECIFIED**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 9.8.
 
Saving bit stream in "C:\Users\SP5WWP\Documents\Radiant\OpenHT\impl_1\OpenHT_impl_1.bit".
Bitstream generation complete!

Total CPU Time: 13 secs 
Total REAL Time: 14 secs 
Peak Memory Usage: 702 MB

