Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4bit_behav xil_defaultlib.alu_4bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.ripple_carry_adder_4bit
Compiling module xil_defaultlib.adder_with_carry
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_with_borrow
Compiling module xil_defaultlib.and_4bit
Compiling module xil_defaultlib.or_4bit
Compiling module xil_defaultlib.xor_4bit
Compiling module xil_defaultlib.Not_4bit
Compiling module xil_defaultlib.increment_4bit
Compiling module xil_defaultlib.decrement_4bit
Compiling module xil_defaultlib.transfer_A_4bit
Compiling module xil_defaultlib.alu_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4bit_behav
