
../repos/coreutils/src/comm:     file format elf32-littlearm


Disassembly of section .init:

00010dfc <.init>:
   10dfc:	push	{r3, lr}
   10e00:	bl	110c8 <close@plt+0x48>
   10e04:	pop	{r3, pc}

Disassembly of section .plt:

00010e08 <fdopen@plt-0x14>:
   10e08:	push	{lr}		; (str lr, [sp, #-4]!)
   10e0c:	ldr	lr, [pc, #4]	; 10e18 <fdopen@plt-0x4>
   10e10:	add	lr, pc, lr
   10e14:	ldr	pc, [lr, #8]!
   10e18:	andeq	ip, r1, r8, ror #3

00010e1c <fdopen@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #28, 20	; 0x1c000
   10e24:	ldr	pc, [ip, #488]!	; 0x1e8

00010e28 <calloc@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #28, 20	; 0x1c000
   10e30:	ldr	pc, [ip, #480]!	; 0x1e0

00010e34 <fputs_unlocked@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #28, 20	; 0x1c000
   10e3c:	ldr	pc, [ip, #472]!	; 0x1d8

00010e40 <raise@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #28, 20	; 0x1c000
   10e48:	ldr	pc, [ip, #464]!	; 0x1d0

00010e4c <strcmp@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #28, 20	; 0x1c000
   10e54:	ldr	pc, [ip, #456]!	; 0x1c8

00010e58 <posix_fadvise64@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #28, 20	; 0x1c000
   10e60:	ldr	pc, [ip, #448]!	; 0x1c0

00010e64 <printf@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #28, 20	; 0x1c000
   10e6c:	ldr	pc, [ip, #440]!	; 0x1b8

00010e70 <fflush@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #28, 20	; 0x1c000
   10e78:	ldr	pc, [ip, #432]!	; 0x1b0

00010e7c <free@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #28, 20	; 0x1c000
   10e84:	ldr	pc, [ip, #424]!	; 0x1a8

00010e88 <_exit@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #28, 20	; 0x1c000
   10e90:	ldr	pc, [ip, #416]!	; 0x1a0

00010e94 <memcpy@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #28, 20	; 0x1c000
   10e9c:	ldr	pc, [ip, #408]!	; 0x198

00010ea0 <mbsinit@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #28, 20	; 0x1c000
   10ea8:	ldr	pc, [ip, #400]!	; 0x190

00010eac <fwrite_unlocked@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #28, 20	; 0x1c000
   10eb4:	ldr	pc, [ip, #392]!	; 0x188

00010eb8 <memcmp@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #28, 20	; 0x1c000
   10ec0:	ldr	pc, [ip, #384]!	; 0x180

00010ec4 <getc_unlocked@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #28, 20	; 0x1c000
   10ecc:	ldr	pc, [ip, #376]!	; 0x178

00010ed0 <realloc@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #28, 20	; 0x1c000
   10ed8:	ldr	pc, [ip, #368]!	; 0x170

00010edc <textdomain@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #28, 20	; 0x1c000
   10ee4:	ldr	pc, [ip, #360]!	; 0x168

00010ee8 <iswprint@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #28, 20	; 0x1c000
   10ef0:	ldr	pc, [ip, #352]!	; 0x160

00010ef4 <lseek64@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #28, 20	; 0x1c000
   10efc:	ldr	pc, [ip, #344]!	; 0x158

00010f00 <__ctype_get_mb_cur_max@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #28, 20	; 0x1c000
   10f08:	ldr	pc, [ip, #336]!	; 0x150

00010f0c <__fpending@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #28, 20	; 0x1c000
   10f14:	ldr	pc, [ip, #328]!	; 0x148

00010f18 <ferror_unlocked@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #28, 20	; 0x1c000
   10f20:	ldr	pc, [ip, #320]!	; 0x140

00010f24 <mbrtowc@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #28, 20	; 0x1c000
   10f2c:	ldr	pc, [ip, #312]!	; 0x138

00010f30 <error@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #28, 20	; 0x1c000
   10f38:	ldr	pc, [ip, #304]!	; 0x130

00010f3c <strcoll@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #28, 20	; 0x1c000
   10f44:	ldr	pc, [ip, #296]!	; 0x128

00010f48 <malloc@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #28, 20	; 0x1c000
   10f50:	ldr	pc, [ip, #288]!	; 0x120

00010f54 <__libc_start_main@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #28, 20	; 0x1c000
   10f5c:	ldr	pc, [ip, #280]!	; 0x118

00010f60 <__freading@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #28, 20	; 0x1c000
   10f68:	ldr	pc, [ip, #272]!	; 0x110

00010f6c <__gmon_start__@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #28, 20	; 0x1c000
   10f74:	ldr	pc, [ip, #264]!	; 0x108

00010f78 <getopt_long@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #28, 20	; 0x1c000
   10f80:	ldr	pc, [ip, #256]!	; 0x100

00010f84 <__ctype_b_loc@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #28, 20	; 0x1c000
   10f8c:	ldr	pc, [ip, #248]!	; 0xf8

00010f90 <exit@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #28, 20	; 0x1c000
   10f98:	ldr	pc, [ip, #240]!	; 0xf0

00010f9c <gettext@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #28, 20	; 0x1c000
   10fa4:	ldr	pc, [ip, #232]!	; 0xe8

00010fa8 <strlen@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #28, 20	; 0x1c000
   10fb0:	ldr	pc, [ip, #224]!	; 0xe0

00010fb4 <fprintf@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #28, 20	; 0x1c000
   10fbc:	ldr	pc, [ip, #216]!	; 0xd8

00010fc0 <__errno_location@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #28, 20	; 0x1c000
   10fc8:	ldr	pc, [ip, #208]!	; 0xd0

00010fcc <__cxa_atexit@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #28, 20	; 0x1c000
   10fd4:	ldr	pc, [ip, #200]!	; 0xc8

00010fd8 <memset@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #28, 20	; 0x1c000
   10fe0:	ldr	pc, [ip, #192]!	; 0xc0

00010fe4 <fileno@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #28, 20	; 0x1c000
   10fec:	ldr	pc, [ip, #184]!	; 0xb8

00010ff0 <fclose@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #28, 20	; 0x1c000
   10ff8:	ldr	pc, [ip, #176]!	; 0xb0

00010ffc <fseeko64@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #28, 20	; 0x1c000
   11004:	ldr	pc, [ip, #168]!	; 0xa8

00011008 <fcntl64@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #28, 20	; 0x1c000
   11010:	ldr	pc, [ip, #160]!	; 0xa0

00011014 <setlocale@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #28, 20	; 0x1c000
   1101c:	ldr	pc, [ip, #152]!	; 0x98

00011020 <strrchr@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #28, 20	; 0x1c000
   11028:	ldr	pc, [ip, #144]!	; 0x90

0001102c <nl_langinfo@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #28, 20	; 0x1c000
   11034:	ldr	pc, [ip, #136]!	; 0x88

00011038 <fopen64@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #28, 20	; 0x1c000
   11040:	ldr	pc, [ip, #128]!	; 0x80

00011044 <bindtextdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #28, 20	; 0x1c000
   1104c:	ldr	pc, [ip, #120]!	; 0x78

00011050 <fputs@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #28, 20	; 0x1c000
   11058:	ldr	pc, [ip, #112]!	; 0x70

0001105c <strncmp@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #28, 20	; 0x1c000
   11064:	ldr	pc, [ip, #104]!	; 0x68

00011068 <abort@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #28, 20	; 0x1c000
   11070:	ldr	pc, [ip, #96]!	; 0x60

00011074 <feof_unlocked@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #28, 20	; 0x1c000
   1107c:	ldr	pc, [ip, #88]!	; 0x58

00011080 <close@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #28, 20	; 0x1c000
   11088:	ldr	pc, [ip, #80]!	; 0x50

Disassembly of section .text:

0001108c <.text>:
   1108c:	mov	fp, #0
   11090:	mov	lr, #0
   11094:	pop	{r1}		; (ldr r1, [sp], #4)
   11098:	mov	r2, sp
   1109c:	push	{r2}		; (str r2, [sp, #-4]!)
   110a0:	push	{r0}		; (str r0, [sp, #-4]!)
   110a4:	ldr	ip, [pc, #16]	; 110bc <close@plt+0x3c>
   110a8:	push	{ip}		; (str ip, [sp, #-4]!)
   110ac:	ldr	r0, [pc, #12]	; 110c0 <close@plt+0x40>
   110b0:	ldr	r3, [pc, #12]	; 110c4 <close@plt+0x44>
   110b4:	bl	10f54 <__libc_start_main@plt>
   110b8:	bl	11068 <abort@plt>
   110bc:	ldrdeq	fp, [r1], -r0
   110c0:	andeq	r1, r1, r8, lsl #11
   110c4:	andeq	fp, r1, r0, ror ip
   110c8:	ldr	r3, [pc, #20]	; 110e4 <close@plt+0x64>
   110cc:	ldr	r2, [pc, #20]	; 110e8 <close@plt+0x68>
   110d0:	add	r3, pc, r3
   110d4:	ldr	r2, [r3, r2]
   110d8:	cmp	r2, #0
   110dc:	bxeq	lr
   110e0:	b	10f6c <__gmon_start__@plt>
   110e4:	andeq	fp, r1, r8, lsr #30
   110e8:	ldrdeq	r0, [r0], -ip
   110ec:	ldr	r0, [pc, #24]	; 1110c <close@plt+0x8c>
   110f0:	ldr	r3, [pc, #24]	; 11110 <close@plt+0x90>
   110f4:	cmp	r3, r0
   110f8:	bxeq	lr
   110fc:	ldr	r3, [pc, #16]	; 11114 <close@plt+0x94>
   11100:	cmp	r3, #0
   11104:	bxeq	lr
   11108:	bx	r3
   1110c:	andeq	sp, r2, r8, lsr r1
   11110:	andeq	sp, r2, r8, lsr r1
   11114:	andeq	r0, r0, r0
   11118:	ldr	r0, [pc, #36]	; 11144 <close@plt+0xc4>
   1111c:	ldr	r1, [pc, #36]	; 11148 <close@plt+0xc8>
   11120:	sub	r1, r1, r0
   11124:	asr	r1, r1, #2
   11128:	add	r1, r1, r1, lsr #31
   1112c:	asrs	r1, r1, #1
   11130:	bxeq	lr
   11134:	ldr	r3, [pc, #16]	; 1114c <close@plt+0xcc>
   11138:	cmp	r3, #0
   1113c:	bxeq	lr
   11140:	bx	r3
   11144:	andeq	sp, r2, r8, lsr r1
   11148:	andeq	sp, r2, r8, lsr r1
   1114c:	andeq	r0, r0, r0
   11150:	push	{r4, lr}
   11154:	ldr	r4, [pc, #24]	; 11174 <close@plt+0xf4>
   11158:	ldrb	r3, [r4]
   1115c:	cmp	r3, #0
   11160:	popne	{r4, pc}
   11164:	bl	110ec <close@plt+0x6c>
   11168:	mov	r3, #1
   1116c:	strb	r3, [r4]
   11170:	pop	{r4, pc}
   11174:	andeq	sp, r2, ip, asr r1
   11178:	b	11118 <close@plt+0x98>
   1117c:	push	{fp, lr}
   11180:	mov	fp, sp
   11184:	sub	sp, sp, #72	; 0x48
   11188:	str	r0, [fp, #-4]
   1118c:	ldr	r0, [fp, #-4]
   11190:	cmp	r0, #0
   11194:	beq	111e4 <close@plt+0x164>
   11198:	b	1119c <close@plt+0x11c>
   1119c:	movw	r0, #53576	; 0xd148
   111a0:	movt	r0, #2
   111a4:	ldr	r0, [r0]
   111a8:	movw	r1, #48376	; 0xbcf8
   111ac:	movt	r1, #1
   111b0:	str	r0, [fp, #-8]
   111b4:	mov	r0, r1
   111b8:	bl	10f9c <gettext@plt>
   111bc:	movw	r1, #53628	; 0xd17c
   111c0:	movt	r1, #2
   111c4:	ldr	r2, [r1]
   111c8:	ldr	r1, [fp, #-8]
   111cc:	str	r0, [fp, #-12]
   111d0:	mov	r0, r1
   111d4:	ldr	r1, [fp, #-12]
   111d8:	bl	10fb4 <fprintf@plt>
   111dc:	str	r0, [fp, #-16]
   111e0:	b	113cc <close@plt+0x34c>
   111e4:	movw	r0, #48415	; 0xbd1f
   111e8:	movt	r0, #1
   111ec:	bl	10f9c <gettext@plt>
   111f0:	movw	lr, #53628	; 0xd17c
   111f4:	movt	lr, #2
   111f8:	ldr	r1, [lr]
   111fc:	bl	10e64 <printf@plt>
   11200:	movw	r1, #48450	; 0xbd42
   11204:	movt	r1, #1
   11208:	str	r0, [fp, #-20]	; 0xffffffec
   1120c:	mov	r0, r1
   11210:	bl	10f9c <gettext@plt>
   11214:	movw	r1, #53588	; 0xd154
   11218:	movt	r1, #2
   1121c:	ldr	r1, [r1]
   11220:	bl	10e34 <fputs_unlocked@plt>
   11224:	movw	r1, #48502	; 0xbd76
   11228:	movt	r1, #1
   1122c:	str	r0, [fp, #-24]	; 0xffffffe8
   11230:	mov	r0, r1
   11234:	bl	10f9c <gettext@plt>
   11238:	movw	r1, #53588	; 0xd154
   1123c:	movt	r1, #2
   11240:	ldr	r1, [r1]
   11244:	bl	10e34 <fputs_unlocked@plt>
   11248:	movw	r1, #48562	; 0xbdb2
   1124c:	movt	r1, #1
   11250:	str	r0, [fp, #-28]	; 0xffffffe4
   11254:	mov	r0, r1
   11258:	bl	10f9c <gettext@plt>
   1125c:	movw	r1, #53588	; 0xd154
   11260:	movt	r1, #2
   11264:	ldr	r1, [r1]
   11268:	bl	10e34 <fputs_unlocked@plt>
   1126c:	movw	r1, #48751	; 0xbe6f
   11270:	movt	r1, #1
   11274:	str	r0, [fp, #-32]	; 0xffffffe0
   11278:	mov	r0, r1
   1127c:	bl	10f9c <gettext@plt>
   11280:	movw	r1, #53588	; 0xd154
   11284:	movt	r1, #2
   11288:	ldr	r1, [r1]
   1128c:	bl	10e34 <fputs_unlocked@plt>
   11290:	movw	r1, #48967	; 0xbf47
   11294:	movt	r1, #1
   11298:	str	r0, [sp, #36]	; 0x24
   1129c:	mov	r0, r1
   112a0:	bl	10f9c <gettext@plt>
   112a4:	movw	r1, #53588	; 0xd154
   112a8:	movt	r1, #2
   112ac:	ldr	r1, [r1]
   112b0:	bl	10e34 <fputs_unlocked@plt>
   112b4:	movw	r1, #49176	; 0xc018
   112b8:	movt	r1, #1
   112bc:	str	r0, [sp, #32]
   112c0:	mov	r0, r1
   112c4:	bl	10f9c <gettext@plt>
   112c8:	movw	r1, #53588	; 0xd154
   112cc:	movt	r1, #2
   112d0:	ldr	r1, [r1]
   112d4:	bl	10e34 <fputs_unlocked@plt>
   112d8:	movw	r1, #49233	; 0xc051
   112dc:	movt	r1, #1
   112e0:	str	r0, [sp, #28]
   112e4:	mov	r0, r1
   112e8:	bl	10f9c <gettext@plt>
   112ec:	movw	r1, #53588	; 0xd154
   112f0:	movt	r1, #2
   112f4:	ldr	r1, [r1]
   112f8:	bl	10e34 <fputs_unlocked@plt>
   112fc:	movw	r1, #49277	; 0xc07d
   11300:	movt	r1, #1
   11304:	str	r0, [sp, #24]
   11308:	mov	r0, r1
   1130c:	bl	10f9c <gettext@plt>
   11310:	movw	r1, #53588	; 0xd154
   11314:	movt	r1, #2
   11318:	ldr	r1, [r1]
   1131c:	bl	10e34 <fputs_unlocked@plt>
   11320:	movw	r1, #49339	; 0xc0bb
   11324:	movt	r1, #1
   11328:	str	r0, [sp, #20]
   1132c:	mov	r0, r1
   11330:	bl	10f9c <gettext@plt>
   11334:	movw	r1, #53588	; 0xd154
   11338:	movt	r1, #2
   1133c:	ldr	r1, [r1]
   11340:	bl	10e34 <fputs_unlocked@plt>
   11344:	movw	r1, #49384	; 0xc0e8
   11348:	movt	r1, #1
   1134c:	str	r0, [sp, #16]
   11350:	mov	r0, r1
   11354:	bl	10f9c <gettext@plt>
   11358:	movw	r1, #53588	; 0xd154
   1135c:	movt	r1, #2
   11360:	ldr	r1, [r1]
   11364:	bl	10e34 <fputs_unlocked@plt>
   11368:	movw	r1, #49438	; 0xc11e
   1136c:	movt	r1, #1
   11370:	str	r0, [sp, #12]
   11374:	mov	r0, r1
   11378:	bl	10f9c <gettext@plt>
   1137c:	movw	r1, #53588	; 0xd154
   11380:	movt	r1, #2
   11384:	ldr	r1, [r1]
   11388:	bl	10e34 <fputs_unlocked@plt>
   1138c:	movw	r1, #49501	; 0xc15d
   11390:	movt	r1, #1
   11394:	str	r0, [sp, #8]
   11398:	mov	r0, r1
   1139c:	bl	10f9c <gettext@plt>
   113a0:	movw	r1, #53628	; 0xd17c
   113a4:	movt	r1, #2
   113a8:	ldr	lr, [r1]
   113ac:	ldr	r2, [r1]
   113b0:	mov	r1, lr
   113b4:	bl	10e64 <printf@plt>
   113b8:	movw	r1, #49657	; 0xc1f9
   113bc:	movt	r1, #1
   113c0:	str	r0, [sp, #4]
   113c4:	mov	r0, r1
   113c8:	bl	113d4 <close@plt+0x354>
   113cc:	ldr	r0, [fp, #-4]
   113d0:	bl	10f90 <exit@plt>
   113d4:	push	{fp, lr}
   113d8:	mov	fp, sp
   113dc:	sub	sp, sp, #96	; 0x60
   113e0:	add	r1, sp, #36	; 0x24
   113e4:	movw	r2, #50420	; 0xc4f4
   113e8:	movt	r2, #1
   113ec:	str	r0, [fp, #-4]
   113f0:	mov	r0, r1
   113f4:	str	r1, [sp, #20]
   113f8:	mov	r1, r2
   113fc:	movw	r2, #56	; 0x38
   11400:	bl	10e94 <memcpy@plt>
   11404:	ldr	r0, [fp, #-4]
   11408:	str	r0, [sp, #32]
   1140c:	ldr	r0, [sp, #20]
   11410:	str	r0, [sp, #28]
   11414:	ldr	r0, [sp, #28]
   11418:	ldr	r0, [r0]
   1141c:	movw	r1, #0
   11420:	cmp	r0, r1
   11424:	movw	r0, #0
   11428:	str	r0, [sp, #16]
   1142c:	beq	11458 <close@plt+0x3d8>
   11430:	ldr	r0, [fp, #-4]
   11434:	ldr	r1, [sp, #28]
   11438:	ldr	r1, [r1]
   1143c:	bl	10e4c <strcmp@plt>
   11440:	cmp	r0, #0
   11444:	movw	r0, #0
   11448:	moveq	r0, #1
   1144c:	mvn	r1, #0
   11450:	eor	r0, r0, r1
   11454:	str	r0, [sp, #16]
   11458:	ldr	r0, [sp, #16]
   1145c:	tst	r0, #1
   11460:	beq	11474 <close@plt+0x3f4>
   11464:	ldr	r0, [sp, #28]
   11468:	add	r0, r0, #8
   1146c:	str	r0, [sp, #28]
   11470:	b	11414 <close@plt+0x394>
   11474:	ldr	r0, [sp, #28]
   11478:	ldr	r0, [r0, #4]
   1147c:	movw	r1, #0
   11480:	cmp	r0, r1
   11484:	beq	11494 <close@plt+0x414>
   11488:	ldr	r0, [sp, #28]
   1148c:	ldr	r0, [r0, #4]
   11490:	str	r0, [sp, #32]
   11494:	movw	r0, #49931	; 0xc30b
   11498:	movt	r0, #1
   1149c:	bl	10f9c <gettext@plt>
   114a0:	movw	r1, #49728	; 0xc240
   114a4:	movt	r1, #1
   114a8:	movw	r2, #49954	; 0xc322
   114ac:	movt	r2, #1
   114b0:	bl	10e64 <printf@plt>
   114b4:	movw	r1, #5
   114b8:	str	r0, [sp, #12]
   114bc:	mov	r0, r1
   114c0:	movw	r1, #0
   114c4:	bl	11014 <setlocale@plt>
   114c8:	str	r0, [sp, #24]
   114cc:	ldr	r0, [sp, #24]
   114d0:	movw	r1, #0
   114d4:	cmp	r0, r1
   114d8:	beq	11518 <close@plt+0x498>
   114dc:	ldr	r0, [sp, #24]
   114e0:	movw	r1, #49994	; 0xc34a
   114e4:	movt	r1, #1
   114e8:	movw	r2, #3
   114ec:	bl	1105c <strncmp@plt>
   114f0:	cmp	r0, #0
   114f4:	beq	11518 <close@plt+0x498>
   114f8:	movw	r0, #49998	; 0xc34e
   114fc:	movt	r0, #1
   11500:	bl	10f9c <gettext@plt>
   11504:	movw	lr, #53588	; 0xd154
   11508:	movt	lr, #2
   1150c:	ldr	r1, [lr]
   11510:	bl	10e34 <fputs_unlocked@plt>
   11514:	str	r0, [sp, #8]
   11518:	movw	r0, #50069	; 0xc395
   1151c:	movt	r0, #1
   11520:	bl	10f9c <gettext@plt>
   11524:	ldr	r2, [fp, #-4]
   11528:	movw	r1, #49954	; 0xc322
   1152c:	movt	r1, #1
   11530:	bl	10e64 <printf@plt>
   11534:	movw	r1, #50096	; 0xc3b0
   11538:	movt	r1, #1
   1153c:	str	r0, [sp, #4]
   11540:	mov	r0, r1
   11544:	bl	10f9c <gettext@plt>
   11548:	ldr	r1, [sp, #32]
   1154c:	ldr	r2, [sp, #32]
   11550:	ldr	lr, [fp, #-4]
   11554:	cmp	r2, lr
   11558:	movw	r2, #0
   1155c:	moveq	r2, #1
   11560:	tst	r2, #1
   11564:	movw	r2, #50214	; 0xc426
   11568:	movt	r2, #1
   1156c:	movw	lr, #49864	; 0xc2c8
   11570:	movt	lr, #1
   11574:	movne	r2, lr
   11578:	bl	10e64 <printf@plt>
   1157c:	str	r0, [sp]
   11580:	mov	sp, fp
   11584:	pop	{fp, pc}
   11588:	push	{fp, lr}
   1158c:	mov	fp, sp
   11590:	sub	sp, sp, #80	; 0x50
   11594:	movw	r2, #0
   11598:	str	r2, [fp, #-4]
   1159c:	str	r0, [fp, #-8]
   115a0:	str	r1, [fp, #-12]
   115a4:	ldr	r0, [fp, #-12]
   115a8:	ldr	r0, [r0]
   115ac:	bl	1313c <close@plt+0x20bc>
   115b0:	movw	r0, #6
   115b4:	movw	r1, #50214	; 0xc426
   115b8:	movt	r1, #1
   115bc:	bl	11014 <setlocale@plt>
   115c0:	movw	r1, #49732	; 0xc244
   115c4:	movt	r1, #1
   115c8:	str	r0, [fp, #-20]	; 0xffffffec
   115cc:	mov	r0, r1
   115d0:	movw	r1, #49662	; 0xc1fe
   115d4:	movt	r1, #1
   115d8:	bl	11044 <bindtextdomain@plt>
   115dc:	movw	r1, #49732	; 0xc244
   115e0:	movt	r1, #1
   115e4:	str	r0, [fp, #-24]	; 0xffffffe8
   115e8:	mov	r0, r1
   115ec:	bl	10edc <textdomain@plt>
   115f0:	movw	r1, #3
   115f4:	str	r0, [fp, #-28]	; 0xffffffe4
   115f8:	mov	r0, r1
   115fc:	bl	12c94 <close@plt+0x1c14>
   11600:	and	r0, r0, #1
   11604:	movw	r1, #53600	; 0xd160
   11608:	movt	r1, #2
   1160c:	strb	r0, [r1]
   11610:	movw	r0, #9952	; 0x26e0
   11614:	movt	r0, #1
   11618:	bl	1bcd4 <close@plt+0xac54>
   1161c:	movw	r1, #53601	; 0xd161
   11620:	movt	r1, #2
   11624:	movw	r2, #1
   11628:	strb	r2, [r1]
   1162c:	movw	r1, #53602	; 0xd162
   11630:	movt	r1, #2
   11634:	strb	r2, [r1]
   11638:	movw	r1, #53603	; 0xd163
   1163c:	movt	r1, #2
   11640:	strb	r2, [r1]
   11644:	movw	r1, #53604	; 0xd164
   11648:	movt	r1, #2
   1164c:	movw	r2, #0
   11650:	strb	r2, [r1]
   11654:	movw	r1, #53605	; 0xd165
   11658:	movt	r1, #2
   1165c:	strb	r2, [r1, #1]
   11660:	strb	r2, [r1]
   11664:	movw	r1, #53608	; 0xd168
   11668:	movt	r1, #2
   1166c:	movw	lr, #0
   11670:	str	lr, [r1]
   11674:	movw	r1, #53612	; 0xd16c
   11678:	movt	r1, #2
   1167c:	strb	r2, [r1]
   11680:	str	r0, [fp, #-32]	; 0xffffffe0
   11684:	ldr	r0, [fp, #-8]
   11688:	ldr	r1, [fp, #-12]
   1168c:	movw	r2, #49686	; 0xc216
   11690:	movt	r2, #1
   11694:	movw	r3, #50292	; 0xc474
   11698:	movt	r3, #1
   1169c:	movw	ip, #0
   116a0:	str	ip, [sp]
   116a4:	bl	10f78 <getopt_long@plt>
   116a8:	str	r0, [fp, #-16]
   116ac:	cmn	r0, #1
   116b0:	beq	11914 <close@plt+0x894>
   116b4:	ldr	r0, [fp, #-16]
   116b8:	cmn	r0, #3
   116bc:	str	r0, [fp, #-36]	; 0xffffffdc
   116c0:	beq	118b4 <close@plt+0x834>
   116c4:	b	116c8 <close@plt+0x648>
   116c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   116cc:	cmn	r0, #2
   116d0:	beq	118ac <close@plt+0x82c>
   116d4:	b	116d8 <close@plt+0x658>
   116d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   116dc:	cmp	r0, #49	; 0x31
   116e0:	beq	11764 <close@plt+0x6e4>
   116e4:	b	116e8 <close@plt+0x668>
   116e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   116ec:	cmp	r0, #50	; 0x32
   116f0:	beq	11778 <close@plt+0x6f8>
   116f4:	b	116f8 <close@plt+0x678>
   116f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   116fc:	cmp	r0, #51	; 0x33
   11700:	beq	1178c <close@plt+0x70c>
   11704:	b	11708 <close@plt+0x688>
   11708:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1170c:	cmp	r0, #122	; 0x7a
   11710:	beq	117a0 <close@plt+0x720>
   11714:	b	11718 <close@plt+0x698>
   11718:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1171c:	cmp	r0, #256	; 0x100
   11720:	beq	117c8 <close@plt+0x748>
   11724:	b	11728 <close@plt+0x6a8>
   11728:	movw	r0, #257	; 0x101
   1172c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11730:	cmp	r1, r0
   11734:	beq	117b4 <close@plt+0x734>
   11738:	b	1173c <close@plt+0x6bc>
   1173c:	movw	r0, #258	; 0x102
   11740:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11744:	cmp	r1, r0
   11748:	beq	117dc <close@plt+0x75c>
   1174c:	b	11750 <close@plt+0x6d0>
   11750:	movw	r0, #259	; 0x103
   11754:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11758:	cmp	r1, r0
   1175c:	beq	11898 <close@plt+0x818>
   11760:	b	11908 <close@plt+0x888>
   11764:	movw	r0, #53601	; 0xd161
   11768:	movt	r0, #2
   1176c:	movw	r1, #0
   11770:	strb	r1, [r0]
   11774:	b	11910 <close@plt+0x890>
   11778:	movw	r0, #53602	; 0xd162
   1177c:	movt	r0, #2
   11780:	movw	r1, #0
   11784:	strb	r1, [r0]
   11788:	b	11910 <close@plt+0x890>
   1178c:	movw	r0, #53603	; 0xd163
   11790:	movt	r0, #2
   11794:	movw	r1, #0
   11798:	strb	r1, [r0]
   1179c:	b	11910 <close@plt+0x890>
   117a0:	movw	r0, #53480	; 0xd0e8
   117a4:	movt	r0, #2
   117a8:	movw	r1, #0
   117ac:	strb	r1, [r0]
   117b0:	b	11910 <close@plt+0x890>
   117b4:	movw	r0, #53608	; 0xd168
   117b8:	movt	r0, #2
   117bc:	movw	r1, #2
   117c0:	str	r1, [r0]
   117c4:	b	11910 <close@plt+0x890>
   117c8:	movw	r0, #53608	; 0xd168
   117cc:	movt	r0, #2
   117d0:	movw	r1, #1
   117d4:	str	r1, [r0]
   117d8:	b	11910 <close@plt+0x890>
   117dc:	movw	r0, #53616	; 0xd170
   117e0:	movt	r0, #2
   117e4:	ldr	r0, [r0]
   117e8:	cmp	r0, #0
   117ec:	beq	11838 <close@plt+0x7b8>
   117f0:	movw	r0, #53484	; 0xd0ec
   117f4:	movt	r0, #2
   117f8:	ldr	r0, [r0]
   117fc:	movw	r1, #53592	; 0xd158
   11800:	movt	r1, #2
   11804:	ldr	r1, [r1]
   11808:	bl	10e4c <strcmp@plt>
   1180c:	cmp	r0, #0
   11810:	beq	11838 <close@plt+0x7b8>
   11814:	movw	r0, #49691	; 0xc21b
   11818:	movt	r0, #1
   1181c:	bl	10f9c <gettext@plt>
   11820:	movw	lr, #1
   11824:	str	r0, [sp, #40]	; 0x28
   11828:	mov	r0, lr
   1182c:	movw	r1, #0
   11830:	ldr	r2, [sp, #40]	; 0x28
   11834:	bl	10f30 <error@plt>
   11838:	movw	r0, #53592	; 0xd158
   1183c:	movt	r0, #2
   11840:	ldr	r1, [r0]
   11844:	movw	r2, #53484	; 0xd0ec
   11848:	movt	r2, #2
   1184c:	str	r1, [r2]
   11850:	ldr	r0, [r0]
   11854:	ldrb	r0, [r0]
   11858:	cmp	r0, #0
   1185c:	beq	11878 <close@plt+0x7f8>
   11860:	movw	r0, #53592	; 0xd158
   11864:	movt	r0, #2
   11868:	ldr	r0, [r0]
   1186c:	bl	10fa8 <strlen@plt>
   11870:	str	r0, [sp, #36]	; 0x24
   11874:	b	11884 <close@plt+0x804>
   11878:	movw	r0, #1
   1187c:	str	r0, [sp, #36]	; 0x24
   11880:	b	11884 <close@plt+0x804>
   11884:	ldr	r0, [sp, #36]	; 0x24
   11888:	movw	r1, #53616	; 0xd170
   1188c:	movt	r1, #2
   11890:	str	r0, [r1]
   11894:	b	11910 <close@plt+0x890>
   11898:	movw	r0, #53612	; 0xd16c
   1189c:	movt	r0, #2
   118a0:	movw	r1, #1
   118a4:	strb	r1, [r0]
   118a8:	b	11910 <close@plt+0x890>
   118ac:	movw	r0, #0
   118b0:	bl	1117c <close@plt+0xfc>
   118b4:	movw	r0, #53588	; 0xd154
   118b8:	movt	r0, #2
   118bc:	ldr	r0, [r0]
   118c0:	movw	r1, #53488	; 0xd0f0
   118c4:	movt	r1, #2
   118c8:	ldr	r3, [r1]
   118cc:	movw	r1, #49657	; 0xc1f9
   118d0:	movt	r1, #1
   118d4:	movw	r2, #49728	; 0xc240
   118d8:	movt	r2, #1
   118dc:	movw	ip, #49742	; 0xc24e
   118e0:	movt	ip, #1
   118e4:	str	ip, [sp]
   118e8:	movw	ip, #49762	; 0xc262
   118ec:	movt	ip, #1
   118f0:	str	ip, [sp, #4]
   118f4:	movw	ip, #0
   118f8:	str	ip, [sp, #8]
   118fc:	bl	161d8 <close@plt+0x5158>
   11900:	movw	r0, #0
   11904:	bl	10f90 <exit@plt>
   11908:	movw	r0, #1
   1190c:	bl	1117c <close@plt+0xfc>
   11910:	b	11684 <close@plt+0x604>
   11914:	movw	r0, #53616	; 0xd170
   11918:	movt	r0, #2
   1191c:	ldr	r0, [r0]
   11920:	cmp	r0, #0
   11924:	bne	11938 <close@plt+0x8b8>
   11928:	movw	r0, #53616	; 0xd170
   1192c:	movt	r0, #2
   11930:	movw	r1, #1
   11934:	str	r1, [r0]
   11938:	ldr	r0, [fp, #-8]
   1193c:	movw	r1, #53568	; 0xd140
   11940:	movt	r1, #2
   11944:	ldr	r1, [r1]
   11948:	sub	r0, r0, r1
   1194c:	cmp	r0, #2
   11950:	bge	119e0 <close@plt+0x960>
   11954:	ldr	r0, [fp, #-8]
   11958:	movw	r1, #53568	; 0xd140
   1195c:	movt	r1, #2
   11960:	ldr	r1, [r1]
   11964:	cmp	r0, r1
   11968:	bgt	11994 <close@plt+0x914>
   1196c:	movw	r0, #49778	; 0xc272
   11970:	movt	r0, #1
   11974:	bl	10f9c <gettext@plt>
   11978:	movw	lr, #0
   1197c:	str	r0, [sp, #32]
   11980:	mov	r0, lr
   11984:	mov	r1, lr
   11988:	ldr	r2, [sp, #32]
   1198c:	bl	10f30 <error@plt>
   11990:	b	119d8 <close@plt+0x958>
   11994:	movw	r0, #49794	; 0xc282
   11998:	movt	r0, #1
   1199c:	bl	10f9c <gettext@plt>
   119a0:	ldr	lr, [fp, #-12]
   119a4:	ldr	r1, [fp, #-8]
   119a8:	sub	r1, r1, #1
   119ac:	add	r1, lr, r1, lsl #2
   119b0:	ldr	r1, [r1]
   119b4:	str	r0, [sp, #28]
   119b8:	mov	r0, r1
   119bc:	bl	15798 <close@plt+0x4718>
   119c0:	movw	r1, #0
   119c4:	str	r0, [sp, #24]
   119c8:	mov	r0, r1
   119cc:	ldr	r2, [sp, #28]
   119d0:	ldr	r3, [sp, #24]
   119d4:	bl	10f30 <error@plt>
   119d8:	movw	r0, #1
   119dc:	bl	1117c <close@plt+0xfc>
   119e0:	ldr	r0, [fp, #-8]
   119e4:	movw	r1, #53568	; 0xd140
   119e8:	movt	r1, #2
   119ec:	ldr	r1, [r1]
   119f0:	sub	r0, r0, r1
   119f4:	movw	r1, #2
   119f8:	cmp	r1, r0
   119fc:	bge	11a54 <close@plt+0x9d4>
   11a00:	movw	r0, #49819	; 0xc29b
   11a04:	movt	r0, #1
   11a08:	bl	10f9c <gettext@plt>
   11a0c:	ldr	lr, [fp, #-12]
   11a10:	movw	r1, #53568	; 0xd140
   11a14:	movt	r1, #2
   11a18:	ldr	r1, [r1]
   11a1c:	add	r1, r1, #2
   11a20:	add	r1, lr, r1, lsl #2
   11a24:	ldr	r1, [r1]
   11a28:	str	r0, [sp, #20]
   11a2c:	mov	r0, r1
   11a30:	bl	15798 <close@plt+0x4718>
   11a34:	movw	r1, #0
   11a38:	str	r0, [sp, #16]
   11a3c:	mov	r0, r1
   11a40:	ldr	r2, [sp, #20]
   11a44:	ldr	r3, [sp, #16]
   11a48:	bl	10f30 <error@plt>
   11a4c:	movw	r0, #1
   11a50:	bl	1117c <close@plt+0xfc>
   11a54:	ldr	r0, [fp, #-12]
   11a58:	movw	r1, #53568	; 0xd140
   11a5c:	movt	r1, #2
   11a60:	ldr	r1, [r1]
   11a64:	add	r0, r0, r1, lsl #2
   11a68:	bl	11a78 <close@plt+0x9f8>
   11a6c:	ldr	r0, [fp, #-4]
   11a70:	mov	sp, fp
   11a74:	pop	{fp, pc}
   11a78:	push	{r4, r5, r6, sl, fp, lr}
   11a7c:	add	fp, sp, #16
   11a80:	sub	sp, sp, #424	; 0x1a8
   11a84:	str	r0, [fp, #-20]	; 0xffffffec
   11a88:	sub	r0, fp, #216	; 0xd8
   11a8c:	movw	r1, #0
   11a90:	and	r1, r1, #255	; 0xff
   11a94:	movw	r2, #24
   11a98:	bl	10fd8 <memset@plt>
   11a9c:	movw	r0, #0
   11aa0:	str	r0, [sp, #220]	; 0xdc
   11aa4:	ldr	r0, [sp, #220]	; 0xdc
   11aa8:	cmp	r0, #2
   11aac:	bge	11d08 <close@plt+0xc88>
   11ab0:	movw	r0, #0
   11ab4:	str	r0, [sp, #216]	; 0xd8
   11ab8:	ldr	r0, [sp, #216]	; 0xd8
   11abc:	cmp	r0, #4
   11ac0:	bge	11b24 <close@plt+0xaa4>
   11ac4:	ldr	r0, [sp, #220]	; 0xdc
   11ac8:	add	r0, r0, r0, lsl #1
   11acc:	sub	r1, fp, #116	; 0x74
   11ad0:	add	r0, r1, r0, lsl #4
   11ad4:	ldr	r2, [sp, #216]	; 0xd8
   11ad8:	add	r2, r2, r2, lsl #1
   11adc:	add	r0, r0, r2, lsl #2
   11ae0:	str	r1, [sp, #136]	; 0x88
   11ae4:	bl	12e70 <close@plt+0x1df0>
   11ae8:	ldr	r0, [sp, #220]	; 0xdc
   11aec:	add	r1, r0, r0, lsl #1
   11af0:	ldr	r2, [sp, #136]	; 0x88
   11af4:	add	r1, r2, r1, lsl #4
   11af8:	ldr	lr, [sp, #216]	; 0xd8
   11afc:	add	r3, lr, lr, lsl #1
   11b00:	add	r1, r1, r3, lsl #2
   11b04:	sub	r3, fp, #156	; 0x9c
   11b08:	add	r0, r3, r0, lsl #4
   11b0c:	add	r0, r0, lr, lsl #2
   11b10:	str	r1, [r0]
   11b14:	ldr	r0, [sp, #216]	; 0xd8
   11b18:	add	r0, r0, #1
   11b1c:	str	r0, [sp, #216]	; 0xd8
   11b20:	b	11ab8 <close@plt+0xa38>
   11b24:	ldr	r0, [sp, #220]	; 0xdc
   11b28:	add	r0, r0, r0, lsl #1
   11b2c:	sub	r1, fp, #180	; 0xb4
   11b30:	mov	r2, #0
   11b34:	str	r2, [r1, r0, lsl #2]
   11b38:	ldr	r0, [sp, #220]	; 0xdc
   11b3c:	add	r0, r0, r0, lsl #1
   11b40:	add	r0, r1, r0, lsl #2
   11b44:	str	r2, [r0, #4]
   11b48:	ldr	r0, [sp, #220]	; 0xdc
   11b4c:	add	r0, r0, r0, lsl #1
   11b50:	add	r0, r1, r0, lsl #2
   11b54:	str	r2, [r0, #8]
   11b58:	ldr	r0, [fp, #-20]	; 0xffffffec
   11b5c:	ldr	r1, [sp, #220]	; 0xdc
   11b60:	add	r0, r0, r1, lsl #2
   11b64:	ldr	r0, [r0]
   11b68:	movw	r1, #50584	; 0xc598
   11b6c:	movt	r1, #1
   11b70:	bl	10e4c <strcmp@plt>
   11b74:	cmp	r0, #0
   11b78:	bne	11b90 <close@plt+0xb10>
   11b7c:	movw	r0, #53584	; 0xd150
   11b80:	movt	r0, #2
   11b84:	ldr	r0, [r0]
   11b88:	str	r0, [sp, #132]	; 0x84
   11b8c:	b	11bb0 <close@plt+0xb30>
   11b90:	ldr	r0, [fp, #-20]	; 0xffffffec
   11b94:	ldr	r1, [sp, #220]	; 0xdc
   11b98:	add	r0, r0, r1, lsl #2
   11b9c:	ldr	r0, [r0]
   11ba0:	movw	r1, #50290	; 0xc472
   11ba4:	movt	r1, #1
   11ba8:	bl	12a5c <close@plt+0x19dc>
   11bac:	str	r0, [sp, #132]	; 0x84
   11bb0:	ldr	r0, [sp, #132]	; 0x84
   11bb4:	ldr	r1, [sp, #220]	; 0xdc
   11bb8:	sub	r2, fp, #188	; 0xbc
   11bbc:	str	r0, [r2, r1, lsl #2]
   11bc0:	ldr	r0, [sp, #220]	; 0xdc
   11bc4:	add	r0, r2, r0, lsl #2
   11bc8:	ldr	r0, [r0]
   11bcc:	movw	r1, #0
   11bd0:	cmp	r0, r1
   11bd4:	bne	11c24 <close@plt+0xba4>
   11bd8:	bl	10fc0 <__errno_location@plt>
   11bdc:	ldr	r1, [r0]
   11be0:	ldr	r0, [fp, #-20]	; 0xffffffec
   11be4:	ldr	lr, [sp, #220]	; 0xdc
   11be8:	add	r0, r0, lr, lsl #2
   11bec:	ldr	r2, [r0]
   11bf0:	movw	r0, #0
   11bf4:	movw	lr, #3
   11bf8:	str	r1, [sp, #128]	; 0x80
   11bfc:	mov	r1, lr
   11c00:	bl	15554 <close@plt+0x44d4>
   11c04:	movw	r1, #1
   11c08:	str	r0, [sp, #124]	; 0x7c
   11c0c:	mov	r0, r1
   11c10:	ldr	r1, [sp, #128]	; 0x80
   11c14:	movw	r2, #50507	; 0xc54b
   11c18:	movt	r2, #1
   11c1c:	ldr	r3, [sp, #124]	; 0x7c
   11c20:	bl	10f30 <error@plt>
   11c24:	ldr	r0, [sp, #220]	; 0xdc
   11c28:	sub	r1, fp, #188	; 0xbc
   11c2c:	ldr	r0, [r1, r0, lsl #2]
   11c30:	mov	r2, #2
   11c34:	str	r1, [sp, #120]	; 0x78
   11c38:	mov	r1, r2
   11c3c:	bl	12868 <close@plt+0x17e8>
   11c40:	ldr	r0, [sp, #220]	; 0xdc
   11c44:	sub	r1, fp, #156	; 0x9c
   11c48:	add	r1, r1, r0, lsl #4
   11c4c:	add	r2, r0, r0, lsl #1
   11c50:	sub	lr, fp, #180	; 0xb4
   11c54:	ldr	r2, [lr, r2, lsl #2]
   11c58:	ldr	r1, [r1, r2, lsl #2]
   11c5c:	ldr	r2, [sp, #120]	; 0x78
   11c60:	ldr	r0, [r2, r0, lsl #2]
   11c64:	movw	lr, #53480	; 0xd0e8
   11c68:	movt	lr, #2
   11c6c:	ldrb	r2, [lr]
   11c70:	str	r0, [sp, #116]	; 0x74
   11c74:	mov	r0, r1
   11c78:	ldr	r1, [sp, #116]	; 0x74
   11c7c:	bl	12ecc <close@plt+0x1e4c>
   11c80:	ldr	r1, [sp, #220]	; 0xdc
   11c84:	sub	r2, fp, #124	; 0x7c
   11c88:	str	r0, [r2, r1, lsl #2]
   11c8c:	ldr	r0, [sp, #220]	; 0xdc
   11c90:	ldr	r1, [sp, #120]	; 0x78
   11c94:	add	r0, r1, r0, lsl #2
   11c98:	ldr	r0, [r0]
   11c9c:	bl	10f18 <ferror_unlocked@plt>
   11ca0:	cmp	r0, #0
   11ca4:	beq	11cf4 <close@plt+0xc74>
   11ca8:	bl	10fc0 <__errno_location@plt>
   11cac:	ldr	r1, [r0]
   11cb0:	ldr	r0, [fp, #-20]	; 0xffffffec
   11cb4:	ldr	lr, [sp, #220]	; 0xdc
   11cb8:	add	r0, r0, lr, lsl #2
   11cbc:	ldr	r2, [r0]
   11cc0:	movw	r0, #0
   11cc4:	movw	lr, #3
   11cc8:	str	r1, [sp, #112]	; 0x70
   11ccc:	mov	r1, lr
   11cd0:	bl	15554 <close@plt+0x44d4>
   11cd4:	movw	r1, #1
   11cd8:	str	r0, [sp, #108]	; 0x6c
   11cdc:	mov	r0, r1
   11ce0:	ldr	r1, [sp, #112]	; 0x70
   11ce4:	movw	r2, #50507	; 0xc54b
   11ce8:	movt	r2, #1
   11cec:	ldr	r3, [sp, #108]	; 0x6c
   11cf0:	bl	10f30 <error@plt>
   11cf4:	b	11cf8 <close@plt+0xc78>
   11cf8:	ldr	r0, [sp, #220]	; 0xdc
   11cfc:	add	r0, r0, #1
   11d00:	str	r0, [sp, #220]	; 0xdc
   11d04:	b	11aa4 <close@plt+0xa24>
   11d08:	b	11d0c <close@plt+0xc8c>
   11d0c:	ldr	r0, [fp, #-124]	; 0xffffff84
   11d10:	movw	r1, #0
   11d14:	cmp	r0, r1
   11d18:	movw	r0, #1
   11d1c:	str	r0, [sp, #104]	; 0x68
   11d20:	bne	11d3c <close@plt+0xcbc>
   11d24:	ldr	r0, [fp, #-120]	; 0xffffff88
   11d28:	movw	r1, #0
   11d2c:	cmp	r0, r1
   11d30:	movw	r0, #0
   11d34:	movne	r0, #1
   11d38:	str	r0, [sp, #104]	; 0x68
   11d3c:	ldr	r0, [sp, #104]	; 0x68
   11d40:	tst	r0, #1
   11d44:	beq	121ac <close@plt+0x112c>
   11d48:	add	r0, sp, #210	; 0xd2
   11d4c:	movw	r1, #0
   11d50:	and	r1, r1, #255	; 0xff
   11d54:	movw	r2, #2
   11d58:	bl	10fd8 <memset@plt>
   11d5c:	ldr	r0, [fp, #-124]	; 0xffffff84
   11d60:	movw	r1, #0
   11d64:	cmp	r0, r1
   11d68:	bne	11d78 <close@plt+0xcf8>
   11d6c:	movw	r0, #1
   11d70:	str	r0, [sp, #212]	; 0xd4
   11d74:	b	11ea0 <close@plt+0xe20>
   11d78:	ldr	r0, [fp, #-120]	; 0xffffff88
   11d7c:	movw	r1, #0
   11d80:	cmp	r0, r1
   11d84:	bne	11d94 <close@plt+0xd14>
   11d88:	mvn	r0, #0
   11d8c:	str	r0, [sp, #212]	; 0xd4
   11d90:	b	11e9c <close@plt+0xe1c>
   11d94:	movw	r0, #53600	; 0xd160
   11d98:	movt	r0, #2
   11d9c:	ldrb	r0, [r0]
   11da0:	tst	r0, #1
   11da4:	beq	11ddc <close@plt+0xd5c>
   11da8:	ldr	r0, [fp, #-124]	; 0xffffff84
   11dac:	ldr	r0, [r0, #8]
   11db0:	ldr	r1, [fp, #-124]	; 0xffffff84
   11db4:	ldr	r1, [r1, #4]
   11db8:	sub	r1, r1, #1
   11dbc:	ldr	r2, [fp, #-120]	; 0xffffff88
   11dc0:	ldr	r2, [r2, #8]
   11dc4:	ldr	r3, [fp, #-120]	; 0xffffff88
   11dc8:	ldr	r3, [r3, #4]
   11dcc:	sub	r3, r3, #1
   11dd0:	bl	19194 <close@plt+0x8114>
   11dd4:	str	r0, [sp, #212]	; 0xd4
   11dd8:	b	11e98 <close@plt+0xe18>
   11ddc:	ldr	r0, [fp, #-124]	; 0xffffff84
   11de0:	ldr	r0, [r0, #4]
   11de4:	ldr	r1, [fp, #-120]	; 0xffffff88
   11de8:	ldr	r1, [r1, #4]
   11dec:	cmp	r0, r1
   11df0:	bge	11e04 <close@plt+0xd84>
   11df4:	ldr	r0, [fp, #-124]	; 0xffffff84
   11df8:	ldr	r0, [r0, #4]
   11dfc:	str	r0, [sp, #100]	; 0x64
   11e00:	b	11e10 <close@plt+0xd90>
   11e04:	ldr	r0, [fp, #-120]	; 0xffffff88
   11e08:	ldr	r0, [r0, #4]
   11e0c:	str	r0, [sp, #100]	; 0x64
   11e10:	ldr	r0, [sp, #100]	; 0x64
   11e14:	sub	r0, r0, #1
   11e18:	str	r0, [sp, #204]	; 0xcc
   11e1c:	ldr	r0, [fp, #-124]	; 0xffffff84
   11e20:	ldr	r0, [r0, #8]
   11e24:	ldr	r1, [fp, #-120]	; 0xffffff88
   11e28:	ldr	r1, [r1, #8]
   11e2c:	ldr	r2, [sp, #204]	; 0xcc
   11e30:	bl	10eb8 <memcmp@plt>
   11e34:	str	r0, [sp, #212]	; 0xd4
   11e38:	ldr	r0, [sp, #212]	; 0xd4
   11e3c:	cmp	r0, #0
   11e40:	bne	11e94 <close@plt+0xe14>
   11e44:	ldr	r0, [fp, #-124]	; 0xffffff84
   11e48:	ldr	r0, [r0, #4]
   11e4c:	ldr	r1, [fp, #-120]	; 0xffffff88
   11e50:	ldr	r1, [r1, #4]
   11e54:	cmp	r0, r1
   11e58:	bge	11e68 <close@plt+0xde8>
   11e5c:	mvn	r0, #0
   11e60:	str	r0, [sp, #96]	; 0x60
   11e64:	b	11e8c <close@plt+0xe0c>
   11e68:	ldr	r0, [fp, #-124]	; 0xffffff84
   11e6c:	ldr	r0, [r0, #4]
   11e70:	ldr	r1, [fp, #-120]	; 0xffffff88
   11e74:	ldr	r1, [r1, #4]
   11e78:	cmp	r0, r1
   11e7c:	movw	r0, #0
   11e80:	movne	r0, #1
   11e84:	and	r0, r0, #1
   11e88:	str	r0, [sp, #96]	; 0x60
   11e8c:	ldr	r0, [sp, #96]	; 0x60
   11e90:	str	r0, [sp, #212]	; 0xd4
   11e94:	b	11e98 <close@plt+0xe18>
   11e98:	b	11e9c <close@plt+0xe1c>
   11e9c:	b	11ea0 <close@plt+0xe20>
   11ea0:	ldr	r0, [sp, #212]	; 0xd4
   11ea4:	cmp	r0, #0
   11ea8:	bne	11ee0 <close@plt+0xe60>
   11eac:	ldr	r0, [fp, #-200]	; 0xffffff38
   11eb0:	ldr	r1, [fp, #-196]	; 0xffffff3c
   11eb4:	adds	r0, r0, #1
   11eb8:	adc	r1, r1, #0
   11ebc:	str	r0, [fp, #-200]	; 0xffffff38
   11ec0:	str	r1, [fp, #-196]	; 0xffffff3c
   11ec4:	ldr	r0, [fp, #-120]	; 0xffffff88
   11ec8:	movw	r1, #53588	; 0xd154
   11ecc:	movt	r1, #2
   11ed0:	ldr	r1, [r1]
   11ed4:	movw	r2, #3
   11ed8:	bl	123a0 <close@plt+0x1320>
   11edc:	b	11f64 <close@plt+0xee4>
   11ee0:	movw	r0, #53604	; 0xd164
   11ee4:	movt	r0, #2
   11ee8:	movw	r1, #1
   11eec:	strb	r1, [r0]
   11ef0:	ldr	r0, [sp, #212]	; 0xd4
   11ef4:	cmp	r0, #0
   11ef8:	bgt	11f30 <close@plt+0xeb0>
   11efc:	ldr	r0, [fp, #-216]	; 0xffffff28
   11f00:	ldr	r1, [fp, #-212]	; 0xffffff2c
   11f04:	adds	r0, r0, #1
   11f08:	adc	r1, r1, #0
   11f0c:	str	r0, [fp, #-216]	; 0xffffff28
   11f10:	str	r1, [fp, #-212]	; 0xffffff2c
   11f14:	ldr	r0, [fp, #-124]	; 0xffffff84
   11f18:	movw	r1, #53588	; 0xd154
   11f1c:	movt	r1, #2
   11f20:	ldr	r1, [r1]
   11f24:	movw	r2, #1
   11f28:	bl	123a0 <close@plt+0x1320>
   11f2c:	b	11f60 <close@plt+0xee0>
   11f30:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f34:	ldr	r1, [fp, #-204]	; 0xffffff34
   11f38:	adds	r0, r0, #1
   11f3c:	adc	r1, r1, #0
   11f40:	str	r0, [fp, #-208]	; 0xffffff30
   11f44:	str	r1, [fp, #-204]	; 0xffffff34
   11f48:	ldr	r0, [fp, #-120]	; 0xffffff88
   11f4c:	movw	r1, #53588	; 0xd154
   11f50:	movt	r1, #2
   11f54:	ldr	r1, [r1]
   11f58:	movw	r2, #2
   11f5c:	bl	123a0 <close@plt+0x1320>
   11f60:	b	11f64 <close@plt+0xee4>
   11f64:	ldr	r0, [sp, #212]	; 0xd4
   11f68:	movw	r1, #0
   11f6c:	cmp	r1, r0
   11f70:	bgt	11f7c <close@plt+0xefc>
   11f74:	movw	r0, #1
   11f78:	strb	r0, [sp, #211]	; 0xd3
   11f7c:	ldr	r0, [sp, #212]	; 0xd4
   11f80:	cmp	r0, #0
   11f84:	bgt	11f90 <close@plt+0xf10>
   11f88:	movw	r0, #1
   11f8c:	strb	r0, [sp, #210]	; 0xd2
   11f90:	movw	r0, #0
   11f94:	str	r0, [sp, #220]	; 0xdc
   11f98:	ldr	r0, [sp, #220]	; 0xdc
   11f9c:	cmp	r0, #2
   11fa0:	bge	121a8 <close@plt+0x1128>
   11fa4:	ldr	r0, [sp, #220]	; 0xdc
   11fa8:	add	r1, sp, #210	; 0xd2
   11fac:	add	r0, r1, r0
   11fb0:	ldrb	r0, [r0]
   11fb4:	tst	r0, #1
   11fb8:	beq	12194 <close@plt+0x1114>
   11fbc:	ldr	r0, [sp, #220]	; 0xdc
   11fc0:	add	r0, r0, r0, lsl #1
   11fc4:	sub	r1, fp, #180	; 0xb4
   11fc8:	add	r0, r1, r0, lsl #2
   11fcc:	ldr	r2, [r0, #4]
   11fd0:	str	r2, [r0, #8]
   11fd4:	ldr	r0, [sp, #220]	; 0xdc
   11fd8:	add	r0, r0, r0, lsl #1
   11fdc:	add	r2, r1, r0, lsl #2
   11fe0:	ldr	r0, [r1, r0, lsl #2]
   11fe4:	str	r0, [r2, #4]
   11fe8:	ldr	r0, [sp, #220]	; 0xdc
   11fec:	add	r0, r0, r0, lsl #1
   11ff0:	ldr	r2, [r1, r0, lsl #2]
   11ff4:	add	r2, r2, #1
   11ff8:	and	r2, r2, #3
   11ffc:	str	r2, [r1, r0, lsl #2]
   12000:	ldr	r0, [sp, #220]	; 0xdc
   12004:	sub	r2, fp, #156	; 0x9c
   12008:	add	r2, r2, r0, lsl #4
   1200c:	add	r3, r0, r0, lsl #1
   12010:	ldr	r1, [r1, r3, lsl #2]
   12014:	ldr	r1, [r2, r1, lsl #2]
   12018:	sub	r2, fp, #188	; 0xbc
   1201c:	ldr	r0, [r2, r0, lsl #2]
   12020:	movw	r2, #53480	; 0xd0e8
   12024:	movt	r2, #2
   12028:	ldrb	r2, [r2]
   1202c:	str	r0, [sp, #92]	; 0x5c
   12030:	mov	r0, r1
   12034:	ldr	r1, [sp, #92]	; 0x5c
   12038:	bl	12ecc <close@plt+0x1e4c>
   1203c:	ldr	r1, [sp, #220]	; 0xdc
   12040:	sub	r2, fp, #124	; 0x7c
   12044:	str	r0, [r2, r1, lsl #2]
   12048:	ldr	r0, [sp, #220]	; 0xdc
   1204c:	add	r0, r2, r0, lsl #2
   12050:	ldr	r0, [r0]
   12054:	movw	r1, #0
   12058:	cmp	r0, r1
   1205c:	beq	120a8 <close@plt+0x1028>
   12060:	ldr	r0, [sp, #220]	; 0xdc
   12064:	sub	r1, fp, #156	; 0x9c
   12068:	add	r1, r1, r0, lsl #4
   1206c:	add	r2, r0, r0, lsl #1
   12070:	sub	r3, fp, #180	; 0xb4
   12074:	add	r2, r3, r2, lsl #2
   12078:	ldr	r2, [r2, #4]
   1207c:	ldr	r1, [r1, r2, lsl #2]
   12080:	sub	r2, fp, #124	; 0x7c
   12084:	add	r0, r2, r0, lsl #2
   12088:	ldr	r0, [r0]
   1208c:	ldr	r2, [sp, #220]	; 0xdc
   12090:	add	r2, r2, #1
   12094:	str	r0, [sp, #88]	; 0x58
   12098:	mov	r0, r1
   1209c:	ldr	r1, [sp, #88]	; 0x58
   120a0:	bl	1251c <close@plt+0x149c>
   120a4:	b	12118 <close@plt+0x1098>
   120a8:	ldr	r0, [sp, #220]	; 0xdc
   120ac:	sub	r1, fp, #156	; 0x9c
   120b0:	add	r1, r1, r0, lsl #4
   120b4:	add	r0, r0, r0, lsl #1
   120b8:	sub	r2, fp, #180	; 0xb4
   120bc:	add	r0, r2, r0, lsl #2
   120c0:	ldr	r0, [r0, #8]
   120c4:	add	r0, r1, r0, lsl #2
   120c8:	ldr	r0, [r0]
   120cc:	ldr	r0, [r0, #8]
   120d0:	movw	r1, #0
   120d4:	cmp	r0, r1
   120d8:	beq	12114 <close@plt+0x1094>
   120dc:	ldr	r0, [sp, #220]	; 0xdc
   120e0:	sub	r1, fp, #156	; 0x9c
   120e4:	add	r1, r1, r0, lsl #4
   120e8:	add	r0, r0, r0, lsl #1
   120ec:	sub	r2, fp, #180	; 0xb4
   120f0:	add	r0, r2, r0, lsl #2
   120f4:	ldr	r2, [r0, #4]
   120f8:	ldr	r0, [r0, #8]
   120fc:	ldr	r0, [r1, r0, lsl #2]
   12100:	add	r1, r1, r2, lsl #2
   12104:	ldr	r1, [r1]
   12108:	ldr	r2, [sp, #220]	; 0xdc
   1210c:	add	r2, r2, #1
   12110:	bl	1251c <close@plt+0x149c>
   12114:	b	12118 <close@plt+0x1098>
   12118:	ldr	r0, [sp, #220]	; 0xdc
   1211c:	sub	r1, fp, #188	; 0xbc
   12120:	add	r0, r1, r0, lsl #2
   12124:	ldr	r0, [r0]
   12128:	bl	10f18 <ferror_unlocked@plt>
   1212c:	cmp	r0, #0
   12130:	beq	12180 <close@plt+0x1100>
   12134:	bl	10fc0 <__errno_location@plt>
   12138:	ldr	r1, [r0]
   1213c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12140:	ldr	lr, [sp, #220]	; 0xdc
   12144:	add	r0, r0, lr, lsl #2
   12148:	ldr	r2, [r0]
   1214c:	movw	r0, #0
   12150:	movw	lr, #3
   12154:	str	r1, [sp, #84]	; 0x54
   12158:	mov	r1, lr
   1215c:	bl	15554 <close@plt+0x44d4>
   12160:	movw	r1, #1
   12164:	str	r0, [sp, #80]	; 0x50
   12168:	mov	r0, r1
   1216c:	ldr	r1, [sp, #84]	; 0x54
   12170:	movw	r2, #50507	; 0xc54b
   12174:	movt	r2, #1
   12178:	ldr	r3, [sp, #80]	; 0x50
   1217c:	bl	10f30 <error@plt>
   12180:	ldr	r0, [sp, #220]	; 0xdc
   12184:	add	r1, sp, #210	; 0xd2
   12188:	add	r0, r1, r0
   1218c:	movw	r1, #0
   12190:	strb	r1, [r0]
   12194:	b	12198 <close@plt+0x1118>
   12198:	ldr	r0, [sp, #220]	; 0xdc
   1219c:	add	r0, r0, #1
   121a0:	str	r0, [sp, #220]	; 0xdc
   121a4:	b	11f98 <close@plt+0xf18>
   121a8:	b	11d0c <close@plt+0xc8c>
   121ac:	movw	r0, #0
   121b0:	str	r0, [sp, #220]	; 0xdc
   121b4:	ldr	r0, [sp, #220]	; 0xdc
   121b8:	cmp	r0, #2
   121bc:	bge	1223c <close@plt+0x11bc>
   121c0:	ldr	r0, [sp, #220]	; 0xdc
   121c4:	sub	r1, fp, #188	; 0xbc
   121c8:	add	r0, r1, r0, lsl #2
   121cc:	ldr	r0, [r0]
   121d0:	bl	128c0 <close@plt+0x1840>
   121d4:	cmp	r0, #0
   121d8:	beq	12228 <close@plt+0x11a8>
   121dc:	bl	10fc0 <__errno_location@plt>
   121e0:	ldr	r1, [r0]
   121e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   121e8:	ldr	lr, [sp, #220]	; 0xdc
   121ec:	add	r0, r0, lr, lsl #2
   121f0:	ldr	r2, [r0]
   121f4:	movw	r0, #0
   121f8:	movw	lr, #3
   121fc:	str	r1, [sp, #76]	; 0x4c
   12200:	mov	r1, lr
   12204:	bl	15554 <close@plt+0x44d4>
   12208:	movw	r1, #1
   1220c:	str	r0, [sp, #72]	; 0x48
   12210:	mov	r0, r1
   12214:	ldr	r1, [sp, #76]	; 0x4c
   12218:	movw	r2, #50507	; 0xc54b
   1221c:	movt	r2, #1
   12220:	ldr	r3, [sp, #72]	; 0x48
   12224:	bl	10f30 <error@plt>
   12228:	b	1222c <close@plt+0x11ac>
   1222c:	ldr	r0, [sp, #220]	; 0xdc
   12230:	add	r0, r0, #1
   12234:	str	r0, [sp, #220]	; 0xdc
   12238:	b	121b4 <close@plt+0x1134>
   1223c:	movw	r0, #53612	; 0xd16c
   12240:	movt	r0, #2
   12244:	ldrb	r0, [r0]
   12248:	tst	r0, #1
   1224c:	beq	1234c <close@plt+0x12cc>
   12250:	add	r2, sp, #141	; 0x8d
   12254:	ldr	r0, [fp, #-216]	; 0xffffff28
   12258:	ldr	r1, [fp, #-212]	; 0xffffff2c
   1225c:	add	r3, sp, #183	; 0xb7
   12260:	str	r2, [sp, #68]	; 0x44
   12264:	mov	r2, r3
   12268:	bl	12d30 <close@plt+0x1cb0>
   1226c:	movw	r1, #53484	; 0xd0ec
   12270:	movt	r1, #2
   12274:	ldr	r2, [r1]
   12278:	ldr	r3, [fp, #-208]	; 0xffffff30
   1227c:	ldr	lr, [fp, #-204]	; 0xffffff34
   12280:	add	ip, sp, #162	; 0xa2
   12284:	str	r0, [sp, #64]	; 0x40
   12288:	mov	r0, r3
   1228c:	str	r1, [sp, #60]	; 0x3c
   12290:	mov	r1, lr
   12294:	str	r2, [sp, #56]	; 0x38
   12298:	mov	r2, ip
   1229c:	bl	12d30 <close@plt+0x1cb0>
   122a0:	ldr	r1, [sp, #60]	; 0x3c
   122a4:	ldr	r2, [r1]
   122a8:	ldr	r3, [fp, #-200]	; 0xffffff38
   122ac:	ldr	r1, [fp, #-196]	; 0xffffff3c
   122b0:	str	r0, [sp, #52]	; 0x34
   122b4:	mov	r0, r3
   122b8:	ldr	r3, [sp, #68]	; 0x44
   122bc:	str	r2, [sp, #48]	; 0x30
   122c0:	mov	r2, r3
   122c4:	bl	12d30 <close@plt+0x1cb0>
   122c8:	movw	r1, #53484	; 0xd0ec
   122cc:	movt	r1, #2
   122d0:	ldr	r1, [r1]
   122d4:	movw	r2, #50178	; 0xc402
   122d8:	movt	r2, #1
   122dc:	str	r0, [sp, #44]	; 0x2c
   122e0:	mov	r0, r2
   122e4:	str	r1, [sp, #40]	; 0x28
   122e8:	bl	10f9c <gettext@plt>
   122ec:	movw	r1, #53480	; 0xd0e8
   122f0:	movt	r1, #2
   122f4:	ldrb	r1, [r1]
   122f8:	movw	r2, #50215	; 0xc427
   122fc:	movt	r2, #1
   12300:	str	r0, [sp, #36]	; 0x24
   12304:	mov	r0, r2
   12308:	ldr	r2, [sp, #64]	; 0x40
   1230c:	str	r1, [sp, #32]
   12310:	mov	r1, r2
   12314:	ldr	r2, [sp, #56]	; 0x38
   12318:	ldr	r3, [sp, #52]	; 0x34
   1231c:	ldr	ip, [sp, #48]	; 0x30
   12320:	str	ip, [sp]
   12324:	ldr	lr, [sp, #44]	; 0x2c
   12328:	str	lr, [sp, #4]
   1232c:	ldr	r4, [sp, #40]	; 0x28
   12330:	str	r4, [sp, #8]
   12334:	ldr	r5, [sp, #36]	; 0x24
   12338:	str	r5, [sp, #12]
   1233c:	ldr	r6, [sp, #32]
   12340:	str	r6, [sp, #16]
   12344:	bl	10e64 <printf@plt>
   12348:	str	r0, [sp, #28]
   1234c:	movw	r0, #53605	; 0xd165
   12350:	movt	r0, #2
   12354:	ldrb	r0, [r0]
   12358:	tst	r0, #1
   1235c:	bne	12374 <close@plt+0x12f4>
   12360:	movw	r0, #53605	; 0xd165
   12364:	movt	r0, #2
   12368:	ldrb	r0, [r0, #1]
   1236c:	tst	r0, #1
   12370:	beq	12398 <close@plt+0x1318>
   12374:	movw	r0, #50232	; 0xc438
   12378:	movt	r0, #1
   1237c:	bl	10f9c <gettext@plt>
   12380:	movw	lr, #1
   12384:	str	r0, [sp, #24]
   12388:	mov	r0, lr
   1238c:	movw	r1, #0
   12390:	ldr	r2, [sp, #24]
   12394:	bl	10f30 <error@plt>
   12398:	movw	r0, #0
   1239c:	bl	10f90 <exit@plt>
   123a0:	push	{fp, lr}
   123a4:	mov	fp, sp
   123a8:	sub	sp, sp, #32
   123ac:	str	r0, [fp, #-4]
   123b0:	str	r1, [fp, #-8]
   123b4:	str	r2, [fp, #-12]
   123b8:	ldr	r0, [fp, #-12]
   123bc:	cmp	r0, #1
   123c0:	str	r0, [sp, #16]
   123c4:	beq	123ec <close@plt+0x136c>
   123c8:	b	123cc <close@plt+0x134c>
   123cc:	ldr	r0, [sp, #16]
   123d0:	cmp	r0, #2
   123d4:	beq	12408 <close@plt+0x1388>
   123d8:	b	123dc <close@plt+0x135c>
   123dc:	ldr	r0, [sp, #16]
   123e0:	cmp	r0, #3
   123e4:	beq	12460 <close@plt+0x13e0>
   123e8:	b	124f4 <close@plt+0x1474>
   123ec:	movw	r0, #53601	; 0xd161
   123f0:	movt	r0, #2
   123f4:	ldrb	r0, [r0]
   123f8:	tst	r0, #1
   123fc:	bne	12404 <close@plt+0x1384>
   12400:	b	12514 <close@plt+0x1494>
   12404:	b	124f4 <close@plt+0x1474>
   12408:	movw	r0, #53602	; 0xd162
   1240c:	movt	r0, #2
   12410:	ldrb	r0, [r0]
   12414:	tst	r0, #1
   12418:	bne	12420 <close@plt+0x13a0>
   1241c:	b	12514 <close@plt+0x1494>
   12420:	movw	r0, #53601	; 0xd161
   12424:	movt	r0, #2
   12428:	ldrb	r0, [r0]
   1242c:	tst	r0, #1
   12430:	beq	1245c <close@plt+0x13dc>
   12434:	movw	r0, #53484	; 0xd0ec
   12438:	movt	r0, #2
   1243c:	ldr	r0, [r0]
   12440:	movw	r1, #53616	; 0xd170
   12444:	movt	r1, #2
   12448:	ldr	r2, [r1]
   1244c:	ldr	r3, [fp, #-8]
   12450:	movw	r1, #1
   12454:	bl	10eac <fwrite_unlocked@plt>
   12458:	str	r0, [sp, #12]
   1245c:	b	124f4 <close@plt+0x1474>
   12460:	movw	r0, #53603	; 0xd163
   12464:	movt	r0, #2
   12468:	ldrb	r0, [r0]
   1246c:	tst	r0, #1
   12470:	bne	12478 <close@plt+0x13f8>
   12474:	b	12514 <close@plt+0x1494>
   12478:	movw	r0, #53601	; 0xd161
   1247c:	movt	r0, #2
   12480:	ldrb	r0, [r0]
   12484:	tst	r0, #1
   12488:	beq	124b4 <close@plt+0x1434>
   1248c:	movw	r0, #53484	; 0xd0ec
   12490:	movt	r0, #2
   12494:	ldr	r0, [r0]
   12498:	movw	r1, #53616	; 0xd170
   1249c:	movt	r1, #2
   124a0:	ldr	r2, [r1]
   124a4:	ldr	r3, [fp, #-8]
   124a8:	movw	r1, #1
   124ac:	bl	10eac <fwrite_unlocked@plt>
   124b0:	str	r0, [sp, #8]
   124b4:	movw	r0, #53602	; 0xd162
   124b8:	movt	r0, #2
   124bc:	ldrb	r0, [r0]
   124c0:	tst	r0, #1
   124c4:	beq	124f0 <close@plt+0x1470>
   124c8:	movw	r0, #53484	; 0xd0ec
   124cc:	movt	r0, #2
   124d0:	ldr	r0, [r0]
   124d4:	movw	r1, #53616	; 0xd170
   124d8:	movt	r1, #2
   124dc:	ldr	r2, [r1]
   124e0:	ldr	r3, [fp, #-8]
   124e4:	movw	r1, #1
   124e8:	bl	10eac <fwrite_unlocked@plt>
   124ec:	str	r0, [sp, #4]
   124f0:	b	124f4 <close@plt+0x1474>
   124f4:	ldr	r0, [fp, #-4]
   124f8:	ldr	r0, [r0, #8]
   124fc:	ldr	r1, [fp, #-4]
   12500:	ldr	r2, [r1, #4]
   12504:	ldr	r3, [fp, #-8]
   12508:	movw	r1, #1
   1250c:	bl	10eac <fwrite_unlocked@plt>
   12510:	str	r0, [sp]
   12514:	mov	sp, fp
   12518:	pop	{fp, pc}
   1251c:	push	{fp, lr}
   12520:	mov	fp, sp
   12524:	sub	sp, sp, #24
   12528:	str	r0, [fp, #-4]
   1252c:	str	r1, [fp, #-8]
   12530:	str	r2, [sp, #12]
   12534:	movw	r0, #53608	; 0xd168
   12538:	movt	r0, #2
   1253c:	ldr	r0, [r0]
   12540:	cmp	r0, #2
   12544:	beq	12690 <close@plt+0x1610>
   12548:	movw	r0, #53608	; 0xd168
   1254c:	movt	r0, #2
   12550:	ldr	r0, [r0]
   12554:	cmp	r0, #1
   12558:	beq	12570 <close@plt+0x14f0>
   1255c:	movw	r0, #53604	; 0xd164
   12560:	movt	r0, #2
   12564:	ldrb	r0, [r0]
   12568:	tst	r0, #1
   1256c:	beq	12690 <close@plt+0x1610>
   12570:	ldr	r0, [sp, #12]
   12574:	sub	r0, r0, #1
   12578:	movw	r1, #53605	; 0xd165
   1257c:	movt	r1, #2
   12580:	add	r0, r1, r0
   12584:	ldrb	r0, [r0]
   12588:	tst	r0, #1
   1258c:	bne	1268c <close@plt+0x160c>
   12590:	movw	r0, #53600	; 0xd160
   12594:	movt	r0, #2
   12598:	ldrb	r0, [r0]
   1259c:	tst	r0, #1
   125a0:	beq	125d8 <close@plt+0x1558>
   125a4:	ldr	r0, [fp, #-4]
   125a8:	ldr	r0, [r0, #8]
   125ac:	ldr	r1, [fp, #-4]
   125b0:	ldr	r1, [r1, #4]
   125b4:	sub	r1, r1, #1
   125b8:	ldr	r2, [fp, #-8]
   125bc:	ldr	r2, [r2, #8]
   125c0:	ldr	r3, [fp, #-8]
   125c4:	ldr	r3, [r3, #4]
   125c8:	sub	r3, r3, #1
   125cc:	bl	19194 <close@plt+0x8114>
   125d0:	str	r0, [sp, #8]
   125d4:	b	12608 <close@plt+0x1588>
   125d8:	ldr	r0, [fp, #-4]
   125dc:	ldr	r0, [r0, #8]
   125e0:	ldr	r1, [fp, #-4]
   125e4:	ldr	r1, [r1, #4]
   125e8:	sub	r1, r1, #1
   125ec:	ldr	r2, [fp, #-8]
   125f0:	ldr	r2, [r2, #8]
   125f4:	ldr	r3, [fp, #-8]
   125f8:	ldr	r3, [r3, #4]
   125fc:	sub	r3, r3, #1
   12600:	bl	1307c <close@plt+0x1ffc>
   12604:	str	r0, [sp, #8]
   12608:	ldr	r0, [sp, #8]
   1260c:	movw	r1, #0
   12610:	cmp	r1, r0
   12614:	bge	12688 <close@plt+0x1608>
   12618:	movw	r0, #53608	; 0xd168
   1261c:	movt	r0, #2
   12620:	ldr	r0, [r0]
   12624:	cmp	r0, #1
   12628:	movw	r0, #0
   1262c:	moveq	r0, #1
   12630:	tst	r0, #1
   12634:	movw	r0, #1
   12638:	moveq	r0, #0
   1263c:	movw	r1, #50261	; 0xc455
   12640:	movt	r1, #1
   12644:	str	r0, [sp, #4]
   12648:	mov	r0, r1
   1264c:	bl	10f9c <gettext@plt>
   12650:	ldr	r3, [sp, #12]
   12654:	ldr	r1, [sp, #4]
   12658:	str	r0, [sp]
   1265c:	mov	r0, r1
   12660:	movw	r1, #0
   12664:	ldr	r2, [sp]
   12668:	bl	10f30 <error@plt>
   1266c:	ldr	r0, [sp, #12]
   12670:	sub	r0, r0, #1
   12674:	movw	r1, #53605	; 0xd165
   12678:	movt	r1, #2
   1267c:	add	r0, r1, r0
   12680:	movw	r1, #1
   12684:	strb	r1, [r0]
   12688:	b	1268c <close@plt+0x160c>
   1268c:	b	12690 <close@plt+0x1610>
   12690:	mov	sp, fp
   12694:	pop	{fp, pc}
   12698:	sub	sp, sp, #4
   1269c:	str	r0, [sp]
   126a0:	ldr	r0, [sp]
   126a4:	movw	r1, #53620	; 0xd174
   126a8:	movt	r1, #2
   126ac:	str	r0, [r1]
   126b0:	add	sp, sp, #4
   126b4:	bx	lr
   126b8:	sub	sp, sp, #4
   126bc:	and	r0, r0, #1
   126c0:	strb	r0, [sp, #3]
   126c4:	ldrb	r0, [sp, #3]
   126c8:	and	r0, r0, #1
   126cc:	movw	r1, #53624	; 0xd178
   126d0:	movt	r1, #2
   126d4:	strb	r0, [r1]
   126d8:	add	sp, sp, #4
   126dc:	bx	lr
   126e0:	push	{fp, lr}
   126e4:	mov	fp, sp
   126e8:	sub	sp, sp, #24
   126ec:	movw	r0, #53588	; 0xd154
   126f0:	movt	r0, #2
   126f4:	ldr	r0, [r0]
   126f8:	bl	195e0 <close@plt+0x8560>
   126fc:	cmp	r0, #0
   12700:	beq	127d0 <close@plt+0x1750>
   12704:	movw	r0, #53624	; 0xd178
   12708:	movt	r0, #2
   1270c:	ldrb	r0, [r0]
   12710:	tst	r0, #1
   12714:	beq	12728 <close@plt+0x16a8>
   12718:	bl	10fc0 <__errno_location@plt>
   1271c:	ldr	r0, [r0]
   12720:	cmp	r0, #32
   12724:	beq	127d0 <close@plt+0x1750>
   12728:	movw	r0, #50491	; 0xc53b
   1272c:	movt	r0, #1
   12730:	bl	10f9c <gettext@plt>
   12734:	str	r0, [fp, #-4]
   12738:	movw	r0, #53620	; 0xd174
   1273c:	movt	r0, #2
   12740:	ldr	r0, [r0]
   12744:	movw	lr, #0
   12748:	cmp	r0, lr
   1274c:	beq	127a4 <close@plt+0x1724>
   12750:	bl	10fc0 <__errno_location@plt>
   12754:	ldr	r1, [r0]
   12758:	movw	r0, #53620	; 0xd174
   1275c:	movt	r0, #2
   12760:	ldr	r0, [r0]
   12764:	str	r1, [fp, #-8]
   12768:	bl	154fc <close@plt+0x447c>
   1276c:	ldr	r1, [fp, #-4]
   12770:	movw	lr, #0
   12774:	str	r0, [sp, #12]
   12778:	mov	r0, lr
   1277c:	ldr	lr, [fp, #-8]
   12780:	str	r1, [sp, #8]
   12784:	mov	r1, lr
   12788:	movw	r2, #50503	; 0xc547
   1278c:	movt	r2, #1
   12790:	ldr	r3, [sp, #12]
   12794:	ldr	ip, [sp, #8]
   12798:	str	ip, [sp]
   1279c:	bl	10f30 <error@plt>
   127a0:	b	127c0 <close@plt+0x1740>
   127a4:	bl	10fc0 <__errno_location@plt>
   127a8:	ldr	r1, [r0]
   127ac:	ldr	r3, [fp, #-4]
   127b0:	movw	r0, #0
   127b4:	movw	r2, #50507	; 0xc54b
   127b8:	movt	r2, #1
   127bc:	bl	10f30 <error@plt>
   127c0:	movw	r0, #53492	; 0xd0f4
   127c4:	movt	r0, #2
   127c8:	ldr	r0, [r0]
   127cc:	bl	10e88 <_exit@plt>
   127d0:	movw	r0, #53576	; 0xd148
   127d4:	movt	r0, #2
   127d8:	ldr	r0, [r0]
   127dc:	bl	195e0 <close@plt+0x8560>
   127e0:	cmp	r0, #0
   127e4:	beq	127f8 <close@plt+0x1778>
   127e8:	movw	r0, #53492	; 0xd0f4
   127ec:	movt	r0, #2
   127f0:	ldr	r0, [r0]
   127f4:	bl	10e88 <_exit@plt>
   127f8:	mov	sp, fp
   127fc:	pop	{fp, pc}
   12800:	push	{r4, r5, fp, lr}
   12804:	add	fp, sp, #8
   12808:	sub	sp, sp, #48	; 0x30
   1280c:	ldr	r1, [fp, #12]
   12810:	ldr	ip, [fp, #8]
   12814:	ldr	lr, [fp, #16]
   12818:	str	r0, [fp, #-12]
   1281c:	str	r3, [fp, #-20]	; 0xffffffec
   12820:	str	r2, [fp, #-24]	; 0xffffffe8
   12824:	str	r1, [sp, #28]
   12828:	str	ip, [sp, #24]
   1282c:	ldr	r0, [fp, #-12]
   12830:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12834:	ldr	r3, [fp, #-20]	; 0xffffffec
   12838:	ldr	r1, [sp, #24]
   1283c:	ldr	ip, [sp, #28]
   12840:	ldr	r4, [fp, #16]
   12844:	mov	r5, sp
   12848:	str	r4, [r5, #8]
   1284c:	str	ip, [r5, #4]
   12850:	str	r1, [r5]
   12854:	str	lr, [sp, #20]
   12858:	bl	10e58 <posix_fadvise64@plt>
   1285c:	str	r0, [sp, #16]
   12860:	sub	sp, fp, #8
   12864:	pop	{r4, r5, fp, pc}
   12868:	push	{fp, lr}
   1286c:	mov	fp, sp
   12870:	sub	sp, sp, #24
   12874:	str	r0, [fp, #-4]
   12878:	str	r1, [fp, #-8]
   1287c:	ldr	r0, [fp, #-4]
   12880:	movw	r1, #0
   12884:	cmp	r0, r1
   12888:	beq	128b8 <close@plt+0x1838>
   1288c:	ldr	r0, [fp, #-4]
   12890:	bl	10fe4 <fileno@plt>
   12894:	ldr	lr, [fp, #-8]
   12898:	mov	r1, sp
   1289c:	str	lr, [r1, #8]
   128a0:	mov	lr, #0
   128a4:	str	lr, [r1, #4]
   128a8:	str	lr, [r1]
   128ac:	mov	r2, lr
   128b0:	mov	r3, lr
   128b4:	bl	12800 <close@plt+0x1780>
   128b8:	mov	sp, fp
   128bc:	pop	{fp, pc}
   128c0:	push	{fp, lr}
   128c4:	mov	fp, sp
   128c8:	sub	sp, sp, #32
   128cc:	str	r0, [fp, #-8]
   128d0:	movw	r0, #0
   128d4:	str	r0, [fp, #-12]
   128d8:	str	r0, [sp, #12]
   128dc:	ldr	r0, [fp, #-8]
   128e0:	bl	10fe4 <fileno@plt>
   128e4:	str	r0, [sp, #16]
   128e8:	ldr	r0, [sp, #16]
   128ec:	cmp	r0, #0
   128f0:	bge	12904 <close@plt+0x1884>
   128f4:	ldr	r0, [fp, #-8]
   128f8:	bl	10ff0 <fclose@plt>
   128fc:	str	r0, [fp, #-4]
   12900:	b	129a0 <close@plt+0x1920>
   12904:	ldr	r0, [fp, #-8]
   12908:	bl	10f60 <__freading@plt>
   1290c:	cmp	r0, #0
   12910:	beq	12948 <close@plt+0x18c8>
   12914:	ldr	r0, [fp, #-8]
   12918:	bl	10fe4 <fileno@plt>
   1291c:	mov	lr, sp
   12920:	mov	r1, #1
   12924:	str	r1, [lr]
   12928:	mov	r1, #0
   1292c:	mov	r2, r1
   12930:	mov	r3, r1
   12934:	bl	10ef4 <lseek64@plt>
   12938:	and	r0, r0, r1
   1293c:	cmn	r0, #1
   12940:	beq	12964 <close@plt+0x18e4>
   12944:	b	12948 <close@plt+0x18c8>
   12948:	ldr	r0, [fp, #-8]
   1294c:	bl	129ac <close@plt+0x192c>
   12950:	cmp	r0, #0
   12954:	beq	12964 <close@plt+0x18e4>
   12958:	bl	10fc0 <__errno_location@plt>
   1295c:	ldr	r0, [r0]
   12960:	str	r0, [fp, #-12]
   12964:	ldr	r0, [fp, #-8]
   12968:	bl	10ff0 <fclose@plt>
   1296c:	str	r0, [sp, #12]
   12970:	ldr	r0, [fp, #-12]
   12974:	cmp	r0, #0
   12978:	beq	12998 <close@plt+0x1918>
   1297c:	ldr	r0, [fp, #-12]
   12980:	str	r0, [sp, #8]
   12984:	bl	10fc0 <__errno_location@plt>
   12988:	ldr	lr, [sp, #8]
   1298c:	str	lr, [r0]
   12990:	mvn	r0, #0
   12994:	str	r0, [sp, #12]
   12998:	ldr	r0, [sp, #12]
   1299c:	str	r0, [fp, #-4]
   129a0:	ldr	r0, [fp, #-4]
   129a4:	mov	sp, fp
   129a8:	pop	{fp, pc}
   129ac:	push	{fp, lr}
   129b0:	mov	fp, sp
   129b4:	sub	sp, sp, #8
   129b8:	str	r0, [sp]
   129bc:	ldr	r0, [sp]
   129c0:	movw	r1, #0
   129c4:	cmp	r0, r1
   129c8:	beq	129dc <close@plt+0x195c>
   129cc:	ldr	r0, [sp]
   129d0:	bl	10f60 <__freading@plt>
   129d4:	cmp	r0, #0
   129d8:	bne	129ec <close@plt+0x196c>
   129dc:	ldr	r0, [sp]
   129e0:	bl	10e70 <fflush@plt>
   129e4:	str	r0, [sp, #4]
   129e8:	b	12a00 <close@plt+0x1980>
   129ec:	ldr	r0, [sp]
   129f0:	bl	12a0c <close@plt+0x198c>
   129f4:	ldr	r0, [sp]
   129f8:	bl	10e70 <fflush@plt>
   129fc:	str	r0, [sp, #4]
   12a00:	ldr	r0, [sp, #4]
   12a04:	mov	sp, fp
   12a08:	pop	{fp, pc}
   12a0c:	push	{fp, lr}
   12a10:	mov	fp, sp
   12a14:	sub	sp, sp, #16
   12a18:	str	r0, [fp, #-4]
   12a1c:	ldr	r0, [fp, #-4]
   12a20:	ldr	r0, [r0]
   12a24:	and	r0, r0, #256	; 0x100
   12a28:	cmp	r0, #0
   12a2c:	beq	12a54 <close@plt+0x19d4>
   12a30:	ldr	r0, [fp, #-4]
   12a34:	mov	r1, sp
   12a38:	mov	r2, #1
   12a3c:	str	r2, [r1]
   12a40:	mov	r1, #0
   12a44:	mov	r2, r1
   12a48:	mov	r3, r1
   12a4c:	bl	12b88 <close@plt+0x1b08>
   12a50:	str	r0, [sp, #8]
   12a54:	mov	sp, fp
   12a58:	pop	{fp, pc}
   12a5c:	push	{fp, lr}
   12a60:	mov	fp, sp
   12a64:	sub	sp, sp, #48	; 0x30
   12a68:	str	r0, [fp, #-8]
   12a6c:	str	r1, [fp, #-12]
   12a70:	ldr	r0, [fp, #-8]
   12a74:	ldr	r1, [fp, #-12]
   12a78:	bl	11038 <fopen64@plt>
   12a7c:	str	r0, [fp, #-16]
   12a80:	ldr	r0, [fp, #-16]
   12a84:	movw	r1, #0
   12a88:	cmp	r0, r1
   12a8c:	beq	12b74 <close@plt+0x1af4>
   12a90:	ldr	r0, [fp, #-16]
   12a94:	bl	10fe4 <fileno@plt>
   12a98:	str	r0, [fp, #-20]	; 0xffffffec
   12a9c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12aa0:	movw	lr, #0
   12aa4:	cmp	lr, r0
   12aa8:	bgt	12b70 <close@plt+0x1af0>
   12aac:	ldr	r0, [fp, #-20]	; 0xffffffec
   12ab0:	cmp	r0, #2
   12ab4:	bgt	12b70 <close@plt+0x1af0>
   12ab8:	ldr	r0, [fp, #-20]	; 0xffffffec
   12abc:	bl	15a2c <close@plt+0x49ac>
   12ac0:	str	r0, [sp, #24]
   12ac4:	ldr	r0, [sp, #24]
   12ac8:	cmp	r0, #0
   12acc:	bge	12b08 <close@plt+0x1a88>
   12ad0:	bl	10fc0 <__errno_location@plt>
   12ad4:	ldr	r0, [r0]
   12ad8:	str	r0, [sp, #20]
   12adc:	ldr	r0, [fp, #-16]
   12ae0:	bl	128c0 <close@plt+0x1840>
   12ae4:	ldr	lr, [sp, #20]
   12ae8:	str	r0, [sp, #12]
   12aec:	str	lr, [sp, #8]
   12af0:	bl	10fc0 <__errno_location@plt>
   12af4:	ldr	lr, [sp, #8]
   12af8:	str	lr, [r0]
   12afc:	movw	r0, #0
   12b00:	str	r0, [fp, #-4]
   12b04:	b	12b7c <close@plt+0x1afc>
   12b08:	ldr	r0, [fp, #-16]
   12b0c:	bl	128c0 <close@plt+0x1840>
   12b10:	cmp	r0, #0
   12b14:	bne	12b34 <close@plt+0x1ab4>
   12b18:	ldr	r0, [sp, #24]
   12b1c:	ldr	r1, [fp, #-12]
   12b20:	bl	10e1c <fdopen@plt>
   12b24:	str	r0, [fp, #-16]
   12b28:	movw	r1, #0
   12b2c:	cmp	r0, r1
   12b30:	bne	12b6c <close@plt+0x1aec>
   12b34:	bl	10fc0 <__errno_location@plt>
   12b38:	ldr	r0, [r0]
   12b3c:	str	r0, [sp, #16]
   12b40:	ldr	r0, [sp, #24]
   12b44:	bl	11080 <close@plt>
   12b48:	ldr	lr, [sp, #16]
   12b4c:	str	r0, [sp, #4]
   12b50:	str	lr, [sp]
   12b54:	bl	10fc0 <__errno_location@plt>
   12b58:	ldr	lr, [sp]
   12b5c:	str	lr, [r0]
   12b60:	movw	r0, #0
   12b64:	str	r0, [fp, #-4]
   12b68:	b	12b7c <close@plt+0x1afc>
   12b6c:	b	12b70 <close@plt+0x1af0>
   12b70:	b	12b74 <close@plt+0x1af4>
   12b74:	ldr	r0, [fp, #-16]
   12b78:	str	r0, [fp, #-4]
   12b7c:	ldr	r0, [fp, #-4]
   12b80:	mov	sp, fp
   12b84:	pop	{fp, pc}
   12b88:	push	{fp, lr}
   12b8c:	mov	fp, sp
   12b90:	sub	sp, sp, #32
   12b94:	ldr	r1, [fp, #8]
   12b98:	str	r0, [fp, #-8]
   12b9c:	str	r3, [sp, #20]
   12ba0:	str	r2, [sp, #16]
   12ba4:	ldr	r0, [fp, #-8]
   12ba8:	ldr	r0, [r0, #8]
   12bac:	ldr	r2, [fp, #-8]
   12bb0:	ldr	r2, [r2, #4]
   12bb4:	cmp	r0, r2
   12bb8:	str	r1, [sp, #4]
   12bbc:	bne	12c68 <close@plt+0x1be8>
   12bc0:	ldr	r0, [fp, #-8]
   12bc4:	ldr	r0, [r0, #20]
   12bc8:	ldr	r1, [fp, #-8]
   12bcc:	ldr	r1, [r1, #16]
   12bd0:	cmp	r0, r1
   12bd4:	bne	12c68 <close@plt+0x1be8>
   12bd8:	ldr	r0, [fp, #-8]
   12bdc:	ldr	r0, [r0, #36]	; 0x24
   12be0:	movw	r1, #0
   12be4:	cmp	r0, r1
   12be8:	bne	12c68 <close@plt+0x1be8>
   12bec:	ldr	r0, [fp, #-8]
   12bf0:	bl	10fe4 <fileno@plt>
   12bf4:	ldr	r2, [sp, #16]
   12bf8:	ldr	r3, [sp, #20]
   12bfc:	ldr	lr, [fp, #8]
   12c00:	mov	r1, sp
   12c04:	str	lr, [r1]
   12c08:	bl	10ef4 <lseek64@plt>
   12c0c:	str	r1, [sp, #12]
   12c10:	str	r0, [sp, #8]
   12c14:	ldr	r0, [sp, #8]
   12c18:	ldr	r1, [sp, #12]
   12c1c:	and	r0, r0, r1
   12c20:	cmn	r0, #1
   12c24:	bne	12c38 <close@plt+0x1bb8>
   12c28:	b	12c2c <close@plt+0x1bac>
   12c2c:	mvn	r0, #0
   12c30:	str	r0, [fp, #-4]
   12c34:	b	12c88 <close@plt+0x1c08>
   12c38:	ldr	r0, [fp, #-8]
   12c3c:	ldr	r1, [r0]
   12c40:	bic	r1, r1, #16
   12c44:	str	r1, [r0]
   12c48:	ldr	r0, [sp, #8]
   12c4c:	ldr	r1, [sp, #12]
   12c50:	ldr	r2, [fp, #-8]
   12c54:	str	r1, [r2, #84]	; 0x54
   12c58:	str	r0, [r2, #80]	; 0x50
   12c5c:	movw	r0, #0
   12c60:	str	r0, [fp, #-4]
   12c64:	b	12c88 <close@plt+0x1c08>
   12c68:	ldr	r0, [fp, #-8]
   12c6c:	ldr	r2, [sp, #16]
   12c70:	ldr	r3, [sp, #20]
   12c74:	ldr	r1, [fp, #8]
   12c78:	mov	ip, sp
   12c7c:	str	r1, [ip]
   12c80:	bl	10ffc <fseeko64@plt>
   12c84:	str	r0, [fp, #-4]
   12c88:	ldr	r0, [fp, #-4]
   12c8c:	mov	sp, fp
   12c90:	pop	{fp, pc}
   12c94:	push	{r4, r5, fp, lr}
   12c98:	add	fp, sp, #8
   12c9c:	sub	sp, sp, #272	; 0x110
   12ca0:	add	r1, sp, #7
   12ca4:	str	r0, [fp, #-16]
   12ca8:	ldr	r0, [fp, #-16]
   12cac:	movw	r2, #257	; 0x101
   12cb0:	bl	158d0 <close@plt+0x4850>
   12cb4:	cmp	r0, #0
   12cb8:	beq	12ccc <close@plt+0x1c4c>
   12cbc:	movw	r0, #0
   12cc0:	and	r0, r0, #1
   12cc4:	strb	r0, [fp, #-9]
   12cc8:	b	12d20 <close@plt+0x1ca0>
   12ccc:	add	r0, sp, #7
   12cd0:	movw	r1, #50510	; 0xc54e
   12cd4:	movt	r1, #1
   12cd8:	bl	10e4c <strcmp@plt>
   12cdc:	cmp	r0, #0
   12ce0:	movw	r0, #1
   12ce4:	str	r0, [sp]
   12ce8:	beq	12d0c <close@plt+0x1c8c>
   12cec:	add	r0, sp, #7
   12cf0:	movw	r1, #50512	; 0xc550
   12cf4:	movt	r1, #1
   12cf8:	bl	10e4c <strcmp@plt>
   12cfc:	cmp	r0, #0
   12d00:	movw	r0, #0
   12d04:	moveq	r0, #1
   12d08:	str	r0, [sp]
   12d0c:	ldr	r0, [sp]
   12d10:	mvn	r1, #0
   12d14:	eor	r0, r0, r1
   12d18:	and	r0, r0, #1
   12d1c:	strb	r0, [fp, #-9]
   12d20:	ldrb	r0, [fp, #-9]
   12d24:	and	r0, r0, #1
   12d28:	sub	sp, fp, #8
   12d2c:	pop	{r4, r5, fp, pc}
   12d30:	push	{fp, lr}
   12d34:	mov	fp, sp
   12d38:	sub	sp, sp, #32
   12d3c:	str	r0, [fp, #-8]
   12d40:	str	r1, [fp, #-4]
   12d44:	str	r2, [fp, #-12]
   12d48:	ldr	r0, [fp, #-12]
   12d4c:	add	r0, r0, #20
   12d50:	str	r0, [sp, #16]
   12d54:	ldr	r0, [sp, #16]
   12d58:	mov	r1, #0
   12d5c:	strb	r1, [r0]
   12d60:	mov	r0, #1
   12d64:	cmp	r0, #0
   12d68:	bne	12df8 <close@plt+0x1d78>
   12d6c:	b	12d70 <close@plt+0x1cf0>
   12d70:	b	12d74 <close@plt+0x1cf4>
   12d74:	ldr	r0, [fp, #-8]
   12d78:	ldr	r1, [fp, #-4]
   12d7c:	mov	r2, #10
   12d80:	mov	r3, #0
   12d84:	bl	1bafc <close@plt+0xaa7c>
   12d88:	rsb	r2, r2, #48	; 0x30
   12d8c:	ldr	r3, [sp, #16]
   12d90:	mvn	lr, #0
   12d94:	add	ip, r3, lr
   12d98:	str	ip, [sp, #16]
   12d9c:	add	r3, r3, lr
   12da0:	strb	r2, [r3]
   12da4:	str	r0, [sp, #12]
   12da8:	str	r1, [sp, #8]
   12dac:	ldr	r0, [fp, #-8]
   12db0:	ldr	r1, [fp, #-4]
   12db4:	mov	r2, #10
   12db8:	mov	r3, #0
   12dbc:	bl	1bafc <close@plt+0xaa7c>
   12dc0:	str	r1, [fp, #-4]
   12dc4:	str	r0, [fp, #-8]
   12dc8:	orr	r0, r0, r1
   12dcc:	cmp	r0, #0
   12dd0:	bne	12d74 <close@plt+0x1cf4>
   12dd4:	b	12dd8 <close@plt+0x1d58>
   12dd8:	ldr	r0, [sp, #16]
   12ddc:	mvn	r1, #0
   12de0:	add	r2, r0, r1
   12de4:	str	r2, [sp, #16]
   12de8:	add	r0, r0, r1
   12dec:	movw	r1, #45	; 0x2d
   12df0:	strb	r1, [r0]
   12df4:	b	12e64 <close@plt+0x1de4>
   12df8:	b	12dfc <close@plt+0x1d7c>
   12dfc:	ldr	r0, [fp, #-8]
   12e00:	ldr	r1, [fp, #-4]
   12e04:	mov	r2, #10
   12e08:	mov	r3, #0
   12e0c:	bl	1bafc <close@plt+0xaa7c>
   12e10:	orr	r2, r2, #48	; 0x30
   12e14:	ldr	r3, [sp, #16]
   12e18:	mvn	lr, #0
   12e1c:	add	ip, r3, lr
   12e20:	str	ip, [sp, #16]
   12e24:	add	r3, r3, lr
   12e28:	strb	r2, [r3]
   12e2c:	str	r0, [sp, #4]
   12e30:	str	r1, [sp]
   12e34:	ldr	r0, [fp, #-8]
   12e38:	ldr	r1, [fp, #-4]
   12e3c:	mov	r2, #10
   12e40:	mov	r3, #0
   12e44:	bl	1bafc <close@plt+0xaa7c>
   12e48:	str	r1, [fp, #-4]
   12e4c:	str	r0, [fp, #-8]
   12e50:	orr	r0, r0, r1
   12e54:	cmp	r0, #0
   12e58:	bne	12dfc <close@plt+0x1d7c>
   12e5c:	b	12e60 <close@plt+0x1de0>
   12e60:	b	12e64 <close@plt+0x1de4>
   12e64:	ldr	r0, [sp, #16]
   12e68:	mov	sp, fp
   12e6c:	pop	{fp, pc}
   12e70:	push	{fp, lr}
   12e74:	mov	fp, sp
   12e78:	sub	sp, sp, #8
   12e7c:	str	r0, [sp, #4]
   12e80:	ldr	r0, [sp, #4]
   12e84:	movw	r1, #0
   12e88:	and	r1, r1, #255	; 0xff
   12e8c:	movw	r2, #12
   12e90:	bl	10fd8 <memset@plt>
   12e94:	mov	sp, fp
   12e98:	pop	{fp, pc}
   12e9c:	push	{fp, lr}
   12ea0:	mov	fp, sp
   12ea4:	sub	sp, sp, #8
   12ea8:	str	r0, [sp, #4]
   12eac:	str	r1, [sp]
   12eb0:	ldr	r0, [sp, #4]
   12eb4:	ldr	r1, [sp]
   12eb8:	movw	r2, #10
   12ebc:	and	r2, r2, #255	; 0xff
   12ec0:	bl	12ecc <close@plt+0x1e4c>
   12ec4:	mov	sp, fp
   12ec8:	pop	{fp, pc}
   12ecc:	push	{fp, lr}
   12ed0:	mov	fp, sp
   12ed4:	sub	sp, sp, #48	; 0x30
   12ed8:	str	r0, [fp, #-8]
   12edc:	str	r1, [fp, #-12]
   12ee0:	strb	r2, [fp, #-13]
   12ee4:	ldr	r0, [fp, #-8]
   12ee8:	ldr	r0, [r0, #8]
   12eec:	str	r0, [sp, #24]
   12ef0:	ldr	r0, [fp, #-8]
   12ef4:	ldr	r0, [r0, #8]
   12ef8:	str	r0, [sp, #20]
   12efc:	ldr	r0, [sp, #24]
   12f00:	ldr	r1, [fp, #-8]
   12f04:	ldr	r1, [r1]
   12f08:	add	r0, r0, r1
   12f0c:	str	r0, [sp, #16]
   12f10:	ldr	r0, [fp, #-12]
   12f14:	bl	11074 <feof_unlocked@plt>
   12f18:	cmp	r0, #0
   12f1c:	beq	12f2c <close@plt+0x1eac>
   12f20:	movw	r0, #0
   12f24:	str	r0, [fp, #-4]
   12f28:	b	1304c <close@plt+0x1fcc>
   12f2c:	b	12f30 <close@plt+0x1eb0>
   12f30:	ldr	r0, [fp, #-12]
   12f34:	bl	10ec4 <getc_unlocked@plt>
   12f38:	str	r0, [fp, #-20]	; 0xffffffec
   12f3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12f40:	cmn	r0, #1
   12f44:	bne	12f9c <close@plt+0x1f1c>
   12f48:	ldr	r0, [sp, #20]
   12f4c:	ldr	r1, [sp, #24]
   12f50:	cmp	r0, r1
   12f54:	beq	12f68 <close@plt+0x1ee8>
   12f58:	ldr	r0, [fp, #-12]
   12f5c:	bl	10f18 <ferror_unlocked@plt>
   12f60:	cmp	r0, #0
   12f64:	beq	12f74 <close@plt+0x1ef4>
   12f68:	movw	r0, #0
   12f6c:	str	r0, [fp, #-4]
   12f70:	b	1304c <close@plt+0x1fcc>
   12f74:	ldr	r0, [sp, #20]
   12f78:	mvn	r1, #0
   12f7c:	add	r0, r0, r1
   12f80:	ldrb	r0, [r0]
   12f84:	ldrb	r1, [fp, #-13]
   12f88:	cmp	r0, r1
   12f8c:	bne	12f94 <close@plt+0x1f14>
   12f90:	b	13030 <close@plt+0x1fb0>
   12f94:	ldrb	r0, [fp, #-13]
   12f98:	str	r0, [fp, #-20]	; 0xffffffec
   12f9c:	ldr	r0, [sp, #20]
   12fa0:	ldr	r1, [sp, #16]
   12fa4:	cmp	r0, r1
   12fa8:	bne	1300c <close@plt+0x1f8c>
   12fac:	ldr	r0, [fp, #-8]
   12fb0:	ldr	r0, [r0]
   12fb4:	str	r0, [sp, #12]
   12fb8:	ldr	r0, [sp, #24]
   12fbc:	ldr	r1, [fp, #-8]
   12fc0:	movw	r2, #1
   12fc4:	str	r2, [sp, #8]
   12fc8:	mvn	r3, #0
   12fcc:	ldr	ip, [sp, #8]
   12fd0:	str	ip, [sp]
   12fd4:	bl	1661c <close@plt+0x559c>
   12fd8:	str	r0, [sp, #24]
   12fdc:	ldr	r0, [sp, #24]
   12fe0:	ldr	r1, [sp, #12]
   12fe4:	add	r0, r0, r1
   12fe8:	str	r0, [sp, #20]
   12fec:	ldr	r0, [sp, #24]
   12ff0:	ldr	r1, [fp, #-8]
   12ff4:	str	r0, [r1, #8]
   12ff8:	ldr	r0, [sp, #24]
   12ffc:	ldr	r1, [fp, #-8]
   13000:	ldr	r1, [r1]
   13004:	add	r0, r0, r1
   13008:	str	r0, [sp, #16]
   1300c:	ldr	r0, [fp, #-20]	; 0xffffffec
   13010:	ldr	r1, [sp, #20]
   13014:	add	r2, r1, #1
   13018:	str	r2, [sp, #20]
   1301c:	strb	r0, [r1]
   13020:	ldr	r0, [fp, #-20]	; 0xffffffec
   13024:	ldrb	r1, [fp, #-13]
   13028:	cmp	r0, r1
   1302c:	bne	12f30 <close@plt+0x1eb0>
   13030:	ldr	r0, [sp, #20]
   13034:	ldr	r1, [sp, #24]
   13038:	sub	r0, r0, r1
   1303c:	ldr	r1, [fp, #-8]
   13040:	str	r0, [r1, #4]
   13044:	ldr	r0, [fp, #-8]
   13048:	str	r0, [fp, #-4]
   1304c:	ldr	r0, [fp, #-4]
   13050:	mov	sp, fp
   13054:	pop	{fp, pc}
   13058:	push	{fp, lr}
   1305c:	mov	fp, sp
   13060:	sub	sp, sp, #8
   13064:	str	r0, [sp, #4]
   13068:	ldr	r0, [sp, #4]
   1306c:	ldr	r0, [r0, #8]
   13070:	bl	19a90 <close@plt+0x8a10>
   13074:	mov	sp, fp
   13078:	pop	{fp, pc}
   1307c:	push	{fp, lr}
   13080:	mov	fp, sp
   13084:	sub	sp, sp, #40	; 0x28
   13088:	str	r0, [fp, #-4]
   1308c:	str	r1, [fp, #-8]
   13090:	str	r2, [fp, #-12]
   13094:	str	r3, [fp, #-16]
   13098:	ldr	r0, [fp, #-4]
   1309c:	ldr	r1, [fp, #-12]
   130a0:	ldr	r2, [fp, #-8]
   130a4:	ldr	r3, [fp, #-16]
   130a8:	cmp	r2, r3
   130ac:	str	r0, [sp, #16]
   130b0:	str	r1, [sp, #12]
   130b4:	bhi	130c4 <close@plt+0x2044>
   130b8:	ldr	r0, [fp, #-8]
   130bc:	str	r0, [sp, #8]
   130c0:	b	130cc <close@plt+0x204c>
   130c4:	ldr	r0, [fp, #-16]
   130c8:	str	r0, [sp, #8]
   130cc:	ldr	r0, [sp, #8]
   130d0:	ldr	r1, [sp, #16]
   130d4:	str	r0, [sp, #4]
   130d8:	mov	r0, r1
   130dc:	ldr	r1, [sp, #12]
   130e0:	ldr	r2, [sp, #4]
   130e4:	bl	10eb8 <memcmp@plt>
   130e8:	str	r0, [sp, #20]
   130ec:	ldr	r0, [sp, #20]
   130f0:	cmp	r0, #0
   130f4:	bne	13130 <close@plt+0x20b0>
   130f8:	ldr	r0, [fp, #-8]
   130fc:	ldr	r1, [fp, #-16]
   13100:	cmp	r0, r1
   13104:	movw	r0, #0
   13108:	movhi	r0, #1
   1310c:	and	r0, r0, #1
   13110:	ldr	r1, [fp, #-8]
   13114:	ldr	r2, [fp, #-16]
   13118:	cmp	r1, r2
   1311c:	movw	r1, #0
   13120:	movcc	r1, #1
   13124:	and	r1, r1, #1
   13128:	sub	r0, r0, r1
   1312c:	str	r0, [sp, #20]
   13130:	ldr	r0, [sp, #20]
   13134:	mov	sp, fp
   13138:	pop	{fp, pc}
   1313c:	push	{fp, lr}
   13140:	mov	fp, sp
   13144:	sub	sp, sp, #24
   13148:	str	r0, [fp, #-4]
   1314c:	ldr	r0, [fp, #-4]
   13150:	movw	r1, #0
   13154:	cmp	r0, r1
   13158:	bne	1317c <close@plt+0x20fc>
   1315c:	movw	r0, #53576	; 0xd148
   13160:	movt	r0, #2
   13164:	ldr	r1, [r0]
   13168:	movw	r0, #50518	; 0xc556
   1316c:	movt	r0, #1
   13170:	bl	11050 <fputs@plt>
   13174:	str	r0, [sp, #8]
   13178:	bl	11068 <abort@plt>
   1317c:	ldr	r0, [fp, #-4]
   13180:	movw	r1, #47	; 0x2f
   13184:	bl	11020 <strrchr@plt>
   13188:	str	r0, [fp, #-8]
   1318c:	ldr	r0, [fp, #-8]
   13190:	movw	r1, #0
   13194:	cmp	r0, r1
   13198:	beq	131ac <close@plt+0x212c>
   1319c:	ldr	r0, [fp, #-8]
   131a0:	add	r0, r0, #1
   131a4:	str	r0, [sp, #4]
   131a8:	b	131b4 <close@plt+0x2134>
   131ac:	ldr	r0, [fp, #-4]
   131b0:	str	r0, [sp, #4]
   131b4:	ldr	r0, [sp, #4]
   131b8:	str	r0, [sp, #12]
   131bc:	ldr	r0, [sp, #12]
   131c0:	ldr	r1, [fp, #-4]
   131c4:	sub	r0, r0, r1
   131c8:	cmp	r0, #7
   131cc:	blt	13238 <close@plt+0x21b8>
   131d0:	ldr	r0, [sp, #12]
   131d4:	mvn	r1, #6
   131d8:	add	r0, r0, r1
   131dc:	movw	r1, #50574	; 0xc58e
   131e0:	movt	r1, #1
   131e4:	movw	r2, #7
   131e8:	bl	1105c <strncmp@plt>
   131ec:	cmp	r0, #0
   131f0:	bne	13238 <close@plt+0x21b8>
   131f4:	ldr	r0, [sp, #12]
   131f8:	str	r0, [fp, #-4]
   131fc:	ldr	r0, [sp, #12]
   13200:	movw	r1, #50582	; 0xc596
   13204:	movt	r1, #1
   13208:	movw	r2, #3
   1320c:	bl	1105c <strncmp@plt>
   13210:	cmp	r0, #0
   13214:	bne	13234 <close@plt+0x21b4>
   13218:	ldr	r0, [sp, #12]
   1321c:	add	r0, r0, #3
   13220:	str	r0, [fp, #-4]
   13224:	ldr	r0, [fp, #-4]
   13228:	movw	r1, #53560	; 0xd138
   1322c:	movt	r1, #2
   13230:	str	r0, [r1]
   13234:	b	13238 <close@plt+0x21b8>
   13238:	ldr	r0, [fp, #-4]
   1323c:	movw	r1, #53628	; 0xd17c
   13240:	movt	r1, #2
   13244:	str	r0, [r1]
   13248:	ldr	r0, [fp, #-4]
   1324c:	movw	r1, #53564	; 0xd13c
   13250:	movt	r1, #2
   13254:	str	r0, [r1]
   13258:	mov	sp, fp
   1325c:	pop	{fp, pc}
   13260:	push	{fp, lr}
   13264:	mov	fp, sp
   13268:	sub	sp, sp, #24
   1326c:	str	r0, [fp, #-4]
   13270:	bl	10fc0 <__errno_location@plt>
   13274:	ldr	r0, [r0]
   13278:	str	r0, [fp, #-8]
   1327c:	ldr	r0, [fp, #-4]
   13280:	movw	lr, #0
   13284:	cmp	r0, lr
   13288:	beq	13298 <close@plt+0x2218>
   1328c:	ldr	r0, [fp, #-4]
   13290:	str	r0, [sp, #8]
   13294:	b	132a8 <close@plt+0x2228>
   13298:	movw	r0, #53632	; 0xd180
   1329c:	movt	r0, #2
   132a0:	str	r0, [sp, #8]
   132a4:	b	132a8 <close@plt+0x2228>
   132a8:	ldr	r0, [sp, #8]
   132ac:	movw	r1, #48	; 0x30
   132b0:	bl	19044 <close@plt+0x7fc4>
   132b4:	str	r0, [sp, #12]
   132b8:	ldr	r0, [fp, #-8]
   132bc:	str	r0, [sp, #4]
   132c0:	bl	10fc0 <__errno_location@plt>
   132c4:	ldr	r1, [sp, #4]
   132c8:	str	r1, [r0]
   132cc:	ldr	r0, [sp, #12]
   132d0:	mov	sp, fp
   132d4:	pop	{fp, pc}
   132d8:	sub	sp, sp, #8
   132dc:	str	r0, [sp, #4]
   132e0:	ldr	r0, [sp, #4]
   132e4:	movw	r1, #0
   132e8:	cmp	r0, r1
   132ec:	beq	132fc <close@plt+0x227c>
   132f0:	ldr	r0, [sp, #4]
   132f4:	str	r0, [sp]
   132f8:	b	1330c <close@plt+0x228c>
   132fc:	movw	r0, #53632	; 0xd180
   13300:	movt	r0, #2
   13304:	str	r0, [sp]
   13308:	b	1330c <close@plt+0x228c>
   1330c:	ldr	r0, [sp]
   13310:	ldr	r0, [r0]
   13314:	add	sp, sp, #8
   13318:	bx	lr
   1331c:	sub	sp, sp, #16
   13320:	str	r0, [sp, #12]
   13324:	str	r1, [sp, #8]
   13328:	ldr	r0, [sp, #8]
   1332c:	ldr	r1, [sp, #12]
   13330:	movw	r2, #0
   13334:	cmp	r1, r2
   13338:	str	r0, [sp, #4]
   1333c:	beq	1334c <close@plt+0x22cc>
   13340:	ldr	r0, [sp, #12]
   13344:	str	r0, [sp]
   13348:	b	1335c <close@plt+0x22dc>
   1334c:	movw	r0, #53632	; 0xd180
   13350:	movt	r0, #2
   13354:	str	r0, [sp]
   13358:	b	1335c <close@plt+0x22dc>
   1335c:	ldr	r0, [sp]
   13360:	ldr	r1, [sp, #4]
   13364:	str	r1, [r0]
   13368:	add	sp, sp, #16
   1336c:	bx	lr
   13370:	sub	sp, sp, #32
   13374:	str	r0, [sp, #28]
   13378:	strb	r1, [sp, #27]
   1337c:	str	r2, [sp, #20]
   13380:	ldrb	r0, [sp, #27]
   13384:	strb	r0, [sp, #19]
   13388:	ldr	r0, [sp, #28]
   1338c:	movw	r1, #0
   13390:	cmp	r0, r1
   13394:	beq	133a4 <close@plt+0x2324>
   13398:	ldr	r0, [sp, #28]
   1339c:	str	r0, [sp]
   133a0:	b	133b4 <close@plt+0x2334>
   133a4:	movw	r0, #53632	; 0xd180
   133a8:	movt	r0, #2
   133ac:	str	r0, [sp]
   133b0:	b	133b4 <close@plt+0x2334>
   133b4:	ldr	r0, [sp]
   133b8:	add	r0, r0, #8
   133bc:	ldrb	r1, [sp, #19]
   133c0:	lsr	r1, r1, #5
   133c4:	add	r0, r0, r1, lsl #2
   133c8:	str	r0, [sp, #12]
   133cc:	ldrb	r0, [sp, #19]
   133d0:	and	r0, r0, #31
   133d4:	str	r0, [sp, #8]
   133d8:	ldr	r0, [sp, #12]
   133dc:	ldr	r0, [r0]
   133e0:	ldr	r1, [sp, #8]
   133e4:	lsr	r0, r0, r1
   133e8:	and	r0, r0, #1
   133ec:	str	r0, [sp, #4]
   133f0:	ldr	r0, [sp, #20]
   133f4:	and	r0, r0, #1
   133f8:	ldr	r1, [sp, #4]
   133fc:	eor	r0, r0, r1
   13400:	ldr	r1, [sp, #8]
   13404:	lsl	r0, r0, r1
   13408:	ldr	r1, [sp, #12]
   1340c:	ldr	r2, [r1]
   13410:	eor	r0, r2, r0
   13414:	str	r0, [r1]
   13418:	ldr	r0, [sp, #4]
   1341c:	add	sp, sp, #32
   13420:	bx	lr
   13424:	sub	sp, sp, #12
   13428:	str	r0, [sp, #8]
   1342c:	str	r1, [sp, #4]
   13430:	ldr	r0, [sp, #8]
   13434:	movw	r1, #0
   13438:	cmp	r0, r1
   1343c:	bne	1344c <close@plt+0x23cc>
   13440:	movw	r0, #53632	; 0xd180
   13444:	movt	r0, #2
   13448:	str	r0, [sp, #8]
   1344c:	ldr	r0, [sp, #8]
   13450:	ldr	r0, [r0, #4]
   13454:	str	r0, [sp]
   13458:	ldr	r0, [sp, #4]
   1345c:	ldr	r1, [sp, #8]
   13460:	str	r0, [r1, #4]
   13464:	ldr	r0, [sp]
   13468:	add	sp, sp, #12
   1346c:	bx	lr
   13470:	push	{fp, lr}
   13474:	mov	fp, sp
   13478:	sub	sp, sp, #16
   1347c:	str	r0, [fp, #-4]
   13480:	str	r1, [sp, #8]
   13484:	str	r2, [sp, #4]
   13488:	ldr	r0, [fp, #-4]
   1348c:	movw	r1, #0
   13490:	cmp	r0, r1
   13494:	bne	134a4 <close@plt+0x2424>
   13498:	movw	r0, #53632	; 0xd180
   1349c:	movt	r0, #2
   134a0:	str	r0, [fp, #-4]
   134a4:	ldr	r0, [fp, #-4]
   134a8:	movw	r1, #10
   134ac:	str	r1, [r0]
   134b0:	ldr	r0, [sp, #8]
   134b4:	movw	r1, #0
   134b8:	cmp	r0, r1
   134bc:	beq	134d0 <close@plt+0x2450>
   134c0:	ldr	r0, [sp, #4]
   134c4:	movw	r1, #0
   134c8:	cmp	r0, r1
   134cc:	bne	134d4 <close@plt+0x2454>
   134d0:	bl	11068 <abort@plt>
   134d4:	ldr	r0, [sp, #8]
   134d8:	ldr	r1, [fp, #-4]
   134dc:	str	r0, [r1, #40]	; 0x28
   134e0:	ldr	r0, [sp, #4]
   134e4:	ldr	r1, [fp, #-4]
   134e8:	str	r0, [r1, #44]	; 0x2c
   134ec:	mov	sp, fp
   134f0:	pop	{fp, pc}
   134f4:	push	{r4, r5, r6, sl, fp, lr}
   134f8:	add	fp, sp, #16
   134fc:	sub	sp, sp, #64	; 0x40
   13500:	ldr	ip, [fp, #8]
   13504:	str	r0, [fp, #-20]	; 0xffffffec
   13508:	str	r1, [fp, #-24]	; 0xffffffe8
   1350c:	str	r2, [fp, #-28]	; 0xffffffe4
   13510:	str	r3, [fp, #-32]	; 0xffffffe0
   13514:	ldr	r0, [fp, #8]
   13518:	movw	r1, #0
   1351c:	cmp	r0, r1
   13520:	str	ip, [sp, #32]
   13524:	beq	13534 <close@plt+0x24b4>
   13528:	ldr	r0, [fp, #8]
   1352c:	str	r0, [sp, #28]
   13530:	b	13544 <close@plt+0x24c4>
   13534:	movw	r0, #53632	; 0xd180
   13538:	movt	r0, #2
   1353c:	str	r0, [sp, #28]
   13540:	b	13544 <close@plt+0x24c4>
   13544:	ldr	r0, [sp, #28]
   13548:	str	r0, [fp, #-36]	; 0xffffffdc
   1354c:	bl	10fc0 <__errno_location@plt>
   13550:	ldr	r0, [r0]
   13554:	str	r0, [sp, #40]	; 0x28
   13558:	ldr	r0, [fp, #-20]	; 0xffffffec
   1355c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13560:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13564:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13568:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1356c:	ldr	lr, [lr]
   13570:	ldr	ip, [fp, #-36]	; 0xffffffdc
   13574:	ldr	ip, [ip, #4]
   13578:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1357c:	add	r4, r4, #8
   13580:	ldr	r5, [fp, #-36]	; 0xffffffdc
   13584:	ldr	r5, [r5, #40]	; 0x28
   13588:	ldr	r6, [fp, #-36]	; 0xffffffdc
   1358c:	ldr	r6, [r6, #44]	; 0x2c
   13590:	str	lr, [sp]
   13594:	str	ip, [sp, #4]
   13598:	str	r4, [sp, #8]
   1359c:	str	r5, [sp, #12]
   135a0:	str	r6, [sp, #16]
   135a4:	bl	135cc <close@plt+0x254c>
   135a8:	str	r0, [sp, #36]	; 0x24
   135ac:	ldr	r0, [sp, #40]	; 0x28
   135b0:	str	r0, [sp, #24]
   135b4:	bl	10fc0 <__errno_location@plt>
   135b8:	ldr	r1, [sp, #24]
   135bc:	str	r1, [r0]
   135c0:	ldr	r0, [sp, #36]	; 0x24
   135c4:	sub	sp, fp, #16
   135c8:	pop	{r4, r5, r6, sl, fp, pc}
   135cc:	push	{r4, r5, r6, sl, fp, lr}
   135d0:	add	fp, sp, #16
   135d4:	sub	sp, sp, #168	; 0xa8
   135d8:	ldr	ip, [fp, #24]
   135dc:	ldr	lr, [fp, #20]
   135e0:	ldr	r4, [fp, #16]
   135e4:	ldr	r5, [fp, #12]
   135e8:	ldr	r6, [fp, #8]
   135ec:	str	r0, [fp, #-24]	; 0xffffffe8
   135f0:	str	r1, [fp, #-28]	; 0xffffffe4
   135f4:	str	r2, [fp, #-32]	; 0xffffffe0
   135f8:	str	r3, [fp, #-36]	; 0xffffffdc
   135fc:	movw	r0, #0
   13600:	str	r0, [fp, #-44]	; 0xffffffd4
   13604:	str	r0, [fp, #-48]	; 0xffffffd0
   13608:	str	r0, [fp, #-52]	; 0xffffffcc
   1360c:	str	r0, [fp, #-56]	; 0xffffffc8
   13610:	movw	r0, #0
   13614:	strb	r0, [fp, #-57]	; 0xffffffc7
   13618:	str	r6, [sp, #80]	; 0x50
   1361c:	str	lr, [sp, #76]	; 0x4c
   13620:	str	r4, [sp, #72]	; 0x48
   13624:	str	r5, [sp, #68]	; 0x44
   13628:	str	ip, [sp, #64]	; 0x40
   1362c:	bl	10f00 <__ctype_get_mb_cur_max@plt>
   13630:	cmp	r0, #1
   13634:	movw	r0, #0
   13638:	moveq	r0, #1
   1363c:	and	r0, r0, #1
   13640:	strb	r0, [fp, #-58]	; 0xffffffc6
   13644:	ldr	r0, [fp, #12]
   13648:	and	r0, r0, #2
   1364c:	cmp	r0, #0
   13650:	movw	r0, #0
   13654:	movne	r0, #1
   13658:	and	r0, r0, #1
   1365c:	strb	r0, [fp, #-59]	; 0xffffffc5
   13660:	movw	r0, #0
   13664:	strb	r0, [fp, #-60]	; 0xffffffc4
   13668:	strb	r0, [fp, #-61]	; 0xffffffc3
   1366c:	movw	r0, #1
   13670:	strb	r0, [fp, #-62]	; 0xffffffc2
   13674:	ldr	r0, [fp, #8]
   13678:	cmp	r0, #10
   1367c:	str	r0, [sp, #60]	; 0x3c
   13680:	bhi	138a8 <close@plt+0x2828>
   13684:	add	r0, pc, #8
   13688:	ldr	r1, [sp, #60]	; 0x3c
   1368c:	ldr	r0, [r0, r1, lsl #2]
   13690:	mov	pc, r0
   13694:	muleq	r1, ip, r8
   13698:	andeq	r3, r1, r8, lsl r8
   1369c:	andeq	r3, r1, r8, lsr r8
   136a0:	andeq	r3, r1, r0, lsl r8
   136a4:	andeq	r3, r1, r0, lsr #16
   136a8:	ldrdeq	r3, [r1], -r0
   136ac:	andeq	r3, r1, r0, asr #13
   136b0:	andeq	r3, r1, r4, lsr r7
   136b4:	andeq	r3, r1, r8, asr #14
   136b8:	andeq	r3, r1, r8, asr #14
   136bc:	andeq	r3, r1, r8, asr #14
   136c0:	movw	r0, #5
   136c4:	str	r0, [fp, #8]
   136c8:	movw	r0, #1
   136cc:	strb	r0, [fp, #-59]	; 0xffffffc5
   136d0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   136d4:	tst	r0, #1
   136d8:	bne	13714 <close@plt+0x2694>
   136dc:	b	136e0 <close@plt+0x2660>
   136e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   136e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   136e8:	cmp	r0, r1
   136ec:	bcs	13704 <close@plt+0x2684>
   136f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136f4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   136f8:	add	r0, r0, r1
   136fc:	movw	r1, #34	; 0x22
   13700:	strb	r1, [r0]
   13704:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13708:	add	r0, r0, #1
   1370c:	str	r0, [fp, #-44]	; 0xffffffd4
   13710:	b	13714 <close@plt+0x2694>
   13714:	movw	r0, #1
   13718:	strb	r0, [fp, #-57]	; 0xffffffc7
   1371c:	movw	r0, #50662	; 0xc5e6
   13720:	movt	r0, #1
   13724:	str	r0, [fp, #-52]	; 0xffffffcc
   13728:	movw	r0, #1
   1372c:	str	r0, [fp, #-56]	; 0xffffffc8
   13730:	b	138ac <close@plt+0x282c>
   13734:	movw	r0, #1
   13738:	strb	r0, [fp, #-57]	; 0xffffffc7
   1373c:	movw	r0, #0
   13740:	strb	r0, [fp, #-59]	; 0xffffffc5
   13744:	b	138ac <close@plt+0x282c>
   13748:	ldr	r0, [fp, #8]
   1374c:	cmp	r0, #10
   13750:	beq	1377c <close@plt+0x26fc>
   13754:	ldr	r1, [fp, #8]
   13758:	movw	r0, #50664	; 0xc5e8
   1375c:	movt	r0, #1
   13760:	bl	157bc <close@plt+0x473c>
   13764:	str	r0, [fp, #20]
   13768:	ldr	r1, [fp, #8]
   1376c:	movw	r0, #50666	; 0xc5ea
   13770:	movt	r0, #1
   13774:	bl	157bc <close@plt+0x473c>
   13778:	str	r0, [fp, #24]
   1377c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13780:	tst	r0, #1
   13784:	bne	137f0 <close@plt+0x2770>
   13788:	ldr	r0, [fp, #20]
   1378c:	str	r0, [fp, #-52]	; 0xffffffcc
   13790:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13794:	ldrsb	r0, [r0]
   13798:	cmp	r0, #0
   1379c:	beq	137ec <close@plt+0x276c>
   137a0:	b	137a4 <close@plt+0x2724>
   137a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   137a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   137ac:	cmp	r0, r1
   137b0:	bcs	137cc <close@plt+0x274c>
   137b4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   137b8:	ldrb	r0, [r0]
   137bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   137c0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   137c4:	add	r1, r1, r2
   137c8:	strb	r0, [r1]
   137cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   137d0:	add	r0, r0, #1
   137d4:	str	r0, [fp, #-44]	; 0xffffffd4
   137d8:	b	137dc <close@plt+0x275c>
   137dc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   137e0:	add	r0, r0, #1
   137e4:	str	r0, [fp, #-52]	; 0xffffffcc
   137e8:	b	13790 <close@plt+0x2710>
   137ec:	b	137f0 <close@plt+0x2770>
   137f0:	movw	r0, #1
   137f4:	strb	r0, [fp, #-57]	; 0xffffffc7
   137f8:	ldr	r0, [fp, #24]
   137fc:	str	r0, [fp, #-52]	; 0xffffffcc
   13800:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13804:	bl	10fa8 <strlen@plt>
   13808:	str	r0, [fp, #-56]	; 0xffffffc8
   1380c:	b	138ac <close@plt+0x282c>
   13810:	movw	r0, #1
   13814:	strb	r0, [fp, #-57]	; 0xffffffc7
   13818:	movw	r0, #1
   1381c:	strb	r0, [fp, #-59]	; 0xffffffc5
   13820:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13824:	tst	r0, #1
   13828:	bne	13834 <close@plt+0x27b4>
   1382c:	movw	r0, #1
   13830:	strb	r0, [fp, #-57]	; 0xffffffc7
   13834:	b	13838 <close@plt+0x27b8>
   13838:	movw	r0, #2
   1383c:	str	r0, [fp, #8]
   13840:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13844:	tst	r0, #1
   13848:	bne	13884 <close@plt+0x2804>
   1384c:	b	13850 <close@plt+0x27d0>
   13850:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13854:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13858:	cmp	r0, r1
   1385c:	bcs	13874 <close@plt+0x27f4>
   13860:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13864:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13868:	add	r0, r0, r1
   1386c:	movw	r1, #39	; 0x27
   13870:	strb	r1, [r0]
   13874:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13878:	add	r0, r0, #1
   1387c:	str	r0, [fp, #-44]	; 0xffffffd4
   13880:	b	13884 <close@plt+0x2804>
   13884:	movw	r0, #50666	; 0xc5ea
   13888:	movt	r0, #1
   1388c:	str	r0, [fp, #-52]	; 0xffffffcc
   13890:	movw	r0, #1
   13894:	str	r0, [fp, #-56]	; 0xffffffc8
   13898:	b	138ac <close@plt+0x282c>
   1389c:	movw	r0, #0
   138a0:	strb	r0, [fp, #-59]	; 0xffffffc5
   138a4:	b	138ac <close@plt+0x282c>
   138a8:	bl	11068 <abort@plt>
   138ac:	movw	r0, #0
   138b0:	str	r0, [fp, #-40]	; 0xffffffd8
   138b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   138b8:	cmn	r0, #1
   138bc:	bne	138e8 <close@plt+0x2868>
   138c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   138c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   138c8:	add	r0, r0, r1
   138cc:	ldrb	r0, [r0]
   138d0:	cmp	r0, #0
   138d4:	movw	r0, #0
   138d8:	moveq	r0, #1
   138dc:	and	r0, r0, #1
   138e0:	str	r0, [sp, #56]	; 0x38
   138e4:	b	13904 <close@plt+0x2884>
   138e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   138ec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   138f0:	cmp	r0, r1
   138f4:	movw	r0, #0
   138f8:	moveq	r0, #1
   138fc:	and	r0, r0, #1
   13900:	str	r0, [sp, #56]	; 0x38
   13904:	ldr	r0, [sp, #56]	; 0x38
   13908:	cmp	r0, #0
   1390c:	movw	r0, #0
   13910:	movne	r0, #1
   13914:	mvn	r1, #0
   13918:	eor	r0, r0, r1
   1391c:	tst	r0, #1
   13920:	beq	14b10 <close@plt+0x3a90>
   13924:	movw	r0, #0
   13928:	strb	r0, [fp, #-65]	; 0xffffffbf
   1392c:	strb	r0, [fp, #-66]	; 0xffffffbe
   13930:	strb	r0, [fp, #-67]	; 0xffffffbd
   13934:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13938:	tst	r0, #1
   1393c:	beq	139e8 <close@plt+0x2968>
   13940:	ldr	r0, [fp, #8]
   13944:	cmp	r0, #2
   13948:	beq	139e8 <close@plt+0x2968>
   1394c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13950:	cmp	r0, #0
   13954:	beq	139e8 <close@plt+0x2968>
   13958:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1395c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13960:	add	r0, r0, r1
   13964:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13968:	cmn	r1, #1
   1396c:	str	r0, [sp, #52]	; 0x34
   13970:	bne	13998 <close@plt+0x2918>
   13974:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13978:	movw	r1, #1
   1397c:	cmp	r1, r0
   13980:	bcs	13998 <close@plt+0x2918>
   13984:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13988:	bl	10fa8 <strlen@plt>
   1398c:	str	r0, [fp, #-36]	; 0xffffffdc
   13990:	str	r0, [sp, #48]	; 0x30
   13994:	b	139a0 <close@plt+0x2920>
   13998:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1399c:	str	r0, [sp, #48]	; 0x30
   139a0:	ldr	r0, [sp, #48]	; 0x30
   139a4:	ldr	r1, [sp, #52]	; 0x34
   139a8:	cmp	r1, r0
   139ac:	bhi	139e8 <close@plt+0x2968>
   139b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   139b4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   139b8:	add	r0, r0, r1
   139bc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   139c0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   139c4:	bl	10eb8 <memcmp@plt>
   139c8:	cmp	r0, #0
   139cc:	bne	139e8 <close@plt+0x2968>
   139d0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   139d4:	tst	r0, #1
   139d8:	beq	139e0 <close@plt+0x2960>
   139dc:	b	14c90 <close@plt+0x3c10>
   139e0:	movw	r0, #1
   139e4:	strb	r0, [fp, #-65]	; 0xffffffbf
   139e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   139ec:	ldr	r1, [fp, #-40]	; 0xffffffd8
   139f0:	ldrb	r0, [r0, r1]
   139f4:	strb	r0, [fp, #-63]	; 0xffffffc1
   139f8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   139fc:	mov	r1, r0
   13a00:	cmp	r0, #126	; 0x7e
   13a04:	str	r1, [sp, #44]	; 0x2c
   13a08:	bhi	14278 <close@plt+0x31f8>
   13a0c:	add	r0, pc, #8
   13a10:	ldr	r1, [sp, #44]	; 0x2c
   13a14:	ldr	r0, [r0, r1, lsl #2]
   13a18:	mov	pc, r0
   13a1c:	andeq	r3, r1, r8, lsl ip
   13a20:	andeq	r4, r1, r8, ror r2
   13a24:	andeq	r4, r1, r8, ror r2
   13a28:	andeq	r4, r1, r8, ror r2
   13a2c:	andeq	r4, r1, r8, ror r2
   13a30:	andeq	r4, r1, r8, ror r2
   13a34:	andeq	r4, r1, r8, ror r2
   13a38:	andeq	r4, r1, r0, lsr #32
   13a3c:	andeq	r4, r1, ip, lsr #32
   13a40:	andeq	r4, r1, ip, asr r0
   13a44:	andeq	r4, r1, r4, asr #32
   13a48:	andeq	r4, r1, r8, rrx
   13a4c:	andeq	r4, r1, r8, lsr r0
   13a50:	andeq	r4, r1, r0, asr r0
   13a54:	andeq	r4, r1, r8, ror r2
   13a58:	andeq	r4, r1, r8, ror r2
   13a5c:	andeq	r4, r1, r8, ror r2
   13a60:	andeq	r4, r1, r8, ror r2
   13a64:	andeq	r4, r1, r8, ror r2
   13a68:	andeq	r4, r1, r8, ror r2
   13a6c:	andeq	r4, r1, r8, ror r2
   13a70:	andeq	r4, r1, r8, ror r2
   13a74:	andeq	r4, r1, r8, ror r2
   13a78:	andeq	r4, r1, r8, ror r2
   13a7c:	andeq	r4, r1, r8, ror r2
   13a80:	andeq	r4, r1, r8, ror r2
   13a84:	andeq	r4, r1, r8, ror r2
   13a88:	andeq	r4, r1, r8, ror r2
   13a8c:	andeq	r4, r1, r8, ror r2
   13a90:	andeq	r4, r1, r8, ror r2
   13a94:	andeq	r4, r1, r8, ror r2
   13a98:	andeq	r4, r1, r8, ror r2
   13a9c:	andeq	r4, r1, ip, asr #2
   13aa0:	andeq	r4, r1, r4, asr r1
   13aa4:	andeq	r4, r1, r4, asr r1
   13aa8:	andeq	r4, r1, r8, lsr r1
   13aac:	andeq	r4, r1, r4, asr r1
   13ab0:	andeq	r4, r1, ip, ror #4
   13ab4:	andeq	r4, r1, r4, asr r1
   13ab8:	andeq	r4, r1, r4, ror r1
   13abc:	andeq	r4, r1, r4, asr r1
   13ac0:	andeq	r4, r1, r4, asr r1
   13ac4:	andeq	r4, r1, r4, asr r1
   13ac8:	andeq	r4, r1, ip, ror #4
   13acc:	andeq	r4, r1, ip, ror #4
   13ad0:	andeq	r4, r1, ip, ror #4
   13ad4:	andeq	r4, r1, ip, ror #4
   13ad8:	andeq	r4, r1, ip, ror #4
   13adc:	andeq	r4, r1, ip, ror #4
   13ae0:	andeq	r4, r1, ip, ror #4
   13ae4:	andeq	r4, r1, ip, ror #4
   13ae8:	andeq	r4, r1, ip, ror #4
   13aec:	andeq	r4, r1, ip, ror #4
   13af0:	andeq	r4, r1, ip, ror #4
   13af4:	andeq	r4, r1, ip, ror #4
   13af8:	andeq	r4, r1, ip, ror #4
   13afc:	andeq	r4, r1, ip, ror #4
   13b00:	andeq	r4, r1, ip, ror #4
   13b04:	andeq	r4, r1, ip, ror #4
   13b08:	andeq	r4, r1, r4, asr r1
   13b0c:	andeq	r4, r1, r4, asr r1
   13b10:	andeq	r4, r1, r4, asr r1
   13b14:	andeq	r4, r1, r4, asr r1
   13b18:	andeq	r3, r1, r4, lsr #28
   13b1c:	andeq	r4, r1, r8, ror r2
   13b20:	andeq	r4, r1, ip, ror #4
   13b24:	andeq	r4, r1, ip, ror #4
   13b28:	andeq	r4, r1, ip, ror #4
   13b2c:	andeq	r4, r1, ip, ror #4
   13b30:	andeq	r4, r1, ip, ror #4
   13b34:	andeq	r4, r1, ip, ror #4
   13b38:	andeq	r4, r1, ip, ror #4
   13b3c:	andeq	r4, r1, ip, ror #4
   13b40:	andeq	r4, r1, ip, ror #4
   13b44:	andeq	r4, r1, ip, ror #4
   13b48:	andeq	r4, r1, ip, ror #4
   13b4c:	andeq	r4, r1, ip, ror #4
   13b50:	andeq	r4, r1, ip, ror #4
   13b54:	andeq	r4, r1, ip, ror #4
   13b58:	andeq	r4, r1, ip, ror #4
   13b5c:	andeq	r4, r1, ip, ror #4
   13b60:	andeq	r4, r1, ip, ror #4
   13b64:	andeq	r4, r1, ip, ror #4
   13b68:	andeq	r4, r1, ip, ror #4
   13b6c:	andeq	r4, r1, ip, ror #4
   13b70:	andeq	r4, r1, ip, ror #4
   13b74:	andeq	r4, r1, ip, ror #4
   13b78:	andeq	r4, r1, ip, ror #4
   13b7c:	andeq	r4, r1, ip, ror #4
   13b80:	andeq	r4, r1, ip, ror #4
   13b84:	andeq	r4, r1, ip, ror #4
   13b88:	andeq	r4, r1, r4, asr r1
   13b8c:	andeq	r4, r1, r4, ror r0
   13b90:	andeq	r4, r1, ip, ror #4
   13b94:	andeq	r4, r1, r4, asr r1
   13b98:	andeq	r4, r1, ip, ror #4
   13b9c:	andeq	r4, r1, r4, asr r1
   13ba0:	andeq	r4, r1, ip, ror #4
   13ba4:	andeq	r4, r1, ip, ror #4
   13ba8:	andeq	r4, r1, ip, ror #4
   13bac:	andeq	r4, r1, ip, ror #4
   13bb0:	andeq	r4, r1, ip, ror #4
   13bb4:	andeq	r4, r1, ip, ror #4
   13bb8:	andeq	r4, r1, ip, ror #4
   13bbc:	andeq	r4, r1, ip, ror #4
   13bc0:	andeq	r4, r1, ip, ror #4
   13bc4:	andeq	r4, r1, ip, ror #4
   13bc8:	andeq	r4, r1, ip, ror #4
   13bcc:	andeq	r4, r1, ip, ror #4
   13bd0:	andeq	r4, r1, ip, ror #4
   13bd4:	andeq	r4, r1, ip, ror #4
   13bd8:	andeq	r4, r1, ip, ror #4
   13bdc:	andeq	r4, r1, ip, ror #4
   13be0:	andeq	r4, r1, ip, ror #4
   13be4:	andeq	r4, r1, ip, ror #4
   13be8:	andeq	r4, r1, ip, ror #4
   13bec:	andeq	r4, r1, ip, ror #4
   13bf0:	andeq	r4, r1, ip, ror #4
   13bf4:	andeq	r4, r1, ip, ror #4
   13bf8:	andeq	r4, r1, ip, ror #4
   13bfc:	andeq	r4, r1, ip, ror #4
   13c00:	andeq	r4, r1, ip, ror #4
   13c04:	andeq	r4, r1, ip, ror #4
   13c08:	andeq	r4, r1, r4, lsl #2
   13c0c:	andeq	r4, r1, r4, asr r1
   13c10:	andeq	r4, r1, r4, lsl #2
   13c14:	andeq	r4, r1, r8, lsr r1
   13c18:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   13c1c:	tst	r0, #1
   13c20:	beq	13e08 <close@plt+0x2d88>
   13c24:	b	13c28 <close@plt+0x2ba8>
   13c28:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13c2c:	tst	r0, #1
   13c30:	beq	13c38 <close@plt+0x2bb8>
   13c34:	b	14c90 <close@plt+0x3c10>
   13c38:	movw	r0, #1
   13c3c:	strb	r0, [fp, #-66]	; 0xffffffbe
   13c40:	ldr	r0, [fp, #8]
   13c44:	cmp	r0, #2
   13c48:	bne	13cfc <close@plt+0x2c7c>
   13c4c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   13c50:	tst	r0, #1
   13c54:	bne	13cfc <close@plt+0x2c7c>
   13c58:	b	13c5c <close@plt+0x2bdc>
   13c5c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c60:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c64:	cmp	r0, r1
   13c68:	bcs	13c80 <close@plt+0x2c00>
   13c6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c70:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13c74:	add	r0, r0, r1
   13c78:	movw	r1, #39	; 0x27
   13c7c:	strb	r1, [r0]
   13c80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c84:	add	r0, r0, #1
   13c88:	str	r0, [fp, #-44]	; 0xffffffd4
   13c8c:	b	13c90 <close@plt+0x2c10>
   13c90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13c98:	cmp	r0, r1
   13c9c:	bcs	13cb4 <close@plt+0x2c34>
   13ca0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13ca4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13ca8:	add	r0, r0, r1
   13cac:	movw	r1, #36	; 0x24
   13cb0:	strb	r1, [r0]
   13cb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cb8:	add	r0, r0, #1
   13cbc:	str	r0, [fp, #-44]	; 0xffffffd4
   13cc0:	b	13cc4 <close@plt+0x2c44>
   13cc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cc8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13ccc:	cmp	r0, r1
   13cd0:	bcs	13ce8 <close@plt+0x2c68>
   13cd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13cd8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13cdc:	add	r0, r0, r1
   13ce0:	movw	r1, #39	; 0x27
   13ce4:	strb	r1, [r0]
   13ce8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13cec:	add	r0, r0, #1
   13cf0:	str	r0, [fp, #-44]	; 0xffffffd4
   13cf4:	movw	r0, #1
   13cf8:	strb	r0, [fp, #-60]	; 0xffffffc4
   13cfc:	b	13d00 <close@plt+0x2c80>
   13d00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d04:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13d08:	cmp	r0, r1
   13d0c:	bcs	13d24 <close@plt+0x2ca4>
   13d10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13d14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13d18:	add	r0, r0, r1
   13d1c:	movw	r1, #92	; 0x5c
   13d20:	strb	r1, [r0]
   13d24:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d28:	add	r0, r0, #1
   13d2c:	str	r0, [fp, #-44]	; 0xffffffd4
   13d30:	b	13d34 <close@plt+0x2cb4>
   13d34:	ldr	r0, [fp, #8]
   13d38:	cmp	r0, #2
   13d3c:	beq	13dfc <close@plt+0x2d7c>
   13d40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13d44:	add	r0, r0, #1
   13d48:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13d4c:	cmp	r0, r1
   13d50:	bcs	13dfc <close@plt+0x2d7c>
   13d54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d58:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13d5c:	add	r1, r1, #1
   13d60:	add	r0, r0, r1
   13d64:	ldrb	r0, [r0]
   13d68:	movw	r1, #48	; 0x30
   13d6c:	cmp	r1, r0
   13d70:	bgt	13dfc <close@plt+0x2d7c>
   13d74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d78:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13d7c:	add	r1, r1, #1
   13d80:	add	r0, r0, r1
   13d84:	ldrb	r0, [r0]
   13d88:	cmp	r0, #57	; 0x39
   13d8c:	bgt	13dfc <close@plt+0x2d7c>
   13d90:	b	13d94 <close@plt+0x2d14>
   13d94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13d98:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13d9c:	cmp	r0, r1
   13da0:	bcs	13db8 <close@plt+0x2d38>
   13da4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13da8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13dac:	add	r0, r0, r1
   13db0:	movw	r1, #48	; 0x30
   13db4:	strb	r1, [r0]
   13db8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13dbc:	add	r0, r0, #1
   13dc0:	str	r0, [fp, #-44]	; 0xffffffd4
   13dc4:	b	13dc8 <close@plt+0x2d48>
   13dc8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13dcc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13dd0:	cmp	r0, r1
   13dd4:	bcs	13dec <close@plt+0x2d6c>
   13dd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13ddc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13de0:	add	r0, r0, r1
   13de4:	movw	r1, #48	; 0x30
   13de8:	strb	r1, [r0]
   13dec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13df0:	add	r0, r0, #1
   13df4:	str	r0, [fp, #-44]	; 0xffffffd4
   13df8:	b	13dfc <close@plt+0x2d7c>
   13dfc:	movw	r0, #48	; 0x30
   13e00:	strb	r0, [fp, #-63]	; 0xffffffc1
   13e04:	b	13e20 <close@plt+0x2da0>
   13e08:	ldr	r0, [fp, #12]
   13e0c:	and	r0, r0, #1
   13e10:	cmp	r0, #0
   13e14:	beq	13e1c <close@plt+0x2d9c>
   13e18:	b	14b00 <close@plt+0x3a80>
   13e1c:	b	13e20 <close@plt+0x2da0>
   13e20:	b	1489c <close@plt+0x381c>
   13e24:	ldr	r0, [fp, #8]
   13e28:	cmp	r0, #2
   13e2c:	str	r0, [sp, #40]	; 0x28
   13e30:	beq	13e48 <close@plt+0x2dc8>
   13e34:	b	13e38 <close@plt+0x2db8>
   13e38:	ldr	r0, [sp, #40]	; 0x28
   13e3c:	cmp	r0, #5
   13e40:	beq	13e5c <close@plt+0x2ddc>
   13e44:	b	14018 <close@plt+0x2f98>
   13e48:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13e4c:	tst	r0, #1
   13e50:	beq	13e58 <close@plt+0x2dd8>
   13e54:	b	14c90 <close@plt+0x3c10>
   13e58:	b	1401c <close@plt+0x2f9c>
   13e5c:	ldr	r0, [fp, #12]
   13e60:	and	r0, r0, #4
   13e64:	cmp	r0, #0
   13e68:	beq	14014 <close@plt+0x2f94>
   13e6c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13e70:	add	r0, r0, #2
   13e74:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13e78:	cmp	r0, r1
   13e7c:	bcs	14014 <close@plt+0x2f94>
   13e80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13e84:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13e88:	add	r1, r1, #1
   13e8c:	add	r0, r0, r1
   13e90:	ldrb	r0, [r0]
   13e94:	cmp	r0, #63	; 0x3f
   13e98:	bne	14014 <close@plt+0x2f94>
   13e9c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13ea0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13ea4:	add	r0, r0, r1
   13ea8:	ldrb	r0, [r0, #2]
   13eac:	mov	r1, r0
   13eb0:	cmp	r0, #33	; 0x21
   13eb4:	str	r1, [sp, #36]	; 0x24
   13eb8:	beq	13f08 <close@plt+0x2e88>
   13ebc:	b	13ec0 <close@plt+0x2e40>
   13ec0:	ldr	r0, [sp, #36]	; 0x24
   13ec4:	sub	r1, r0, #39	; 0x27
   13ec8:	cmp	r1, #3
   13ecc:	bcc	13f08 <close@plt+0x2e88>
   13ed0:	b	13ed4 <close@plt+0x2e54>
   13ed4:	ldr	r0, [sp, #36]	; 0x24
   13ed8:	cmp	r0, #45	; 0x2d
   13edc:	beq	13f08 <close@plt+0x2e88>
   13ee0:	b	13ee4 <close@plt+0x2e64>
   13ee4:	ldr	r0, [sp, #36]	; 0x24
   13ee8:	cmp	r0, #47	; 0x2f
   13eec:	beq	13f08 <close@plt+0x2e88>
   13ef0:	b	13ef4 <close@plt+0x2e74>
   13ef4:	ldr	r0, [sp, #36]	; 0x24
   13ef8:	sub	r1, r0, #60	; 0x3c
   13efc:	cmp	r1, #2
   13f00:	bhi	1400c <close@plt+0x2f8c>
   13f04:	b	13f08 <close@plt+0x2e88>
   13f08:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   13f0c:	tst	r0, #1
   13f10:	beq	13f18 <close@plt+0x2e98>
   13f14:	b	14c90 <close@plt+0x3c10>
   13f18:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13f1c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13f20:	add	r1, r1, #2
   13f24:	add	r0, r0, r1
   13f28:	ldrb	r0, [r0]
   13f2c:	strb	r0, [fp, #-63]	; 0xffffffc1
   13f30:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13f34:	add	r0, r0, #2
   13f38:	str	r0, [fp, #-40]	; 0xffffffd8
   13f3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f44:	cmp	r0, r1
   13f48:	bcs	13f60 <close@plt+0x2ee0>
   13f4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f50:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f54:	add	r0, r0, r1
   13f58:	movw	r1, #63	; 0x3f
   13f5c:	strb	r1, [r0]
   13f60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f64:	add	r0, r0, #1
   13f68:	str	r0, [fp, #-44]	; 0xffffffd4
   13f6c:	b	13f70 <close@plt+0x2ef0>
   13f70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f74:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f78:	cmp	r0, r1
   13f7c:	bcs	13f94 <close@plt+0x2f14>
   13f80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13f84:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13f88:	add	r0, r0, r1
   13f8c:	movw	r1, #34	; 0x22
   13f90:	strb	r1, [r0]
   13f94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13f98:	add	r0, r0, #1
   13f9c:	str	r0, [fp, #-44]	; 0xffffffd4
   13fa0:	b	13fa4 <close@plt+0x2f24>
   13fa4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fa8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13fac:	cmp	r0, r1
   13fb0:	bcs	13fc8 <close@plt+0x2f48>
   13fb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13fb8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13fbc:	add	r0, r0, r1
   13fc0:	movw	r1, #34	; 0x22
   13fc4:	strb	r1, [r0]
   13fc8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fcc:	add	r0, r0, #1
   13fd0:	str	r0, [fp, #-44]	; 0xffffffd4
   13fd4:	b	13fd8 <close@plt+0x2f58>
   13fd8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13fdc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13fe0:	cmp	r0, r1
   13fe4:	bcs	13ffc <close@plt+0x2f7c>
   13fe8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13fec:	ldr	r1, [fp, #-44]	; 0xffffffd4
   13ff0:	add	r0, r0, r1
   13ff4:	movw	r1, #63	; 0x3f
   13ff8:	strb	r1, [r0]
   13ffc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14000:	add	r0, r0, #1
   14004:	str	r0, [fp, #-44]	; 0xffffffd4
   14008:	b	14010 <close@plt+0x2f90>
   1400c:	b	14010 <close@plt+0x2f90>
   14010:	b	14014 <close@plt+0x2f94>
   14014:	b	1401c <close@plt+0x2f9c>
   14018:	b	1401c <close@plt+0x2f9c>
   1401c:	b	1489c <close@plt+0x381c>
   14020:	movw	r0, #97	; 0x61
   14024:	strb	r0, [fp, #-64]	; 0xffffffc0
   14028:	b	140e8 <close@plt+0x3068>
   1402c:	movw	r0, #98	; 0x62
   14030:	strb	r0, [fp, #-64]	; 0xffffffc0
   14034:	b	140e8 <close@plt+0x3068>
   14038:	movw	r0, #102	; 0x66
   1403c:	strb	r0, [fp, #-64]	; 0xffffffc0
   14040:	b	140e8 <close@plt+0x3068>
   14044:	movw	r0, #110	; 0x6e
   14048:	strb	r0, [fp, #-64]	; 0xffffffc0
   1404c:	b	140c8 <close@plt+0x3048>
   14050:	movw	r0, #114	; 0x72
   14054:	strb	r0, [fp, #-64]	; 0xffffffc0
   14058:	b	140c8 <close@plt+0x3048>
   1405c:	movw	r0, #116	; 0x74
   14060:	strb	r0, [fp, #-64]	; 0xffffffc0
   14064:	b	140c8 <close@plt+0x3048>
   14068:	movw	r0, #118	; 0x76
   1406c:	strb	r0, [fp, #-64]	; 0xffffffc0
   14070:	b	140e8 <close@plt+0x3068>
   14074:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14078:	strb	r0, [fp, #-64]	; 0xffffffc0
   1407c:	ldr	r0, [fp, #8]
   14080:	cmp	r0, #2
   14084:	bne	1409c <close@plt+0x301c>
   14088:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1408c:	tst	r0, #1
   14090:	beq	14098 <close@plt+0x3018>
   14094:	b	14c90 <close@plt+0x3c10>
   14098:	b	14a24 <close@plt+0x39a4>
   1409c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   140a0:	tst	r0, #1
   140a4:	beq	140c4 <close@plt+0x3044>
   140a8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   140ac:	tst	r0, #1
   140b0:	beq	140c4 <close@plt+0x3044>
   140b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   140b8:	cmp	r0, #0
   140bc:	beq	140c4 <close@plt+0x3044>
   140c0:	b	14a24 <close@plt+0x39a4>
   140c4:	b	140c8 <close@plt+0x3048>
   140c8:	ldr	r0, [fp, #8]
   140cc:	cmp	r0, #2
   140d0:	bne	140e4 <close@plt+0x3064>
   140d4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   140d8:	tst	r0, #1
   140dc:	beq	140e4 <close@plt+0x3064>
   140e0:	b	14c90 <close@plt+0x3c10>
   140e4:	b	140e8 <close@plt+0x3068>
   140e8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   140ec:	tst	r0, #1
   140f0:	beq	14100 <close@plt+0x3080>
   140f4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   140f8:	strb	r0, [fp, #-63]	; 0xffffffc1
   140fc:	b	14910 <close@plt+0x3890>
   14100:	b	1489c <close@plt+0x381c>
   14104:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14108:	cmn	r0, #1
   1410c:	bne	14124 <close@plt+0x30a4>
   14110:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14114:	ldrb	r0, [r0, #1]
   14118:	cmp	r0, #0
   1411c:	beq	14134 <close@plt+0x30b4>
   14120:	b	14130 <close@plt+0x30b0>
   14124:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14128:	cmp	r0, #1
   1412c:	beq	14134 <close@plt+0x30b4>
   14130:	b	1489c <close@plt+0x381c>
   14134:	b	14138 <close@plt+0x30b8>
   14138:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1413c:	cmp	r0, #0
   14140:	beq	14148 <close@plt+0x30c8>
   14144:	b	1489c <close@plt+0x381c>
   14148:	b	1414c <close@plt+0x30cc>
   1414c:	movw	r0, #1
   14150:	strb	r0, [fp, #-67]	; 0xffffffbd
   14154:	ldr	r0, [fp, #8]
   14158:	cmp	r0, #2
   1415c:	bne	14170 <close@plt+0x30f0>
   14160:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14164:	tst	r0, #1
   14168:	beq	14170 <close@plt+0x30f0>
   1416c:	b	14c90 <close@plt+0x3c10>
   14170:	b	1489c <close@plt+0x381c>
   14174:	movw	r0, #1
   14178:	strb	r0, [fp, #-61]	; 0xffffffc3
   1417c:	strb	r0, [fp, #-67]	; 0xffffffbd
   14180:	ldr	r0, [fp, #8]
   14184:	cmp	r0, #2
   14188:	bne	14268 <close@plt+0x31e8>
   1418c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14190:	tst	r0, #1
   14194:	beq	1419c <close@plt+0x311c>
   14198:	b	14c90 <close@plt+0x3c10>
   1419c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   141a0:	cmp	r0, #0
   141a4:	beq	141c4 <close@plt+0x3144>
   141a8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   141ac:	cmp	r0, #0
   141b0:	bne	141c4 <close@plt+0x3144>
   141b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   141b8:	str	r0, [fp, #-48]	; 0xffffffd0
   141bc:	movw	r0, #0
   141c0:	str	r0, [fp, #-28]	; 0xffffffe4
   141c4:	b	141c8 <close@plt+0x3148>
   141c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   141cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   141d0:	cmp	r0, r1
   141d4:	bcs	141ec <close@plt+0x316c>
   141d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   141dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   141e0:	add	r0, r0, r1
   141e4:	movw	r1, #39	; 0x27
   141e8:	strb	r1, [r0]
   141ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   141f0:	add	r0, r0, #1
   141f4:	str	r0, [fp, #-44]	; 0xffffffd4
   141f8:	b	141fc <close@plt+0x317c>
   141fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14200:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14204:	cmp	r0, r1
   14208:	bcs	14220 <close@plt+0x31a0>
   1420c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14210:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14214:	add	r0, r0, r1
   14218:	movw	r1, #92	; 0x5c
   1421c:	strb	r1, [r0]
   14220:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14224:	add	r0, r0, #1
   14228:	str	r0, [fp, #-44]	; 0xffffffd4
   1422c:	b	14230 <close@plt+0x31b0>
   14230:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14234:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14238:	cmp	r0, r1
   1423c:	bcs	14254 <close@plt+0x31d4>
   14240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14244:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14248:	add	r0, r0, r1
   1424c:	movw	r1, #39	; 0x27
   14250:	strb	r1, [r0]
   14254:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14258:	add	r0, r0, #1
   1425c:	str	r0, [fp, #-44]	; 0xffffffd4
   14260:	movw	r0, #0
   14264:	strb	r0, [fp, #-60]	; 0xffffffc4
   14268:	b	1489c <close@plt+0x381c>
   1426c:	movw	r0, #1
   14270:	strb	r0, [fp, #-67]	; 0xffffffbd
   14274:	b	1489c <close@plt+0x381c>
   14278:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   1427c:	tst	r0, #1
   14280:	beq	142c4 <close@plt+0x3244>
   14284:	mov	r0, #1
   14288:	str	r0, [fp, #-72]	; 0xffffffb8
   1428c:	bl	10f84 <__ctype_b_loc@plt>
   14290:	ldr	r0, [r0]
   14294:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   14298:	mov	r1, lr
   1429c:	add	r0, r0, lr, lsl #1
   142a0:	ldrh	r0, [r0]
   142a4:	and	r0, r0, #16384	; 0x4000
   142a8:	cmp	r0, #0
   142ac:	movw	r0, #0
   142b0:	movne	r0, #1
   142b4:	and	r0, r0, #1
   142b8:	strb	r0, [fp, #-73]	; 0xffffffb7
   142bc:	str	r1, [sp, #32]
   142c0:	b	14550 <close@plt+0x34d0>
   142c4:	sub	r0, fp, #84	; 0x54
   142c8:	movw	r1, #0
   142cc:	and	r1, r1, #255	; 0xff
   142d0:	movw	r2, #8
   142d4:	bl	10fd8 <memset@plt>
   142d8:	movw	r0, #0
   142dc:	str	r0, [fp, #-72]	; 0xffffffb8
   142e0:	movw	r0, #1
   142e4:	strb	r0, [fp, #-73]	; 0xffffffb7
   142e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   142ec:	cmn	r0, #1
   142f0:	bne	14300 <close@plt+0x3280>
   142f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   142f8:	bl	10fa8 <strlen@plt>
   142fc:	str	r0, [fp, #-36]	; 0xffffffdc
   14300:	b	14304 <close@plt+0x3284>
   14304:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14308:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1430c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14310:	add	r1, r1, r2
   14314:	add	r1, r0, r1
   14318:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1431c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14320:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14324:	add	r2, r2, r3
   14328:	sub	r2, r0, r2
   1432c:	sub	r0, fp, #88	; 0x58
   14330:	sub	r3, fp, #84	; 0x54
   14334:	bl	19d00 <close@plt+0x8c80>
   14338:	str	r0, [sp, #92]	; 0x5c
   1433c:	ldr	r0, [sp, #92]	; 0x5c
   14340:	cmp	r0, #0
   14344:	bne	1434c <close@plt+0x32cc>
   14348:	b	1454c <close@plt+0x34cc>
   1434c:	ldr	r0, [sp, #92]	; 0x5c
   14350:	cmn	r0, #1
   14354:	bne	14364 <close@plt+0x32e4>
   14358:	movw	r0, #0
   1435c:	strb	r0, [fp, #-73]	; 0xffffffb7
   14360:	b	1454c <close@plt+0x34cc>
   14364:	ldr	r0, [sp, #92]	; 0x5c
   14368:	cmn	r0, #2
   1436c:	bne	143e0 <close@plt+0x3360>
   14370:	movw	r0, #0
   14374:	strb	r0, [fp, #-73]	; 0xffffffb7
   14378:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1437c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14380:	add	r0, r0, r1
   14384:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14388:	cmp	r0, r1
   1438c:	movw	r0, #0
   14390:	str	r0, [sp, #28]
   14394:	bcs	143c0 <close@plt+0x3340>
   14398:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1439c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   143a0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   143a4:	add	r1, r1, r2
   143a8:	add	r0, r0, r1
   143ac:	ldrb	r0, [r0]
   143b0:	cmp	r0, #0
   143b4:	movw	r0, #0
   143b8:	movne	r0, #1
   143bc:	str	r0, [sp, #28]
   143c0:	ldr	r0, [sp, #28]
   143c4:	tst	r0, #1
   143c8:	beq	143dc <close@plt+0x335c>
   143cc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   143d0:	add	r0, r0, #1
   143d4:	str	r0, [fp, #-72]	; 0xffffffb8
   143d8:	b	14378 <close@plt+0x32f8>
   143dc:	b	1454c <close@plt+0x34cc>
   143e0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   143e4:	tst	r0, #1
   143e8:	beq	144f4 <close@plt+0x3474>
   143ec:	ldr	r0, [fp, #8]
   143f0:	cmp	r0, #2
   143f4:	bne	144f4 <close@plt+0x3474>
   143f8:	movw	r0, #1
   143fc:	str	r0, [sp, #88]	; 0x58
   14400:	ldr	r0, [sp, #88]	; 0x58
   14404:	ldr	r1, [sp, #92]	; 0x5c
   14408:	cmp	r0, r1
   1440c:	bcs	144f0 <close@plt+0x3470>
   14410:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14414:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14418:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1441c:	add	r1, r1, r2
   14420:	ldr	r2, [sp, #88]	; 0x58
   14424:	add	r1, r1, r2
   14428:	ldrb	r0, [r0, r1]
   1442c:	sub	r0, r0, #91	; 0x5b
   14430:	cmp	r0, #33	; 0x21
   14434:	str	r0, [sp, #24]
   14438:	bhi	144d8 <close@plt+0x3458>
   1443c:	add	r0, pc, #8
   14440:	ldr	r1, [sp, #24]
   14444:	ldr	r0, [r0, r1, lsl #2]
   14448:	mov	pc, r0
   1444c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14450:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14454:	ldrdeq	r4, [r1], -r8
   14458:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1445c:	ldrdeq	r4, [r1], -r8
   14460:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14464:	ldrdeq	r4, [r1], -r8
   14468:	ldrdeq	r4, [r1], -r8
   1446c:	ldrdeq	r4, [r1], -r8
   14470:	ldrdeq	r4, [r1], -r8
   14474:	ldrdeq	r4, [r1], -r8
   14478:	ldrdeq	r4, [r1], -r8
   1447c:	ldrdeq	r4, [r1], -r8
   14480:	ldrdeq	r4, [r1], -r8
   14484:	ldrdeq	r4, [r1], -r8
   14488:	ldrdeq	r4, [r1], -r8
   1448c:	ldrdeq	r4, [r1], -r8
   14490:	ldrdeq	r4, [r1], -r8
   14494:	ldrdeq	r4, [r1], -r8
   14498:	ldrdeq	r4, [r1], -r8
   1449c:	ldrdeq	r4, [r1], -r8
   144a0:	ldrdeq	r4, [r1], -r8
   144a4:	ldrdeq	r4, [r1], -r8
   144a8:	ldrdeq	r4, [r1], -r8
   144ac:	ldrdeq	r4, [r1], -r8
   144b0:	ldrdeq	r4, [r1], -r8
   144b4:	ldrdeq	r4, [r1], -r8
   144b8:	ldrdeq	r4, [r1], -r8
   144bc:	ldrdeq	r4, [r1], -r8
   144c0:	ldrdeq	r4, [r1], -r8
   144c4:	ldrdeq	r4, [r1], -r8
   144c8:	ldrdeq	r4, [r1], -r8
   144cc:	ldrdeq	r4, [r1], -r8
   144d0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   144d4:	b	14c90 <close@plt+0x3c10>
   144d8:	b	144dc <close@plt+0x345c>
   144dc:	b	144e0 <close@plt+0x3460>
   144e0:	ldr	r0, [sp, #88]	; 0x58
   144e4:	add	r0, r0, #1
   144e8:	str	r0, [sp, #88]	; 0x58
   144ec:	b	14400 <close@plt+0x3380>
   144f0:	b	144f4 <close@plt+0x3474>
   144f4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   144f8:	bl	10ee8 <iswprint@plt>
   144fc:	cmp	r0, #0
   14500:	bne	1450c <close@plt+0x348c>
   14504:	movw	r0, #0
   14508:	strb	r0, [fp, #-73]	; 0xffffffb7
   1450c:	ldr	r0, [sp, #92]	; 0x5c
   14510:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14514:	add	r0, r1, r0
   14518:	str	r0, [fp, #-72]	; 0xffffffb8
   1451c:	b	14520 <close@plt+0x34a0>
   14520:	b	14524 <close@plt+0x34a4>
   14524:	b	14528 <close@plt+0x34a8>
   14528:	sub	r0, fp, #84	; 0x54
   1452c:	bl	10ea0 <mbsinit@plt>
   14530:	cmp	r0, #0
   14534:	movw	r0, #0
   14538:	movne	r0, #1
   1453c:	mvn	lr, #0
   14540:	eor	r0, r0, lr
   14544:	tst	r0, #1
   14548:	bne	14304 <close@plt+0x3284>
   1454c:	b	14550 <close@plt+0x34d0>
   14550:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   14554:	and	r0, r0, #1
   14558:	strb	r0, [fp, #-67]	; 0xffffffbd
   1455c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   14560:	movw	r1, #1
   14564:	cmp	r1, r0
   14568:	bcc	14584 <close@plt+0x3504>
   1456c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14570:	tst	r0, #1
   14574:	beq	14898 <close@plt+0x3818>
   14578:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   1457c:	tst	r0, #1
   14580:	bne	14898 <close@plt+0x3818>
   14584:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14588:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1458c:	add	r0, r0, r1
   14590:	str	r0, [sp, #84]	; 0x54
   14594:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14598:	tst	r0, #1
   1459c:	beq	1474c <close@plt+0x36cc>
   145a0:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   145a4:	tst	r0, #1
   145a8:	bne	1474c <close@plt+0x36cc>
   145ac:	b	145b0 <close@plt+0x3530>
   145b0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   145b4:	tst	r0, #1
   145b8:	beq	145c0 <close@plt+0x3540>
   145bc:	b	14c90 <close@plt+0x3c10>
   145c0:	movw	r0, #1
   145c4:	strb	r0, [fp, #-66]	; 0xffffffbe
   145c8:	ldr	r0, [fp, #8]
   145cc:	cmp	r0, #2
   145d0:	bne	14684 <close@plt+0x3604>
   145d4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   145d8:	tst	r0, #1
   145dc:	bne	14684 <close@plt+0x3604>
   145e0:	b	145e4 <close@plt+0x3564>
   145e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   145e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   145ec:	cmp	r0, r1
   145f0:	bcs	14608 <close@plt+0x3588>
   145f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   145f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   145fc:	add	r0, r0, r1
   14600:	movw	r1, #39	; 0x27
   14604:	strb	r1, [r0]
   14608:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1460c:	add	r0, r0, #1
   14610:	str	r0, [fp, #-44]	; 0xffffffd4
   14614:	b	14618 <close@plt+0x3598>
   14618:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1461c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14620:	cmp	r0, r1
   14624:	bcs	1463c <close@plt+0x35bc>
   14628:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1462c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14630:	add	r0, r0, r1
   14634:	movw	r1, #36	; 0x24
   14638:	strb	r1, [r0]
   1463c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14640:	add	r0, r0, #1
   14644:	str	r0, [fp, #-44]	; 0xffffffd4
   14648:	b	1464c <close@plt+0x35cc>
   1464c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14650:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14654:	cmp	r0, r1
   14658:	bcs	14670 <close@plt+0x35f0>
   1465c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14660:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14664:	add	r0, r0, r1
   14668:	movw	r1, #39	; 0x27
   1466c:	strb	r1, [r0]
   14670:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14674:	add	r0, r0, #1
   14678:	str	r0, [fp, #-44]	; 0xffffffd4
   1467c:	movw	r0, #1
   14680:	strb	r0, [fp, #-60]	; 0xffffffc4
   14684:	b	14688 <close@plt+0x3608>
   14688:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1468c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14690:	cmp	r0, r1
   14694:	bcs	146ac <close@plt+0x362c>
   14698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1469c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   146a0:	add	r0, r0, r1
   146a4:	movw	r1, #92	; 0x5c
   146a8:	strb	r1, [r0]
   146ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146b0:	add	r0, r0, #1
   146b4:	str	r0, [fp, #-44]	; 0xffffffd4
   146b8:	b	146bc <close@plt+0x363c>
   146bc:	b	146c0 <close@plt+0x3640>
   146c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   146c8:	cmp	r0, r1
   146cc:	bcs	146ec <close@plt+0x366c>
   146d0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   146d4:	asr	r0, r0, #6
   146d8:	add	r0, r0, #48	; 0x30
   146dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   146e0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   146e4:	add	r1, r1, r2
   146e8:	strb	r0, [r1]
   146ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   146f0:	add	r0, r0, #1
   146f4:	str	r0, [fp, #-44]	; 0xffffffd4
   146f8:	b	146fc <close@plt+0x367c>
   146fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14700:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14704:	cmp	r0, r1
   14708:	bcs	1472c <close@plt+0x36ac>
   1470c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14710:	asr	r0, r0, #3
   14714:	and	r0, r0, #7
   14718:	add	r0, r0, #48	; 0x30
   1471c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14720:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14724:	add	r1, r1, r2
   14728:	strb	r0, [r1]
   1472c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14730:	add	r0, r0, #1
   14734:	str	r0, [fp, #-44]	; 0xffffffd4
   14738:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1473c:	and	r0, r0, #7
   14740:	add	r0, r0, #48	; 0x30
   14744:	strb	r0, [fp, #-63]	; 0xffffffc1
   14748:	b	14798 <close@plt+0x3718>
   1474c:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   14750:	tst	r0, #1
   14754:	beq	14794 <close@plt+0x3714>
   14758:	b	1475c <close@plt+0x36dc>
   1475c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14760:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14764:	cmp	r0, r1
   14768:	bcs	14780 <close@plt+0x3700>
   1476c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14770:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14774:	add	r0, r0, r1
   14778:	movw	r1, #92	; 0x5c
   1477c:	strb	r1, [r0]
   14780:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14784:	add	r0, r0, #1
   14788:	str	r0, [fp, #-44]	; 0xffffffd4
   1478c:	movw	r0, #0
   14790:	strb	r0, [fp, #-65]	; 0xffffffbf
   14794:	b	14798 <close@plt+0x3718>
   14798:	ldr	r0, [sp, #84]	; 0x54
   1479c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   147a0:	add	r1, r1, #1
   147a4:	cmp	r0, r1
   147a8:	bhi	147b0 <close@plt+0x3730>
   147ac:	b	14894 <close@plt+0x3814>
   147b0:	b	147b4 <close@plt+0x3734>
   147b4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   147b8:	tst	r0, #1
   147bc:	beq	1483c <close@plt+0x37bc>
   147c0:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   147c4:	tst	r0, #1
   147c8:	bne	1483c <close@plt+0x37bc>
   147cc:	b	147d0 <close@plt+0x3750>
   147d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   147d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   147d8:	cmp	r0, r1
   147dc:	bcs	147f4 <close@plt+0x3774>
   147e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   147e4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   147e8:	add	r0, r0, r1
   147ec:	movw	r1, #39	; 0x27
   147f0:	strb	r1, [r0]
   147f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   147f8:	add	r0, r0, #1
   147fc:	str	r0, [fp, #-44]	; 0xffffffd4
   14800:	b	14804 <close@plt+0x3784>
   14804:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14808:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1480c:	cmp	r0, r1
   14810:	bcs	14828 <close@plt+0x37a8>
   14814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14818:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1481c:	add	r0, r0, r1
   14820:	movw	r1, #39	; 0x27
   14824:	strb	r1, [r0]
   14828:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1482c:	add	r0, r0, #1
   14830:	str	r0, [fp, #-44]	; 0xffffffd4
   14834:	movw	r0, #0
   14838:	strb	r0, [fp, #-60]	; 0xffffffc4
   1483c:	b	14840 <close@plt+0x37c0>
   14840:	b	14844 <close@plt+0x37c4>
   14844:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14848:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1484c:	cmp	r0, r1
   14850:	bcs	14868 <close@plt+0x37e8>
   14854:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14858:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1485c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14860:	add	r1, r1, r2
   14864:	strb	r0, [r1]
   14868:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1486c:	add	r0, r0, #1
   14870:	str	r0, [fp, #-44]	; 0xffffffd4
   14874:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14878:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1487c:	add	r1, r1, #1
   14880:	str	r1, [fp, #-40]	; 0xffffffd8
   14884:	add	r0, r0, r1
   14888:	ldrb	r0, [r0]
   1488c:	strb	r0, [fp, #-63]	; 0xffffffc1
   14890:	b	14594 <close@plt+0x3514>
   14894:	b	14a24 <close@plt+0x39a4>
   14898:	b	1489c <close@plt+0x381c>
   1489c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   148a0:	tst	r0, #1
   148a4:	beq	148b4 <close@plt+0x3834>
   148a8:	ldr	r0, [fp, #8]
   148ac:	cmp	r0, #2
   148b0:	bne	148c0 <close@plt+0x3840>
   148b4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   148b8:	tst	r0, #1
   148bc:	beq	148fc <close@plt+0x387c>
   148c0:	ldr	r0, [fp, #16]
   148c4:	movw	r1, #0
   148c8:	cmp	r0, r1
   148cc:	beq	148fc <close@plt+0x387c>
   148d0:	ldr	r0, [fp, #16]
   148d4:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   148d8:	lsr	r1, r1, #5
   148dc:	add	r0, r0, r1, lsl #2
   148e0:	ldr	r0, [r0]
   148e4:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   148e8:	and	r1, r1, #31
   148ec:	lsr	r0, r0, r1
   148f0:	and	r0, r0, #1
   148f4:	cmp	r0, #0
   148f8:	bne	1490c <close@plt+0x388c>
   148fc:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   14900:	tst	r0, #1
   14904:	bne	1490c <close@plt+0x388c>
   14908:	b	14a24 <close@plt+0x39a4>
   1490c:	b	14910 <close@plt+0x3890>
   14910:	b	14914 <close@plt+0x3894>
   14914:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14918:	tst	r0, #1
   1491c:	beq	14924 <close@plt+0x38a4>
   14920:	b	14c90 <close@plt+0x3c10>
   14924:	movw	r0, #1
   14928:	strb	r0, [fp, #-66]	; 0xffffffbe
   1492c:	ldr	r0, [fp, #8]
   14930:	cmp	r0, #2
   14934:	bne	149e8 <close@plt+0x3968>
   14938:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1493c:	tst	r0, #1
   14940:	bne	149e8 <close@plt+0x3968>
   14944:	b	14948 <close@plt+0x38c8>
   14948:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1494c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14950:	cmp	r0, r1
   14954:	bcs	1496c <close@plt+0x38ec>
   14958:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1495c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14960:	add	r0, r0, r1
   14964:	movw	r1, #39	; 0x27
   14968:	strb	r1, [r0]
   1496c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14970:	add	r0, r0, #1
   14974:	str	r0, [fp, #-44]	; 0xffffffd4
   14978:	b	1497c <close@plt+0x38fc>
   1497c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14980:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14984:	cmp	r0, r1
   14988:	bcs	149a0 <close@plt+0x3920>
   1498c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14990:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14994:	add	r0, r0, r1
   14998:	movw	r1, #36	; 0x24
   1499c:	strb	r1, [r0]
   149a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149a4:	add	r0, r0, #1
   149a8:	str	r0, [fp, #-44]	; 0xffffffd4
   149ac:	b	149b0 <close@plt+0x3930>
   149b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   149b8:	cmp	r0, r1
   149bc:	bcs	149d4 <close@plt+0x3954>
   149c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   149c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   149c8:	add	r0, r0, r1
   149cc:	movw	r1, #39	; 0x27
   149d0:	strb	r1, [r0]
   149d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149d8:	add	r0, r0, #1
   149dc:	str	r0, [fp, #-44]	; 0xffffffd4
   149e0:	movw	r0, #1
   149e4:	strb	r0, [fp, #-60]	; 0xffffffc4
   149e8:	b	149ec <close@plt+0x396c>
   149ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   149f4:	cmp	r0, r1
   149f8:	bcs	14a10 <close@plt+0x3990>
   149fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a00:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a04:	add	r0, r0, r1
   14a08:	movw	r1, #92	; 0x5c
   14a0c:	strb	r1, [r0]
   14a10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a14:	add	r0, r0, #1
   14a18:	str	r0, [fp, #-44]	; 0xffffffd4
   14a1c:	b	14a20 <close@plt+0x39a0>
   14a20:	b	14a24 <close@plt+0x39a4>
   14a24:	b	14a28 <close@plt+0x39a8>
   14a28:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14a2c:	tst	r0, #1
   14a30:	beq	14ab0 <close@plt+0x3a30>
   14a34:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   14a38:	tst	r0, #1
   14a3c:	bne	14ab0 <close@plt+0x3a30>
   14a40:	b	14a44 <close@plt+0x39c4>
   14a44:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a48:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a4c:	cmp	r0, r1
   14a50:	bcs	14a68 <close@plt+0x39e8>
   14a54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a58:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a5c:	add	r0, r0, r1
   14a60:	movw	r1, #39	; 0x27
   14a64:	strb	r1, [r0]
   14a68:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a6c:	add	r0, r0, #1
   14a70:	str	r0, [fp, #-44]	; 0xffffffd4
   14a74:	b	14a78 <close@plt+0x39f8>
   14a78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a80:	cmp	r0, r1
   14a84:	bcs	14a9c <close@plt+0x3a1c>
   14a88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a90:	add	r0, r0, r1
   14a94:	movw	r1, #39	; 0x27
   14a98:	strb	r1, [r0]
   14a9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14aa0:	add	r0, r0, #1
   14aa4:	str	r0, [fp, #-44]	; 0xffffffd4
   14aa8:	movw	r0, #0
   14aac:	strb	r0, [fp, #-60]	; 0xffffffc4
   14ab0:	b	14ab4 <close@plt+0x3a34>
   14ab4:	b	14ab8 <close@plt+0x3a38>
   14ab8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14abc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14ac0:	cmp	r0, r1
   14ac4:	bcs	14adc <close@plt+0x3a5c>
   14ac8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14acc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14ad0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14ad4:	add	r1, r1, r2
   14ad8:	strb	r0, [r1]
   14adc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ae0:	add	r0, r0, #1
   14ae4:	str	r0, [fp, #-44]	; 0xffffffd4
   14ae8:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   14aec:	tst	r0, #1
   14af0:	bne	14afc <close@plt+0x3a7c>
   14af4:	movw	r0, #0
   14af8:	strb	r0, [fp, #-62]	; 0xffffffc2
   14afc:	b	14b00 <close@plt+0x3a80>
   14b00:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14b04:	add	r0, r0, #1
   14b08:	str	r0, [fp, #-40]	; 0xffffffd8
   14b0c:	b	138b4 <close@plt+0x2834>
   14b10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b14:	cmp	r0, #0
   14b18:	bne	14b38 <close@plt+0x3ab8>
   14b1c:	ldr	r0, [fp, #8]
   14b20:	cmp	r0, #2
   14b24:	bne	14b38 <close@plt+0x3ab8>
   14b28:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14b2c:	tst	r0, #1
   14b30:	beq	14b38 <close@plt+0x3ab8>
   14b34:	b	14c90 <close@plt+0x3c10>
   14b38:	ldr	r0, [fp, #8]
   14b3c:	cmp	r0, #2
   14b40:	bne	14be0 <close@plt+0x3b60>
   14b44:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14b48:	tst	r0, #1
   14b4c:	bne	14be0 <close@plt+0x3b60>
   14b50:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   14b54:	tst	r0, #1
   14b58:	beq	14be0 <close@plt+0x3b60>
   14b5c:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   14b60:	tst	r0, #1
   14b64:	beq	14bac <close@plt+0x3b2c>
   14b68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b6c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14b70:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14b74:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14b78:	ldr	ip, [fp, #12]
   14b7c:	ldr	lr, [fp, #16]
   14b80:	ldr	r4, [fp, #20]
   14b84:	ldr	r5, [fp, #24]
   14b88:	movw	r6, #5
   14b8c:	str	r6, [sp]
   14b90:	str	ip, [sp, #4]
   14b94:	str	lr, [sp, #8]
   14b98:	str	r4, [sp, #12]
   14b9c:	str	r5, [sp, #16]
   14ba0:	bl	135cc <close@plt+0x254c>
   14ba4:	str	r0, [fp, #-20]	; 0xffffffec
   14ba8:	b	14cf8 <close@plt+0x3c78>
   14bac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14bb0:	cmp	r0, #0
   14bb4:	bne	14bd8 <close@plt+0x3b58>
   14bb8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14bbc:	cmp	r0, #0
   14bc0:	beq	14bd8 <close@plt+0x3b58>
   14bc4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14bc8:	str	r0, [fp, #-28]	; 0xffffffe4
   14bcc:	movw	r0, #0
   14bd0:	str	r0, [fp, #-44]	; 0xffffffd4
   14bd4:	b	13674 <close@plt+0x25f4>
   14bd8:	b	14bdc <close@plt+0x3b5c>
   14bdc:	b	14be0 <close@plt+0x3b60>
   14be0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14be4:	movw	r1, #0
   14be8:	cmp	r0, r1
   14bec:	beq	14c60 <close@plt+0x3be0>
   14bf0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14bf4:	tst	r0, #1
   14bf8:	bne	14c60 <close@plt+0x3be0>
   14bfc:	b	14c00 <close@plt+0x3b80>
   14c00:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14c04:	ldrsb	r0, [r0]
   14c08:	cmp	r0, #0
   14c0c:	beq	14c5c <close@plt+0x3bdc>
   14c10:	b	14c14 <close@plt+0x3b94>
   14c14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c18:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14c1c:	cmp	r0, r1
   14c20:	bcs	14c3c <close@plt+0x3bbc>
   14c24:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14c28:	ldrb	r0, [r0]
   14c2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14c30:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14c34:	add	r1, r1, r2
   14c38:	strb	r0, [r1]
   14c3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c40:	add	r0, r0, #1
   14c44:	str	r0, [fp, #-44]	; 0xffffffd4
   14c48:	b	14c4c <close@plt+0x3bcc>
   14c4c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14c50:	add	r0, r0, #1
   14c54:	str	r0, [fp, #-52]	; 0xffffffcc
   14c58:	b	14c00 <close@plt+0x3b80>
   14c5c:	b	14c60 <close@plt+0x3be0>
   14c60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c64:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14c68:	cmp	r0, r1
   14c6c:	bcs	14c84 <close@plt+0x3c04>
   14c70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14c74:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14c78:	add	r0, r0, r1
   14c7c:	movw	r1, #0
   14c80:	strb	r1, [r0]
   14c84:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c88:	str	r0, [fp, #-20]	; 0xffffffec
   14c8c:	b	14cf8 <close@plt+0x3c78>
   14c90:	ldr	r0, [fp, #8]
   14c94:	cmp	r0, #2
   14c98:	bne	14cb0 <close@plt+0x3c30>
   14c9c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14ca0:	tst	r0, #1
   14ca4:	beq	14cb0 <close@plt+0x3c30>
   14ca8:	movw	r0, #4
   14cac:	str	r0, [fp, #8]
   14cb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14cb4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14cb8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14cbc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14cc0:	ldr	ip, [fp, #8]
   14cc4:	ldr	lr, [fp, #12]
   14cc8:	mvn	r4, #2
   14ccc:	and	lr, lr, r4
   14cd0:	ldr	r4, [fp, #20]
   14cd4:	ldr	r5, [fp, #24]
   14cd8:	str	ip, [sp]
   14cdc:	str	lr, [sp, #4]
   14ce0:	movw	ip, #0
   14ce4:	str	ip, [sp, #8]
   14ce8:	str	r4, [sp, #12]
   14cec:	str	r5, [sp, #16]
   14cf0:	bl	135cc <close@plt+0x254c>
   14cf4:	str	r0, [fp, #-20]	; 0xffffffec
   14cf8:	ldr	r0, [fp, #-20]	; 0xffffffec
   14cfc:	sub	sp, fp, #16
   14d00:	pop	{r4, r5, r6, sl, fp, pc}
   14d04:	push	{fp, lr}
   14d08:	mov	fp, sp
   14d0c:	sub	sp, sp, #16
   14d10:	str	r0, [fp, #-4]
   14d14:	str	r1, [sp, #8]
   14d18:	str	r2, [sp, #4]
   14d1c:	ldr	r0, [fp, #-4]
   14d20:	ldr	r1, [sp, #8]
   14d24:	ldr	r3, [sp, #4]
   14d28:	movw	r2, #0
   14d2c:	bl	14d38 <close@plt+0x3cb8>
   14d30:	mov	sp, fp
   14d34:	pop	{fp, pc}
   14d38:	push	{r4, r5, r6, sl, fp, lr}
   14d3c:	add	fp, sp, #16
   14d40:	sub	sp, sp, #72	; 0x48
   14d44:	str	r0, [fp, #-20]	; 0xffffffec
   14d48:	str	r1, [fp, #-24]	; 0xffffffe8
   14d4c:	str	r2, [fp, #-28]	; 0xffffffe4
   14d50:	str	r3, [fp, #-32]	; 0xffffffe0
   14d54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d58:	movw	r1, #0
   14d5c:	cmp	r0, r1
   14d60:	beq	14d70 <close@plt+0x3cf0>
   14d64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d68:	str	r0, [sp, #32]
   14d6c:	b	14d80 <close@plt+0x3d00>
   14d70:	movw	r0, #53632	; 0xd180
   14d74:	movt	r0, #2
   14d78:	str	r0, [sp, #32]
   14d7c:	b	14d80 <close@plt+0x3d00>
   14d80:	ldr	r0, [sp, #32]
   14d84:	str	r0, [fp, #-36]	; 0xffffffdc
   14d88:	bl	10fc0 <__errno_location@plt>
   14d8c:	ldr	r0, [r0]
   14d90:	str	r0, [fp, #-40]	; 0xffffffd8
   14d94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14d98:	ldr	r0, [r0, #4]
   14d9c:	ldr	lr, [fp, #-28]	; 0xffffffe4
   14da0:	movw	r1, #0
   14da4:	cmp	lr, r1
   14da8:	movw	lr, #0
   14dac:	movne	lr, #1
   14db0:	tst	lr, #1
   14db4:	mov	lr, r1
   14db8:	moveq	lr, #1
   14dbc:	orr	r0, r0, lr
   14dc0:	str	r0, [sp, #44]	; 0x2c
   14dc4:	ldr	r2, [fp, #-20]	; 0xffffffec
   14dc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14dcc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14dd0:	ldr	r0, [r0]
   14dd4:	ldr	lr, [sp, #44]	; 0x2c
   14dd8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   14ddc:	add	ip, ip, #8
   14de0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14de4:	ldr	r4, [r4, #40]	; 0x28
   14de8:	ldr	r5, [fp, #-36]	; 0xffffffdc
   14dec:	ldr	r5, [r5, #44]	; 0x2c
   14df0:	str	r0, [sp, #28]
   14df4:	mov	r0, r1
   14df8:	ldr	r6, [sp, #28]
   14dfc:	str	r6, [sp]
   14e00:	str	lr, [sp, #4]
   14e04:	str	ip, [sp, #8]
   14e08:	str	r4, [sp, #12]
   14e0c:	str	r5, [sp, #16]
   14e10:	bl	135cc <close@plt+0x254c>
   14e14:	add	r0, r0, #1
   14e18:	str	r0, [sp, #40]	; 0x28
   14e1c:	ldr	r0, [sp, #40]	; 0x28
   14e20:	bl	163e0 <close@plt+0x5360>
   14e24:	str	r0, [sp, #36]	; 0x24
   14e28:	ldr	r0, [sp, #36]	; 0x24
   14e2c:	ldr	r1, [sp, #40]	; 0x28
   14e30:	ldr	r2, [fp, #-20]	; 0xffffffec
   14e34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14e38:	ldr	ip, [fp, #-36]	; 0xffffffdc
   14e3c:	ldr	ip, [ip]
   14e40:	ldr	lr, [sp, #44]	; 0x2c
   14e44:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14e48:	add	r4, r4, #8
   14e4c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   14e50:	ldr	r5, [r5, #40]	; 0x28
   14e54:	ldr	r6, [fp, #-36]	; 0xffffffdc
   14e58:	ldr	r6, [r6, #44]	; 0x2c
   14e5c:	str	ip, [sp]
   14e60:	str	lr, [sp, #4]
   14e64:	str	r4, [sp, #8]
   14e68:	str	r5, [sp, #12]
   14e6c:	str	r6, [sp, #16]
   14e70:	bl	135cc <close@plt+0x254c>
   14e74:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14e78:	str	r0, [sp, #24]
   14e7c:	str	r1, [sp, #20]
   14e80:	bl	10fc0 <__errno_location@plt>
   14e84:	ldr	r1, [sp, #20]
   14e88:	str	r1, [r0]
   14e8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14e90:	movw	r2, #0
   14e94:	cmp	r0, r2
   14e98:	beq	14eac <close@plt+0x3e2c>
   14e9c:	ldr	r0, [sp, #40]	; 0x28
   14ea0:	sub	r0, r0, #1
   14ea4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14ea8:	str	r0, [r1]
   14eac:	ldr	r0, [sp, #36]	; 0x24
   14eb0:	sub	sp, fp, #16
   14eb4:	pop	{r4, r5, r6, sl, fp, pc}
   14eb8:	push	{fp, lr}
   14ebc:	mov	fp, sp
   14ec0:	sub	sp, sp, #8
   14ec4:	movw	r0, #53496	; 0xd0f8
   14ec8:	movt	r0, #2
   14ecc:	ldr	r0, [r0]
   14ed0:	str	r0, [sp, #4]
   14ed4:	movw	r0, #1
   14ed8:	str	r0, [sp]
   14edc:	ldr	r0, [sp]
   14ee0:	movw	r1, #53500	; 0xd0fc
   14ee4:	movt	r1, #2
   14ee8:	ldr	r1, [r1]
   14eec:	cmp	r0, r1
   14ef0:	bge	14f18 <close@plt+0x3e98>
   14ef4:	ldr	r0, [sp, #4]
   14ef8:	ldr	r1, [sp]
   14efc:	add	r0, r0, r1, lsl #3
   14f00:	ldr	r0, [r0, #4]
   14f04:	bl	19a90 <close@plt+0x8a10>
   14f08:	ldr	r0, [sp]
   14f0c:	add	r0, r0, #1
   14f10:	str	r0, [sp]
   14f14:	b	14edc <close@plt+0x3e5c>
   14f18:	ldr	r0, [sp, #4]
   14f1c:	ldr	r0, [r0, #4]
   14f20:	movw	r1, #53680	; 0xd1b0
   14f24:	movt	r1, #2
   14f28:	cmp	r0, r1
   14f2c:	beq	14f58 <close@plt+0x3ed8>
   14f30:	ldr	r0, [sp, #4]
   14f34:	ldr	r0, [r0, #4]
   14f38:	bl	19a90 <close@plt+0x8a10>
   14f3c:	movw	r0, #256	; 0x100
   14f40:	movw	lr, #53504	; 0xd100
   14f44:	movt	lr, #2
   14f48:	str	r0, [lr]
   14f4c:	movw	r0, #53680	; 0xd1b0
   14f50:	movt	r0, #2
   14f54:	str	r0, [lr, #4]
   14f58:	ldr	r0, [sp, #4]
   14f5c:	movw	r1, #53504	; 0xd100
   14f60:	movt	r1, #2
   14f64:	cmp	r0, r1
   14f68:	beq	14f88 <close@plt+0x3f08>
   14f6c:	ldr	r0, [sp, #4]
   14f70:	bl	19a90 <close@plt+0x8a10>
   14f74:	movw	r0, #53496	; 0xd0f8
   14f78:	movt	r0, #2
   14f7c:	movw	lr, #53504	; 0xd100
   14f80:	movt	lr, #2
   14f84:	str	lr, [r0]
   14f88:	movw	r0, #53500	; 0xd0fc
   14f8c:	movt	r0, #2
   14f90:	movw	r1, #1
   14f94:	str	r1, [r0]
   14f98:	mov	sp, fp
   14f9c:	pop	{fp, pc}
   14fa0:	push	{fp, lr}
   14fa4:	mov	fp, sp
   14fa8:	sub	sp, sp, #8
   14fac:	str	r0, [sp, #4]
   14fb0:	str	r1, [sp]
   14fb4:	ldr	r0, [sp, #4]
   14fb8:	ldr	r1, [sp]
   14fbc:	mvn	r2, #0
   14fc0:	movw	r3, #53632	; 0xd180
   14fc4:	movt	r3, #2
   14fc8:	bl	14fd4 <close@plt+0x3f54>
   14fcc:	mov	sp, fp
   14fd0:	pop	{fp, pc}
   14fd4:	push	{r4, r5, r6, sl, fp, lr}
   14fd8:	add	fp, sp, #16
   14fdc:	sub	sp, sp, #88	; 0x58
   14fe0:	str	r0, [fp, #-20]	; 0xffffffec
   14fe4:	str	r1, [fp, #-24]	; 0xffffffe8
   14fe8:	str	r2, [fp, #-28]	; 0xffffffe4
   14fec:	str	r3, [fp, #-32]	; 0xffffffe0
   14ff0:	bl	10fc0 <__errno_location@plt>
   14ff4:	ldr	r1, [pc, #676]	; 152a0 <close@plt+0x4220>
   14ff8:	ldr	r0, [r0]
   14ffc:	str	r0, [fp, #-36]	; 0xffffffdc
   15000:	movw	r0, #53496	; 0xd0f8
   15004:	movt	r0, #2
   15008:	ldr	r0, [r0]
   1500c:	str	r0, [fp, #-40]	; 0xffffffd8
   15010:	str	r1, [fp, #-44]	; 0xffffffd4
   15014:	ldr	r0, [fp, #-20]	; 0xffffffec
   15018:	movw	r1, #0
   1501c:	cmp	r1, r0
   15020:	bgt	15034 <close@plt+0x3fb4>
   15024:	ldr	r0, [fp, #-20]	; 0xffffffec
   15028:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1502c:	cmp	r0, r1
   15030:	blt	15038 <close@plt+0x3fb8>
   15034:	bl	11068 <abort@plt>
   15038:	movw	r0, #53500	; 0xd0fc
   1503c:	movt	r0, #2
   15040:	ldr	r0, [r0]
   15044:	ldr	r1, [fp, #-20]	; 0xffffffec
   15048:	cmp	r0, r1
   1504c:	bgt	15144 <close@plt+0x40c4>
   15050:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15054:	movw	r1, #53504	; 0xd100
   15058:	movt	r1, #2
   1505c:	cmp	r0, r1
   15060:	movw	r0, #0
   15064:	moveq	r0, #1
   15068:	and	r0, r0, #1
   1506c:	strb	r0, [fp, #-45]	; 0xffffffd3
   15070:	movw	r0, #53500	; 0xd0fc
   15074:	movt	r0, #2
   15078:	ldr	r0, [r0]
   1507c:	str	r0, [sp, #52]	; 0x34
   15080:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   15084:	tst	r0, #1
   15088:	beq	15098 <close@plt+0x4018>
   1508c:	movw	r0, #0
   15090:	str	r0, [sp, #32]
   15094:	b	150a0 <close@plt+0x4020>
   15098:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1509c:	str	r0, [sp, #32]
   150a0:	ldr	r0, [sp, #32]
   150a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   150a8:	movw	r2, #53500	; 0xd0fc
   150ac:	movt	r2, #2
   150b0:	ldr	r2, [r2]
   150b4:	sub	r1, r1, r2
   150b8:	add	r2, r1, #1
   150bc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   150c0:	add	r1, sp, #52	; 0x34
   150c4:	movw	ip, #8
   150c8:	str	ip, [sp]
   150cc:	bl	1661c <close@plt+0x559c>
   150d0:	str	r0, [fp, #-40]	; 0xffffffd8
   150d4:	movw	r1, #53496	; 0xd0f8
   150d8:	movt	r1, #2
   150dc:	str	r0, [r1]
   150e0:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   150e4:	tst	r0, #1
   150e8:	beq	15108 <close@plt+0x4088>
   150ec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   150f0:	movw	r1, #53504	; 0xd100
   150f4:	movt	r1, #2
   150f8:	ldr	r2, [r1]
   150fc:	str	r2, [r0]
   15100:	ldr	r1, [r1, #4]
   15104:	str	r1, [r0, #4]
   15108:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1510c:	movw	r1, #53500	; 0xd0fc
   15110:	movt	r1, #2
   15114:	ldr	r1, [r1]
   15118:	add	r0, r0, r1, lsl #3
   1511c:	ldr	r2, [sp, #52]	; 0x34
   15120:	sub	r1, r2, r1
   15124:	lsl	r2, r1, #3
   15128:	movw	r1, #0
   1512c:	and	r1, r1, #255	; 0xff
   15130:	bl	10fd8 <memset@plt>
   15134:	ldr	r0, [sp, #52]	; 0x34
   15138:	movw	r1, #53500	; 0xd0fc
   1513c:	movt	r1, #2
   15140:	str	r0, [r1]
   15144:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15148:	ldr	r1, [fp, #-20]	; 0xffffffec
   1514c:	ldr	r0, [r0, r1, lsl #3]
   15150:	str	r0, [sp, #48]	; 0x30
   15154:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15158:	ldr	r1, [fp, #-20]	; 0xffffffec
   1515c:	add	r0, r0, r1, lsl #3
   15160:	ldr	r0, [r0, #4]
   15164:	str	r0, [sp, #44]	; 0x2c
   15168:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1516c:	ldr	r0, [r0, #4]
   15170:	orr	r0, r0, #1
   15174:	str	r0, [sp, #40]	; 0x28
   15178:	ldr	r0, [sp, #44]	; 0x2c
   1517c:	ldr	r1, [sp, #48]	; 0x30
   15180:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15184:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15188:	ldr	ip, [fp, #-32]	; 0xffffffe0
   1518c:	ldr	ip, [ip]
   15190:	ldr	lr, [sp, #40]	; 0x28
   15194:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15198:	add	r4, r4, #8
   1519c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   151a0:	ldr	r5, [r5, #40]	; 0x28
   151a4:	ldr	r6, [fp, #-32]	; 0xffffffe0
   151a8:	ldr	r6, [r6, #44]	; 0x2c
   151ac:	str	ip, [sp]
   151b0:	str	lr, [sp, #4]
   151b4:	str	r4, [sp, #8]
   151b8:	str	r5, [sp, #12]
   151bc:	str	r6, [sp, #16]
   151c0:	bl	135cc <close@plt+0x254c>
   151c4:	str	r0, [sp, #36]	; 0x24
   151c8:	ldr	r0, [sp, #48]	; 0x30
   151cc:	ldr	r1, [sp, #36]	; 0x24
   151d0:	cmp	r0, r1
   151d4:	bhi	15280 <close@plt+0x4200>
   151d8:	ldr	r0, [sp, #36]	; 0x24
   151dc:	add	r0, r0, #1
   151e0:	str	r0, [sp, #48]	; 0x30
   151e4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   151e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   151ec:	add	r1, r1, r2, lsl #3
   151f0:	str	r0, [r1]
   151f4:	ldr	r0, [sp, #44]	; 0x2c
   151f8:	movw	r1, #53680	; 0xd1b0
   151fc:	movt	r1, #2
   15200:	cmp	r0, r1
   15204:	beq	15210 <close@plt+0x4190>
   15208:	ldr	r0, [sp, #44]	; 0x2c
   1520c:	bl	19a90 <close@plt+0x8a10>
   15210:	ldr	r0, [sp, #48]	; 0x30
   15214:	bl	163e0 <close@plt+0x5360>
   15218:	mov	lr, r0
   1521c:	str	r0, [sp, #44]	; 0x2c
   15220:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15224:	ldr	r1, [fp, #-20]	; 0xffffffec
   15228:	add	r0, r0, r1, lsl #3
   1522c:	str	lr, [r0, #4]
   15230:	ldr	r0, [sp, #44]	; 0x2c
   15234:	ldr	r1, [sp, #48]	; 0x30
   15238:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1523c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15240:	ldr	lr, [fp, #-32]	; 0xffffffe0
   15244:	ldr	lr, [lr]
   15248:	ldr	ip, [sp, #40]	; 0x28
   1524c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15250:	add	r4, r4, #8
   15254:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15258:	ldr	r5, [r5, #40]	; 0x28
   1525c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15260:	ldr	r6, [r6, #44]	; 0x2c
   15264:	str	lr, [sp]
   15268:	str	ip, [sp, #4]
   1526c:	str	r4, [sp, #8]
   15270:	str	r5, [sp, #12]
   15274:	str	r6, [sp, #16]
   15278:	bl	135cc <close@plt+0x254c>
   1527c:	str	r0, [sp, #28]
   15280:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15284:	str	r0, [sp, #24]
   15288:	bl	10fc0 <__errno_location@plt>
   1528c:	ldr	lr, [sp, #24]
   15290:	str	lr, [r0]
   15294:	ldr	r0, [sp, #44]	; 0x2c
   15298:	sub	sp, fp, #16
   1529c:	pop	{r4, r5, r6, sl, fp, pc}
   152a0:	svcvc	0x00ffffff
   152a4:	push	{fp, lr}
   152a8:	mov	fp, sp
   152ac:	sub	sp, sp, #16
   152b0:	str	r0, [fp, #-4]
   152b4:	str	r1, [sp, #8]
   152b8:	str	r2, [sp, #4]
   152bc:	ldr	r0, [fp, #-4]
   152c0:	ldr	r1, [sp, #8]
   152c4:	ldr	r2, [sp, #4]
   152c8:	movw	r3, #53632	; 0xd180
   152cc:	movt	r3, #2
   152d0:	bl	14fd4 <close@plt+0x3f54>
   152d4:	mov	sp, fp
   152d8:	pop	{fp, pc}
   152dc:	push	{fp, lr}
   152e0:	mov	fp, sp
   152e4:	sub	sp, sp, #8
   152e8:	str	r0, [sp, #4]
   152ec:	ldr	r1, [sp, #4]
   152f0:	movw	r0, #0
   152f4:	bl	14fa0 <close@plt+0x3f20>
   152f8:	mov	sp, fp
   152fc:	pop	{fp, pc}
   15300:	push	{fp, lr}
   15304:	mov	fp, sp
   15308:	sub	sp, sp, #8
   1530c:	str	r0, [sp, #4]
   15310:	str	r1, [sp]
   15314:	ldr	r1, [sp, #4]
   15318:	ldr	r2, [sp]
   1531c:	movw	r0, #0
   15320:	bl	152a4 <close@plt+0x4224>
   15324:	mov	sp, fp
   15328:	pop	{fp, pc}
   1532c:	push	{fp, lr}
   15330:	mov	fp, sp
   15334:	sub	sp, sp, #64	; 0x40
   15338:	str	r0, [fp, #-4]
   1533c:	str	r1, [fp, #-8]
   15340:	str	r2, [fp, #-12]
   15344:	ldr	r1, [fp, #-8]
   15348:	add	r0, sp, #4
   1534c:	bl	1536c <close@plt+0x42ec>
   15350:	ldr	r0, [fp, #-4]
   15354:	ldr	r1, [fp, #-12]
   15358:	mvn	r2, #0
   1535c:	add	r3, sp, #4
   15360:	bl	14fd4 <close@plt+0x3f54>
   15364:	mov	sp, fp
   15368:	pop	{fp, pc}
   1536c:	push	{fp, lr}
   15370:	mov	fp, sp
   15374:	sub	sp, sp, #8
   15378:	str	r1, [sp, #4]
   1537c:	mov	r1, r0
   15380:	str	r0, [sp]
   15384:	mov	r0, r1
   15388:	movw	r1, #0
   1538c:	and	r1, r1, #255	; 0xff
   15390:	movw	r2, #48	; 0x30
   15394:	bl	10fd8 <memset@plt>
   15398:	ldr	r0, [sp, #4]
   1539c:	cmp	r0, #10
   153a0:	bne	153a8 <close@plt+0x4328>
   153a4:	bl	11068 <abort@plt>
   153a8:	ldr	r0, [sp, #4]
   153ac:	ldr	r1, [sp]
   153b0:	str	r0, [r1]
   153b4:	mov	sp, fp
   153b8:	pop	{fp, pc}
   153bc:	push	{fp, lr}
   153c0:	mov	fp, sp
   153c4:	sub	sp, sp, #64	; 0x40
   153c8:	str	r0, [fp, #-4]
   153cc:	str	r1, [fp, #-8]
   153d0:	str	r2, [fp, #-12]
   153d4:	str	r3, [fp, #-16]
   153d8:	ldr	r1, [fp, #-8]
   153dc:	mov	r0, sp
   153e0:	bl	1536c <close@plt+0x42ec>
   153e4:	ldr	r0, [fp, #-4]
   153e8:	ldr	r1, [fp, #-12]
   153ec:	ldr	r2, [fp, #-16]
   153f0:	mov	r3, sp
   153f4:	bl	14fd4 <close@plt+0x3f54>
   153f8:	mov	sp, fp
   153fc:	pop	{fp, pc}
   15400:	push	{fp, lr}
   15404:	mov	fp, sp
   15408:	sub	sp, sp, #8
   1540c:	str	r0, [sp, #4]
   15410:	str	r1, [sp]
   15414:	ldr	r1, [sp, #4]
   15418:	ldr	r2, [sp]
   1541c:	movw	r0, #0
   15420:	bl	1532c <close@plt+0x42ac>
   15424:	mov	sp, fp
   15428:	pop	{fp, pc}
   1542c:	push	{fp, lr}
   15430:	mov	fp, sp
   15434:	sub	sp, sp, #16
   15438:	str	r0, [fp, #-4]
   1543c:	str	r1, [sp, #8]
   15440:	str	r2, [sp, #4]
   15444:	ldr	r1, [fp, #-4]
   15448:	ldr	r2, [sp, #8]
   1544c:	ldr	r3, [sp, #4]
   15450:	movw	r0, #0
   15454:	bl	153bc <close@plt+0x433c>
   15458:	mov	sp, fp
   1545c:	pop	{fp, pc}
   15460:	push	{fp, lr}
   15464:	mov	fp, sp
   15468:	sub	sp, sp, #72	; 0x48
   1546c:	movw	r3, #53632	; 0xd180
   15470:	movt	r3, #2
   15474:	str	r0, [fp, #-4]
   15478:	str	r1, [fp, #-8]
   1547c:	strb	r2, [fp, #-9]
   15480:	add	r0, sp, #12
   15484:	mov	r1, r0
   15488:	str	r0, [sp, #8]
   1548c:	mov	r0, r1
   15490:	mov	r1, r3
   15494:	movw	r2, #48	; 0x30
   15498:	bl	10e94 <memcpy@plt>
   1549c:	ldr	r0, [sp, #8]
   154a0:	ldrb	r1, [fp, #-9]
   154a4:	movw	r2, #1
   154a8:	bl	13370 <close@plt+0x22f0>
   154ac:	ldr	r1, [fp, #-4]
   154b0:	ldr	r2, [fp, #-8]
   154b4:	movw	r3, #0
   154b8:	str	r0, [sp, #4]
   154bc:	mov	r0, r3
   154c0:	add	r3, sp, #12
   154c4:	bl	14fd4 <close@plt+0x3f54>
   154c8:	mov	sp, fp
   154cc:	pop	{fp, pc}
   154d0:	push	{fp, lr}
   154d4:	mov	fp, sp
   154d8:	sub	sp, sp, #8
   154dc:	str	r0, [sp, #4]
   154e0:	strb	r1, [sp, #3]
   154e4:	ldr	r0, [sp, #4]
   154e8:	mvn	r1, #0
   154ec:	ldrb	r2, [sp, #3]
   154f0:	bl	15460 <close@plt+0x43e0>
   154f4:	mov	sp, fp
   154f8:	pop	{fp, pc}
   154fc:	push	{fp, lr}
   15500:	mov	fp, sp
   15504:	sub	sp, sp, #8
   15508:	str	r0, [sp, #4]
   1550c:	ldr	r0, [sp, #4]
   15510:	movw	r1, #58	; 0x3a
   15514:	and	r1, r1, #255	; 0xff
   15518:	bl	154d0 <close@plt+0x4450>
   1551c:	mov	sp, fp
   15520:	pop	{fp, pc}
   15524:	push	{fp, lr}
   15528:	mov	fp, sp
   1552c:	sub	sp, sp, #8
   15530:	str	r0, [sp, #4]
   15534:	str	r1, [sp]
   15538:	ldr	r0, [sp, #4]
   1553c:	ldr	r1, [sp]
   15540:	movw	r2, #58	; 0x3a
   15544:	and	r2, r2, #255	; 0xff
   15548:	bl	15460 <close@plt+0x43e0>
   1554c:	mov	sp, fp
   15550:	pop	{fp, pc}
   15554:	push	{fp, lr}
   15558:	mov	fp, sp
   1555c:	sub	sp, sp, #120	; 0x78
   15560:	str	r0, [fp, #-4]
   15564:	str	r1, [fp, #-8]
   15568:	str	r2, [fp, #-12]
   1556c:	ldr	r1, [fp, #-8]
   15570:	add	r0, sp, #12
   15574:	bl	1536c <close@plt+0x42ec>
   15578:	add	r0, sp, #60	; 0x3c
   1557c:	mov	r1, r0
   15580:	add	r2, sp, #12
   15584:	str	r0, [sp, #8]
   15588:	mov	r0, r1
   1558c:	mov	r1, r2
   15590:	movw	r2, #48	; 0x30
   15594:	bl	10e94 <memcpy@plt>
   15598:	ldr	r0, [sp, #8]
   1559c:	movw	r1, #58	; 0x3a
   155a0:	and	r1, r1, #255	; 0xff
   155a4:	movw	r2, #1
   155a8:	bl	13370 <close@plt+0x22f0>
   155ac:	ldr	r1, [fp, #-4]
   155b0:	ldr	r2, [fp, #-12]
   155b4:	str	r0, [sp, #4]
   155b8:	mov	r0, r1
   155bc:	mov	r1, r2
   155c0:	mvn	r2, #0
   155c4:	add	r3, sp, #60	; 0x3c
   155c8:	bl	14fd4 <close@plt+0x3f54>
   155cc:	mov	sp, fp
   155d0:	pop	{fp, pc}
   155d4:	push	{fp, lr}
   155d8:	mov	fp, sp
   155dc:	sub	sp, sp, #24
   155e0:	str	r0, [fp, #-4]
   155e4:	str	r1, [fp, #-8]
   155e8:	str	r2, [sp, #12]
   155ec:	str	r3, [sp, #8]
   155f0:	ldr	r0, [fp, #-4]
   155f4:	ldr	r1, [fp, #-8]
   155f8:	ldr	r2, [sp, #12]
   155fc:	ldr	r3, [sp, #8]
   15600:	mvn	ip, #0
   15604:	str	ip, [sp]
   15608:	bl	15614 <close@plt+0x4594>
   1560c:	mov	sp, fp
   15610:	pop	{fp, pc}
   15614:	push	{fp, lr}
   15618:	mov	fp, sp
   1561c:	sub	sp, sp, #72	; 0x48
   15620:	ldr	ip, [fp, #8]
   15624:	movw	lr, #53632	; 0xd180
   15628:	movt	lr, #2
   1562c:	str	r0, [fp, #-4]
   15630:	str	r1, [fp, #-8]
   15634:	str	r2, [fp, #-12]
   15638:	str	r3, [fp, #-16]
   1563c:	add	r0, sp, #8
   15640:	mov	r1, r0
   15644:	str	r0, [sp, #4]
   15648:	mov	r0, r1
   1564c:	mov	r1, lr
   15650:	movw	r2, #48	; 0x30
   15654:	str	ip, [sp]
   15658:	bl	10e94 <memcpy@plt>
   1565c:	ldr	r1, [fp, #-8]
   15660:	ldr	r2, [fp, #-12]
   15664:	ldr	r0, [sp, #4]
   15668:	bl	13470 <close@plt+0x23f0>
   1566c:	ldr	r0, [fp, #-4]
   15670:	ldr	r1, [fp, #-16]
   15674:	ldr	r2, [fp, #8]
   15678:	add	r3, sp, #8
   1567c:	bl	14fd4 <close@plt+0x3f54>
   15680:	mov	sp, fp
   15684:	pop	{fp, pc}
   15688:	push	{fp, lr}
   1568c:	mov	fp, sp
   15690:	sub	sp, sp, #16
   15694:	str	r0, [fp, #-4]
   15698:	str	r1, [sp, #8]
   1569c:	str	r2, [sp, #4]
   156a0:	ldr	r1, [fp, #-4]
   156a4:	ldr	r2, [sp, #8]
   156a8:	ldr	r3, [sp, #4]
   156ac:	movw	r0, #0
   156b0:	bl	155d4 <close@plt+0x4554>
   156b4:	mov	sp, fp
   156b8:	pop	{fp, pc}
   156bc:	push	{fp, lr}
   156c0:	mov	fp, sp
   156c4:	sub	sp, sp, #24
   156c8:	str	r0, [fp, #-4]
   156cc:	str	r1, [fp, #-8]
   156d0:	str	r2, [sp, #12]
   156d4:	str	r3, [sp, #8]
   156d8:	ldr	r1, [fp, #-4]
   156dc:	ldr	r2, [fp, #-8]
   156e0:	ldr	r3, [sp, #12]
   156e4:	ldr	r0, [sp, #8]
   156e8:	movw	ip, #0
   156ec:	str	r0, [sp, #4]
   156f0:	mov	r0, ip
   156f4:	ldr	ip, [sp, #4]
   156f8:	str	ip, [sp]
   156fc:	bl	15614 <close@plt+0x4594>
   15700:	mov	sp, fp
   15704:	pop	{fp, pc}
   15708:	push	{fp, lr}
   1570c:	mov	fp, sp
   15710:	sub	sp, sp, #16
   15714:	str	r0, [fp, #-4]
   15718:	str	r1, [sp, #8]
   1571c:	str	r2, [sp, #4]
   15720:	ldr	r0, [fp, #-4]
   15724:	ldr	r1, [sp, #8]
   15728:	ldr	r2, [sp, #4]
   1572c:	movw	r3, #53512	; 0xd108
   15730:	movt	r3, #2
   15734:	bl	14fd4 <close@plt+0x3f54>
   15738:	mov	sp, fp
   1573c:	pop	{fp, pc}
   15740:	push	{fp, lr}
   15744:	mov	fp, sp
   15748:	sub	sp, sp, #8
   1574c:	str	r0, [sp, #4]
   15750:	str	r1, [sp]
   15754:	ldr	r1, [sp, #4]
   15758:	ldr	r2, [sp]
   1575c:	movw	r0, #0
   15760:	bl	15708 <close@plt+0x4688>
   15764:	mov	sp, fp
   15768:	pop	{fp, pc}
   1576c:	push	{fp, lr}
   15770:	mov	fp, sp
   15774:	sub	sp, sp, #8
   15778:	str	r0, [sp, #4]
   1577c:	str	r1, [sp]
   15780:	ldr	r0, [sp, #4]
   15784:	ldr	r1, [sp]
   15788:	mvn	r2, #0
   1578c:	bl	15708 <close@plt+0x4688>
   15790:	mov	sp, fp
   15794:	pop	{fp, pc}
   15798:	push	{fp, lr}
   1579c:	mov	fp, sp
   157a0:	sub	sp, sp, #8
   157a4:	str	r0, [sp, #4]
   157a8:	ldr	r1, [sp, #4]
   157ac:	movw	r0, #0
   157b0:	bl	1576c <close@plt+0x46ec>
   157b4:	mov	sp, fp
   157b8:	pop	{fp, pc}
   157bc:	push	{fp, lr}
   157c0:	mov	fp, sp
   157c4:	sub	sp, sp, #24
   157c8:	str	r0, [fp, #-8]
   157cc:	str	r1, [sp, #12]
   157d0:	ldr	r0, [fp, #-8]
   157d4:	bl	10f9c <gettext@plt>
   157d8:	str	r0, [sp, #8]
   157dc:	ldr	r0, [sp, #8]
   157e0:	ldr	r1, [fp, #-8]
   157e4:	cmp	r0, r1
   157e8:	beq	157f8 <close@plt+0x4778>
   157ec:	ldr	r0, [sp, #8]
   157f0:	str	r0, [fp, #-4]
   157f4:	b	158c4 <close@plt+0x4844>
   157f8:	bl	19ca4 <close@plt+0x8c24>
   157fc:	str	r0, [sp, #4]
   15800:	ldr	r0, [sp, #4]
   15804:	movw	r1, #50668	; 0xc5ec
   15808:	movt	r1, #1
   1580c:	bl	19528 <close@plt+0x84a8>
   15810:	cmp	r0, #0
   15814:	bne	1584c <close@plt+0x47cc>
   15818:	ldr	r0, [fp, #-8]
   1581c:	ldrb	r0, [r0]
   15820:	cmp	r0, #96	; 0x60
   15824:	movw	r0, #0
   15828:	moveq	r0, #1
   1582c:	tst	r0, #1
   15830:	movw	r0, #50678	; 0xc5f6
   15834:	movt	r0, #1
   15838:	movw	r1, #50674	; 0xc5f2
   1583c:	movt	r1, #1
   15840:	movne	r0, r1
   15844:	str	r0, [fp, #-4]
   15848:	b	158c4 <close@plt+0x4844>
   1584c:	ldr	r0, [sp, #4]
   15850:	movw	r1, #50682	; 0xc5fa
   15854:	movt	r1, #1
   15858:	bl	19528 <close@plt+0x84a8>
   1585c:	cmp	r0, #0
   15860:	bne	15898 <close@plt+0x4818>
   15864:	ldr	r0, [fp, #-8]
   15868:	ldrb	r0, [r0]
   1586c:	cmp	r0, #96	; 0x60
   15870:	movw	r0, #0
   15874:	moveq	r0, #1
   15878:	tst	r0, #1
   1587c:	movw	r0, #50694	; 0xc606
   15880:	movt	r0, #1
   15884:	movw	r1, #50690	; 0xc602
   15888:	movt	r1, #1
   1588c:	movne	r0, r1
   15890:	str	r0, [fp, #-4]
   15894:	b	158c4 <close@plt+0x4844>
   15898:	ldr	r0, [sp, #12]
   1589c:	cmp	r0, #9
   158a0:	movw	r0, #0
   158a4:	moveq	r0, #1
   158a8:	tst	r0, #1
   158ac:	movw	r0, #50666	; 0xc5ea
   158b0:	movt	r0, #1
   158b4:	movw	r1, #50662	; 0xc5e6
   158b8:	movt	r1, #1
   158bc:	movne	r0, r1
   158c0:	str	r0, [fp, #-4]
   158c4:	ldr	r0, [fp, #-4]
   158c8:	mov	sp, fp
   158cc:	pop	{fp, pc}
   158d0:	push	{fp, lr}
   158d4:	mov	fp, sp
   158d8:	sub	sp, sp, #16
   158dc:	str	r0, [fp, #-4]
   158e0:	str	r1, [sp, #8]
   158e4:	str	r2, [sp, #4]
   158e8:	ldr	r0, [fp, #-4]
   158ec:	ldr	r1, [sp, #8]
   158f0:	ldr	r2, [sp, #4]
   158f4:	bl	15900 <close@plt+0x4880>
   158f8:	mov	sp, fp
   158fc:	pop	{fp, pc}
   15900:	push	{fp, lr}
   15904:	mov	fp, sp
   15908:	sub	sp, sp, #24
   1590c:	str	r0, [fp, #-8]
   15910:	str	r1, [sp, #12]
   15914:	str	r2, [sp, #8]
   15918:	ldr	r0, [fp, #-8]
   1591c:	bl	15a00 <close@plt+0x4980>
   15920:	str	r0, [sp, #4]
   15924:	ldr	r0, [sp, #4]
   15928:	movw	r1, #0
   1592c:	cmp	r0, r1
   15930:	bne	15958 <close@plt+0x48d8>
   15934:	ldr	r0, [sp, #8]
   15938:	cmp	r0, #0
   1593c:	bls	1594c <close@plt+0x48cc>
   15940:	ldr	r0, [sp, #12]
   15944:	movw	r1, #0
   15948:	strb	r1, [r0]
   1594c:	movw	r0, #22
   15950:	str	r0, [fp, #-4]
   15954:	b	159d4 <close@plt+0x4954>
   15958:	ldr	r0, [sp, #4]
   1595c:	bl	10fa8 <strlen@plt>
   15960:	str	r0, [sp]
   15964:	ldr	r0, [sp]
   15968:	ldr	lr, [sp, #8]
   1596c:	cmp	r0, lr
   15970:	bcs	15994 <close@plt+0x4914>
   15974:	ldr	r0, [sp, #12]
   15978:	ldr	r1, [sp, #4]
   1597c:	ldr	r2, [sp]
   15980:	add	r2, r2, #1
   15984:	bl	10e94 <memcpy@plt>
   15988:	movw	r0, #0
   1598c:	str	r0, [fp, #-4]
   15990:	b	159d4 <close@plt+0x4954>
   15994:	ldr	r0, [sp, #8]
   15998:	cmp	r0, #0
   1599c:	bls	159cc <close@plt+0x494c>
   159a0:	ldr	r0, [sp, #12]
   159a4:	ldr	r1, [sp, #4]
   159a8:	ldr	r2, [sp, #8]
   159ac:	sub	r2, r2, #1
   159b0:	bl	10e94 <memcpy@plt>
   159b4:	ldr	r0, [sp, #12]
   159b8:	ldr	r1, [sp, #8]
   159bc:	sub	r1, r1, #1
   159c0:	add	r0, r0, r1
   159c4:	movw	r1, #0
   159c8:	strb	r1, [r0]
   159cc:	movw	r0, #34	; 0x22
   159d0:	str	r0, [fp, #-4]
   159d4:	ldr	r0, [fp, #-4]
   159d8:	mov	sp, fp
   159dc:	pop	{fp, pc}
   159e0:	push	{fp, lr}
   159e4:	mov	fp, sp
   159e8:	sub	sp, sp, #8
   159ec:	str	r0, [sp, #4]
   159f0:	ldr	r0, [sp, #4]
   159f4:	bl	15a00 <close@plt+0x4980>
   159f8:	mov	sp, fp
   159fc:	pop	{fp, pc}
   15a00:	push	{fp, lr}
   15a04:	mov	fp, sp
   15a08:	sub	sp, sp, #8
   15a0c:	str	r0, [sp, #4]
   15a10:	ldr	r0, [sp, #4]
   15a14:	movw	r1, #0
   15a18:	bl	11014 <setlocale@plt>
   15a1c:	str	r0, [sp]
   15a20:	ldr	r0, [sp]
   15a24:	mov	sp, fp
   15a28:	pop	{fp, pc}
   15a2c:	push	{fp, lr}
   15a30:	mov	fp, sp
   15a34:	sub	sp, sp, #8
   15a38:	str	r0, [sp, #4]
   15a3c:	ldr	r0, [sp, #4]
   15a40:	movw	r1, #0
   15a44:	movw	r2, #3
   15a48:	bl	196b0 <close@plt+0x8630>
   15a4c:	mov	sp, fp
   15a50:	pop	{fp, pc}
   15a54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a58:	add	fp, sp, #28
   15a5c:	sub	sp, sp, #260	; 0x104
   15a60:	ldr	ip, [fp, #12]
   15a64:	ldr	lr, [fp, #8]
   15a68:	str	r0, [fp, #-32]	; 0xffffffe0
   15a6c:	str	r1, [fp, #-36]	; 0xffffffdc
   15a70:	str	r2, [fp, #-40]	; 0xffffffd8
   15a74:	str	r3, [fp, #-44]	; 0xffffffd4
   15a78:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15a7c:	movw	r1, #0
   15a80:	cmp	r0, r1
   15a84:	str	lr, [fp, #-48]	; 0xffffffd0
   15a88:	str	ip, [fp, #-52]	; 0xffffffcc
   15a8c:	beq	15ac4 <close@plt+0x4a44>
   15a90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15a94:	ldr	r2, [fp, #-36]	; 0xffffffdc
   15a98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15a9c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15aa0:	movw	ip, #50784	; 0xc660
   15aa4:	movt	ip, #1
   15aa8:	str	r1, [fp, #-56]	; 0xffffffc8
   15aac:	mov	r1, ip
   15ab0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   15ab4:	str	ip, [sp]
   15ab8:	bl	10fb4 <fprintf@plt>
   15abc:	str	r0, [fp, #-60]	; 0xffffffc4
   15ac0:	b	15ae0 <close@plt+0x4a60>
   15ac4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15ac8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15acc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15ad0:	movw	r1, #50796	; 0xc66c
   15ad4:	movt	r1, #1
   15ad8:	bl	10fb4 <fprintf@plt>
   15adc:	str	r0, [fp, #-64]	; 0xffffffc0
   15ae0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15ae4:	movw	r1, #50803	; 0xc673
   15ae8:	movt	r1, #1
   15aec:	str	r0, [fp, #-68]	; 0xffffffbc
   15af0:	mov	r0, r1
   15af4:	bl	10f9c <gettext@plt>
   15af8:	movw	r1, #51521	; 0xc941
   15afc:	movt	r1, #1
   15b00:	movw	r3, #2022	; 0x7e6
   15b04:	ldr	lr, [fp, #-68]	; 0xffffffbc
   15b08:	str	r0, [fp, #-72]	; 0xffffffb8
   15b0c:	mov	r0, lr
   15b10:	ldr	r2, [fp, #-72]	; 0xffffffb8
   15b14:	bl	10fb4 <fprintf@plt>
   15b18:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15b1c:	movw	r2, #50145	; 0xc3e1
   15b20:	movt	r2, #1
   15b24:	str	r0, [fp, #-76]	; 0xffffffb4
   15b28:	mov	r0, r2
   15b2c:	str	r2, [fp, #-80]	; 0xffffffb0
   15b30:	bl	10e34 <fputs_unlocked@plt>
   15b34:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15b38:	movw	r2, #50807	; 0xc677
   15b3c:	movt	r2, #1
   15b40:	str	r0, [fp, #-84]	; 0xffffffac
   15b44:	mov	r0, r2
   15b48:	str	r1, [fp, #-88]	; 0xffffffa8
   15b4c:	bl	10f9c <gettext@plt>
   15b50:	movw	r2, #50978	; 0xc722
   15b54:	movt	r2, #1
   15b58:	ldr	r1, [fp, #-88]	; 0xffffffa8
   15b5c:	str	r0, [fp, #-92]	; 0xffffffa4
   15b60:	mov	r0, r1
   15b64:	ldr	r1, [fp, #-92]	; 0xffffffa4
   15b68:	bl	10fb4 <fprintf@plt>
   15b6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15b70:	ldr	r2, [fp, #-80]	; 0xffffffb0
   15b74:	str	r0, [fp, #-96]	; 0xffffffa0
   15b78:	mov	r0, r2
   15b7c:	bl	10e34 <fputs_unlocked@plt>
   15b80:	ldr	r1, [fp, #12]
   15b84:	cmp	r1, #9
   15b88:	str	r0, [fp, #-100]	; 0xffffff9c
   15b8c:	str	r1, [fp, #-104]	; 0xffffff98
   15b90:	bhi	15fd0 <close@plt+0x4f50>
   15b94:	add	r0, pc, #8
   15b98:	ldr	r1, [fp, #-104]	; 0xffffff98
   15b9c:	ldr	r0, [r0, r1, lsl #2]
   15ba0:	mov	pc, r0
   15ba4:	andeq	r5, r1, ip, asr #23
   15ba8:	ldrdeq	r5, [r1], -r0
   15bac:	andeq	r5, r1, ip, lsl #24
   15bb0:	andeq	r5, r1, r0, asr ip
   15bb4:	andeq	r5, r1, ip, lsr #25
   15bb8:	andeq	r5, r1, r4, lsl sp
   15bbc:	andeq	r5, r1, r8, lsl #27
   15bc0:	andeq	r5, r1, r8, lsl #28
   15bc4:	muleq	r1, r4, lr
   15bc8:	andeq	r5, r1, ip, lsr #30
   15bcc:	b	16070 <close@plt+0x4ff0>
   15bd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15bd4:	movw	r1, #51012	; 0xc744
   15bd8:	movt	r1, #1
   15bdc:	str	r0, [fp, #-108]	; 0xffffff94
   15be0:	mov	r0, r1
   15be4:	bl	10f9c <gettext@plt>
   15be8:	ldr	r1, [fp, #8]
   15bec:	ldr	r2, [r1]
   15bf0:	ldr	r1, [fp, #-108]	; 0xffffff94
   15bf4:	str	r0, [fp, #-112]	; 0xffffff90
   15bf8:	mov	r0, r1
   15bfc:	ldr	r1, [fp, #-112]	; 0xffffff90
   15c00:	bl	10fb4 <fprintf@plt>
   15c04:	str	r0, [fp, #-116]	; 0xffffff8c
   15c08:	b	16070 <close@plt+0x4ff0>
   15c0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15c10:	movw	r1, #51028	; 0xc754
   15c14:	movt	r1, #1
   15c18:	str	r0, [fp, #-120]	; 0xffffff88
   15c1c:	mov	r0, r1
   15c20:	bl	10f9c <gettext@plt>
   15c24:	ldr	r1, [fp, #8]
   15c28:	ldr	r2, [r1]
   15c2c:	ldr	r1, [fp, #8]
   15c30:	ldr	r3, [r1, #4]
   15c34:	ldr	r1, [fp, #-120]	; 0xffffff88
   15c38:	str	r0, [fp, #-124]	; 0xffffff84
   15c3c:	mov	r0, r1
   15c40:	ldr	r1, [fp, #-124]	; 0xffffff84
   15c44:	bl	10fb4 <fprintf@plt>
   15c48:	str	r0, [fp, #-128]	; 0xffffff80
   15c4c:	b	16070 <close@plt+0x4ff0>
   15c50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15c54:	movw	r1, #51051	; 0xc76b
   15c58:	movt	r1, #1
   15c5c:	str	r0, [fp, #-132]	; 0xffffff7c
   15c60:	mov	r0, r1
   15c64:	bl	10f9c <gettext@plt>
   15c68:	ldr	r1, [fp, #8]
   15c6c:	ldr	r2, [r1]
   15c70:	ldr	r1, [fp, #8]
   15c74:	ldr	r3, [r1, #4]
   15c78:	ldr	r1, [fp, #8]
   15c7c:	ldr	r1, [r1, #8]
   15c80:	ldr	lr, [fp, #-132]	; 0xffffff7c
   15c84:	str	r0, [fp, #-136]	; 0xffffff78
   15c88:	mov	r0, lr
   15c8c:	ldr	ip, [fp, #-136]	; 0xffffff78
   15c90:	str	r1, [fp, #-140]	; 0xffffff74
   15c94:	mov	r1, ip
   15c98:	ldr	r4, [fp, #-140]	; 0xffffff74
   15c9c:	str	r4, [sp]
   15ca0:	bl	10fb4 <fprintf@plt>
   15ca4:	str	r0, [sp, #144]	; 0x90
   15ca8:	b	16070 <close@plt+0x4ff0>
   15cac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15cb0:	movw	r1, #51079	; 0xc787
   15cb4:	movt	r1, #1
   15cb8:	str	r0, [sp, #140]	; 0x8c
   15cbc:	mov	r0, r1
   15cc0:	bl	10f9c <gettext@plt>
   15cc4:	ldr	r1, [fp, #8]
   15cc8:	ldr	r2, [r1]
   15ccc:	ldr	r1, [fp, #8]
   15cd0:	ldr	r3, [r1, #4]
   15cd4:	ldr	r1, [fp, #8]
   15cd8:	ldr	r1, [r1, #8]
   15cdc:	ldr	lr, [fp, #8]
   15ce0:	ldr	lr, [lr, #12]
   15ce4:	ldr	ip, [sp, #140]	; 0x8c
   15ce8:	str	r0, [sp, #136]	; 0x88
   15cec:	mov	r0, ip
   15cf0:	ldr	r4, [sp, #136]	; 0x88
   15cf4:	str	r1, [sp, #132]	; 0x84
   15cf8:	mov	r1, r4
   15cfc:	ldr	r5, [sp, #132]	; 0x84
   15d00:	str	r5, [sp]
   15d04:	str	lr, [sp, #4]
   15d08:	bl	10fb4 <fprintf@plt>
   15d0c:	str	r0, [sp, #128]	; 0x80
   15d10:	b	16070 <close@plt+0x4ff0>
   15d14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15d18:	movw	r1, #51111	; 0xc7a7
   15d1c:	movt	r1, #1
   15d20:	str	r0, [sp, #124]	; 0x7c
   15d24:	mov	r0, r1
   15d28:	bl	10f9c <gettext@plt>
   15d2c:	ldr	r1, [fp, #8]
   15d30:	ldr	r2, [r1]
   15d34:	ldr	r1, [fp, #8]
   15d38:	ldr	r3, [r1, #4]
   15d3c:	ldr	r1, [fp, #8]
   15d40:	ldr	r1, [r1, #8]
   15d44:	ldr	lr, [fp, #8]
   15d48:	ldr	lr, [lr, #12]
   15d4c:	ldr	ip, [fp, #8]
   15d50:	ldr	ip, [ip, #16]
   15d54:	ldr	r4, [sp, #124]	; 0x7c
   15d58:	str	r0, [sp, #120]	; 0x78
   15d5c:	mov	r0, r4
   15d60:	ldr	r5, [sp, #120]	; 0x78
   15d64:	str	r1, [sp, #116]	; 0x74
   15d68:	mov	r1, r5
   15d6c:	ldr	r6, [sp, #116]	; 0x74
   15d70:	str	r6, [sp]
   15d74:	str	lr, [sp, #4]
   15d78:	str	ip, [sp, #8]
   15d7c:	bl	10fb4 <fprintf@plt>
   15d80:	str	r0, [sp, #112]	; 0x70
   15d84:	b	16070 <close@plt+0x4ff0>
   15d88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15d8c:	movw	r1, #51147	; 0xc7cb
   15d90:	movt	r1, #1
   15d94:	str	r0, [sp, #108]	; 0x6c
   15d98:	mov	r0, r1
   15d9c:	bl	10f9c <gettext@plt>
   15da0:	ldr	r1, [fp, #8]
   15da4:	ldr	r2, [r1]
   15da8:	ldr	r1, [fp, #8]
   15dac:	ldr	r3, [r1, #4]
   15db0:	ldr	r1, [fp, #8]
   15db4:	ldr	r1, [r1, #8]
   15db8:	ldr	lr, [fp, #8]
   15dbc:	ldr	lr, [lr, #12]
   15dc0:	ldr	ip, [fp, #8]
   15dc4:	ldr	ip, [ip, #16]
   15dc8:	ldr	r4, [fp, #8]
   15dcc:	ldr	r4, [r4, #20]
   15dd0:	ldr	r5, [sp, #108]	; 0x6c
   15dd4:	str	r0, [sp, #104]	; 0x68
   15dd8:	mov	r0, r5
   15ddc:	ldr	r6, [sp, #104]	; 0x68
   15de0:	str	r1, [sp, #100]	; 0x64
   15de4:	mov	r1, r6
   15de8:	ldr	r7, [sp, #100]	; 0x64
   15dec:	str	r7, [sp]
   15df0:	str	lr, [sp, #4]
   15df4:	str	ip, [sp, #8]
   15df8:	str	r4, [sp, #12]
   15dfc:	bl	10fb4 <fprintf@plt>
   15e00:	str	r0, [sp, #96]	; 0x60
   15e04:	b	16070 <close@plt+0x4ff0>
   15e08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e0c:	movw	r1, #51187	; 0xc7f3
   15e10:	movt	r1, #1
   15e14:	str	r0, [sp, #92]	; 0x5c
   15e18:	mov	r0, r1
   15e1c:	bl	10f9c <gettext@plt>
   15e20:	ldr	r1, [fp, #8]
   15e24:	ldr	r2, [r1]
   15e28:	ldr	r1, [fp, #8]
   15e2c:	ldr	r3, [r1, #4]
   15e30:	ldr	r1, [fp, #8]
   15e34:	ldr	r1, [r1, #8]
   15e38:	ldr	lr, [fp, #8]
   15e3c:	ldr	lr, [lr, #12]
   15e40:	ldr	ip, [fp, #8]
   15e44:	ldr	ip, [ip, #16]
   15e48:	ldr	r4, [fp, #8]
   15e4c:	ldr	r4, [r4, #20]
   15e50:	ldr	r5, [fp, #8]
   15e54:	ldr	r5, [r5, #24]
   15e58:	ldr	r6, [sp, #92]	; 0x5c
   15e5c:	str	r0, [sp, #88]	; 0x58
   15e60:	mov	r0, r6
   15e64:	ldr	r7, [sp, #88]	; 0x58
   15e68:	str	r1, [sp, #84]	; 0x54
   15e6c:	mov	r1, r7
   15e70:	ldr	r8, [sp, #84]	; 0x54
   15e74:	str	r8, [sp]
   15e78:	str	lr, [sp, #4]
   15e7c:	str	ip, [sp, #8]
   15e80:	str	r4, [sp, #12]
   15e84:	str	r5, [sp, #16]
   15e88:	bl	10fb4 <fprintf@plt>
   15e8c:	str	r0, [sp, #80]	; 0x50
   15e90:	b	16070 <close@plt+0x4ff0>
   15e94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e98:	movw	r1, #51231	; 0xc81f
   15e9c:	movt	r1, #1
   15ea0:	str	r0, [sp, #76]	; 0x4c
   15ea4:	mov	r0, r1
   15ea8:	bl	10f9c <gettext@plt>
   15eac:	ldr	r1, [fp, #8]
   15eb0:	ldr	r2, [r1]
   15eb4:	ldr	r1, [fp, #8]
   15eb8:	ldr	r3, [r1, #4]
   15ebc:	ldr	r1, [fp, #8]
   15ec0:	ldr	r1, [r1, #8]
   15ec4:	ldr	lr, [fp, #8]
   15ec8:	ldr	lr, [lr, #12]
   15ecc:	ldr	ip, [fp, #8]
   15ed0:	ldr	ip, [ip, #16]
   15ed4:	ldr	r4, [fp, #8]
   15ed8:	ldr	r4, [r4, #20]
   15edc:	ldr	r5, [fp, #8]
   15ee0:	ldr	r5, [r5, #24]
   15ee4:	ldr	r6, [fp, #8]
   15ee8:	ldr	r6, [r6, #28]
   15eec:	ldr	r7, [sp, #76]	; 0x4c
   15ef0:	str	r0, [sp, #72]	; 0x48
   15ef4:	mov	r0, r7
   15ef8:	ldr	r8, [sp, #72]	; 0x48
   15efc:	str	r1, [sp, #68]	; 0x44
   15f00:	mov	r1, r8
   15f04:	ldr	r9, [sp, #68]	; 0x44
   15f08:	str	r9, [sp]
   15f0c:	str	lr, [sp, #4]
   15f10:	str	ip, [sp, #8]
   15f14:	str	r4, [sp, #12]
   15f18:	str	r5, [sp, #16]
   15f1c:	str	r6, [sp, #20]
   15f20:	bl	10fb4 <fprintf@plt>
   15f24:	str	r0, [sp, #64]	; 0x40
   15f28:	b	16070 <close@plt+0x4ff0>
   15f2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15f30:	movw	r1, #51279	; 0xc84f
   15f34:	movt	r1, #1
   15f38:	str	r0, [sp, #60]	; 0x3c
   15f3c:	mov	r0, r1
   15f40:	bl	10f9c <gettext@plt>
   15f44:	ldr	r1, [fp, #8]
   15f48:	ldr	r2, [r1]
   15f4c:	ldr	r1, [fp, #8]
   15f50:	ldr	r3, [r1, #4]
   15f54:	ldr	r1, [fp, #8]
   15f58:	ldr	r1, [r1, #8]
   15f5c:	ldr	lr, [fp, #8]
   15f60:	ldr	lr, [lr, #12]
   15f64:	ldr	ip, [fp, #8]
   15f68:	ldr	ip, [ip, #16]
   15f6c:	ldr	r4, [fp, #8]
   15f70:	ldr	r4, [r4, #20]
   15f74:	ldr	r5, [fp, #8]
   15f78:	ldr	r5, [r5, #24]
   15f7c:	ldr	r6, [fp, #8]
   15f80:	ldr	r6, [r6, #28]
   15f84:	ldr	r7, [fp, #8]
   15f88:	ldr	r7, [r7, #32]
   15f8c:	ldr	r8, [sp, #60]	; 0x3c
   15f90:	str	r0, [sp, #56]	; 0x38
   15f94:	mov	r0, r8
   15f98:	ldr	r9, [sp, #56]	; 0x38
   15f9c:	str	r1, [sp, #52]	; 0x34
   15fa0:	mov	r1, r9
   15fa4:	ldr	sl, [sp, #52]	; 0x34
   15fa8:	str	sl, [sp]
   15fac:	str	lr, [sp, #4]
   15fb0:	str	ip, [sp, #8]
   15fb4:	str	r4, [sp, #12]
   15fb8:	str	r5, [sp, #16]
   15fbc:	str	r6, [sp, #20]
   15fc0:	str	r7, [sp, #24]
   15fc4:	bl	10fb4 <fprintf@plt>
   15fc8:	str	r0, [sp, #48]	; 0x30
   15fcc:	b	16070 <close@plt+0x4ff0>
   15fd0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15fd4:	movw	r1, #51331	; 0xc883
   15fd8:	movt	r1, #1
   15fdc:	str	r0, [sp, #44]	; 0x2c
   15fe0:	mov	r0, r1
   15fe4:	bl	10f9c <gettext@plt>
   15fe8:	ldr	r1, [fp, #8]
   15fec:	ldr	r2, [r1]
   15ff0:	ldr	r1, [fp, #8]
   15ff4:	ldr	r3, [r1, #4]
   15ff8:	ldr	r1, [fp, #8]
   15ffc:	ldr	r1, [r1, #8]
   16000:	ldr	lr, [fp, #8]
   16004:	ldr	lr, [lr, #12]
   16008:	ldr	ip, [fp, #8]
   1600c:	ldr	ip, [ip, #16]
   16010:	ldr	r4, [fp, #8]
   16014:	ldr	r4, [r4, #20]
   16018:	ldr	r5, [fp, #8]
   1601c:	ldr	r5, [r5, #24]
   16020:	ldr	r6, [fp, #8]
   16024:	ldr	r6, [r6, #28]
   16028:	ldr	r7, [fp, #8]
   1602c:	ldr	r7, [r7, #32]
   16030:	ldr	r8, [sp, #44]	; 0x2c
   16034:	str	r0, [sp, #40]	; 0x28
   16038:	mov	r0, r8
   1603c:	ldr	r9, [sp, #40]	; 0x28
   16040:	str	r1, [sp, #36]	; 0x24
   16044:	mov	r1, r9
   16048:	ldr	sl, [sp, #36]	; 0x24
   1604c:	str	sl, [sp]
   16050:	str	lr, [sp, #4]
   16054:	str	ip, [sp, #8]
   16058:	str	r4, [sp, #12]
   1605c:	str	r5, [sp, #16]
   16060:	str	r6, [sp, #20]
   16064:	str	r7, [sp, #24]
   16068:	bl	10fb4 <fprintf@plt>
   1606c:	str	r0, [sp, #32]
   16070:	sub	sp, fp, #28
   16074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16078:	push	{fp, lr}
   1607c:	mov	fp, sp
   16080:	sub	sp, sp, #32
   16084:	ldr	ip, [fp, #8]
   16088:	str	r0, [fp, #-4]
   1608c:	str	r1, [fp, #-8]
   16090:	str	r2, [fp, #-12]
   16094:	str	r3, [sp, #16]
   16098:	movw	r0, #0
   1609c:	str	r0, [sp, #12]
   160a0:	str	ip, [sp, #8]
   160a4:	ldr	r0, [fp, #8]
   160a8:	ldr	r1, [sp, #12]
   160ac:	add	r0, r0, r1, lsl #2
   160b0:	ldr	r0, [r0]
   160b4:	movw	r1, #0
   160b8:	cmp	r0, r1
   160bc:	beq	160d4 <close@plt+0x5054>
   160c0:	b	160c4 <close@plt+0x5044>
   160c4:	ldr	r0, [sp, #12]
   160c8:	add	r0, r0, #1
   160cc:	str	r0, [sp, #12]
   160d0:	b	160a4 <close@plt+0x5024>
   160d4:	ldr	r0, [fp, #-4]
   160d8:	ldr	r1, [fp, #-8]
   160dc:	ldr	r2, [fp, #-12]
   160e0:	ldr	r3, [sp, #16]
   160e4:	ldr	ip, [fp, #8]
   160e8:	ldr	lr, [sp, #12]
   160ec:	str	ip, [sp]
   160f0:	str	lr, [sp, #4]
   160f4:	bl	15a54 <close@plt+0x49d4>
   160f8:	mov	sp, fp
   160fc:	pop	{fp, pc}
   16100:	push	{fp, lr}
   16104:	mov	fp, sp
   16108:	sub	sp, sp, #80	; 0x50
   1610c:	ldr	ip, [fp, #8]
   16110:	str	ip, [fp, #-4]
   16114:	str	r0, [fp, #-8]
   16118:	str	r1, [fp, #-12]
   1611c:	str	r2, [fp, #-16]
   16120:	str	r3, [fp, #-20]	; 0xffffffec
   16124:	movw	r0, #0
   16128:	str	r0, [fp, #-24]	; 0xffffffe8
   1612c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16130:	cmp	r0, #10
   16134:	movw	r0, #0
   16138:	str	r0, [sp, #12]
   1613c:	bcs	16174 <close@plt+0x50f4>
   16140:	ldr	r0, [fp, #-4]
   16144:	add	r1, r0, #4
   16148:	str	r1, [fp, #-4]
   1614c:	ldr	r0, [r0]
   16150:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16154:	add	r2, sp, #16
   16158:	add	r1, r2, r1, lsl #2
   1615c:	str	r0, [r1]
   16160:	movw	r1, #0
   16164:	cmp	r0, r1
   16168:	movw	r0, #0
   1616c:	movne	r0, #1
   16170:	str	r0, [sp, #12]
   16174:	ldr	r0, [sp, #12]
   16178:	tst	r0, #1
   1617c:	beq	16194 <close@plt+0x5114>
   16180:	b	16184 <close@plt+0x5104>
   16184:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16188:	add	r0, r0, #1
   1618c:	str	r0, [fp, #-24]	; 0xffffffe8
   16190:	b	1612c <close@plt+0x50ac>
   16194:	add	r0, sp, #16
   16198:	ldr	r1, [fp, #-8]
   1619c:	ldr	r2, [fp, #-12]
   161a0:	ldr	r3, [fp, #-16]
   161a4:	ldr	ip, [fp, #-20]	; 0xffffffec
   161a8:	ldr	lr, [fp, #-24]	; 0xffffffe8
   161ac:	str	r0, [sp, #8]
   161b0:	mov	r0, r1
   161b4:	mov	r1, r2
   161b8:	mov	r2, r3
   161bc:	mov	r3, ip
   161c0:	ldr	ip, [sp, #8]
   161c4:	str	ip, [sp]
   161c8:	str	lr, [sp, #4]
   161cc:	bl	15a54 <close@plt+0x49d4>
   161d0:	mov	sp, fp
   161d4:	pop	{fp, pc}
   161d8:	push	{fp, lr}
   161dc:	mov	fp, sp
   161e0:	sub	sp, sp, #32
   161e4:	str	r0, [fp, #-4]
   161e8:	str	r1, [fp, #-8]
   161ec:	str	r2, [fp, #-12]
   161f0:	str	r3, [sp, #16]
   161f4:	add	r0, fp, #8
   161f8:	str	r0, [sp, #12]
   161fc:	ldr	r0, [fp, #-4]
   16200:	ldr	r1, [fp, #-8]
   16204:	ldr	r2, [fp, #-12]
   16208:	ldr	r3, [sp, #16]
   1620c:	ldr	ip, [sp, #12]
   16210:	mov	lr, sp
   16214:	str	ip, [lr]
   16218:	bl	16100 <close@plt+0x5080>
   1621c:	add	r0, sp, #12
   16220:	str	r0, [sp, #8]
   16224:	mov	sp, fp
   16228:	pop	{fp, pc}
   1622c:	push	{fp, lr}
   16230:	mov	fp, sp
   16234:	sub	sp, sp, #16
   16238:	movw	r0, #53588	; 0xd154
   1623c:	movt	r0, #2
   16240:	ldr	r1, [r0]
   16244:	movw	r0, #50145	; 0xc3e1
   16248:	movt	r0, #1
   1624c:	bl	10e34 <fputs_unlocked@plt>
   16250:	movw	r1, #51391	; 0xc8bf
   16254:	movt	r1, #1
   16258:	str	r0, [fp, #-4]
   1625c:	mov	r0, r1
   16260:	bl	10f9c <gettext@plt>
   16264:	movw	r1, #51411	; 0xc8d3
   16268:	movt	r1, #1
   1626c:	bl	10e64 <printf@plt>
   16270:	movw	r1, #51433	; 0xc8e9
   16274:	movt	r1, #1
   16278:	str	r0, [sp, #8]
   1627c:	mov	r0, r1
   16280:	bl	10f9c <gettext@plt>
   16284:	movw	r1, #49728	; 0xc240
   16288:	movt	r1, #1
   1628c:	movw	r2, #49954	; 0xc322
   16290:	movt	r2, #1
   16294:	bl	10e64 <printf@plt>
   16298:	movw	r1, #51453	; 0xc8fd
   1629c:	movt	r1, #1
   162a0:	str	r0, [sp, #4]
   162a4:	mov	r0, r1
   162a8:	bl	10f9c <gettext@plt>
   162ac:	movw	r1, #51492	; 0xc924
   162b0:	movt	r1, #1
   162b4:	bl	10e64 <printf@plt>
   162b8:	str	r0, [sp]
   162bc:	mov	sp, fp
   162c0:	pop	{fp, pc}
   162c4:	push	{fp, lr}
   162c8:	mov	fp, sp
   162cc:	sub	sp, sp, #16
   162d0:	str	r0, [fp, #-4]
   162d4:	str	r1, [sp, #8]
   162d8:	str	r2, [sp, #4]
   162dc:	ldr	r0, [fp, #-4]
   162e0:	ldr	r1, [sp, #8]
   162e4:	ldr	r2, [sp, #4]
   162e8:	bl	162f4 <close@plt+0x5274>
   162ec:	mov	sp, fp
   162f0:	pop	{fp, pc}
   162f4:	push	{fp, lr}
   162f8:	mov	fp, sp
   162fc:	sub	sp, sp, #16
   16300:	str	r0, [fp, #-4]
   16304:	str	r1, [sp, #8]
   16308:	str	r2, [sp, #4]
   1630c:	ldr	r0, [fp, #-4]
   16310:	ldr	r1, [sp, #8]
   16314:	ldr	r2, [sp, #4]
   16318:	bl	1a058 <close@plt+0x8fd8>
   1631c:	str	r0, [sp]
   16320:	ldr	r0, [sp]
   16324:	movw	r1, #0
   16328:	cmp	r0, r1
   1632c:	bne	1635c <close@plt+0x52dc>
   16330:	ldr	r0, [fp, #-4]
   16334:	movw	r1, #0
   16338:	cmp	r0, r1
   1633c:	beq	16358 <close@plt+0x52d8>
   16340:	ldr	r0, [sp, #8]
   16344:	cmp	r0, #0
   16348:	beq	1635c <close@plt+0x52dc>
   1634c:	ldr	r0, [sp, #4]
   16350:	cmp	r0, #0
   16354:	beq	1635c <close@plt+0x52dc>
   16358:	bl	19144 <close@plt+0x80c4>
   1635c:	ldr	r0, [sp]
   16360:	mov	sp, fp
   16364:	pop	{fp, pc}
   16368:	push	{fp, lr}
   1636c:	mov	fp, sp
   16370:	sub	sp, sp, #8
   16374:	str	r0, [sp, #4]
   16378:	ldr	r0, [sp, #4]
   1637c:	bl	19414 <close@plt+0x8394>
   16380:	bl	1638c <close@plt+0x530c>
   16384:	mov	sp, fp
   16388:	pop	{fp, pc}
   1638c:	push	{fp, lr}
   16390:	mov	fp, sp
   16394:	sub	sp, sp, #8
   16398:	str	r0, [sp, #4]
   1639c:	ldr	r0, [sp, #4]
   163a0:	movw	r1, #0
   163a4:	cmp	r0, r1
   163a8:	bne	163b0 <close@plt+0x5330>
   163ac:	bl	19144 <close@plt+0x80c4>
   163b0:	ldr	r0, [sp, #4]
   163b4:	mov	sp, fp
   163b8:	pop	{fp, pc}
   163bc:	push	{fp, lr}
   163c0:	mov	fp, sp
   163c4:	sub	sp, sp, #8
   163c8:	str	r0, [sp, #4]
   163cc:	ldr	r0, [sp, #4]
   163d0:	bl	19aec <close@plt+0x8a6c>
   163d4:	bl	1638c <close@plt+0x530c>
   163d8:	mov	sp, fp
   163dc:	pop	{fp, pc}
   163e0:	push	{fp, lr}
   163e4:	mov	fp, sp
   163e8:	sub	sp, sp, #8
   163ec:	str	r0, [sp, #4]
   163f0:	ldr	r0, [sp, #4]
   163f4:	bl	16368 <close@plt+0x52e8>
   163f8:	mov	sp, fp
   163fc:	pop	{fp, pc}
   16400:	push	{fp, lr}
   16404:	mov	fp, sp
   16408:	sub	sp, sp, #16
   1640c:	str	r0, [fp, #-4]
   16410:	str	r1, [sp, #8]
   16414:	ldr	r0, [fp, #-4]
   16418:	ldr	r1, [sp, #8]
   1641c:	bl	19484 <close@plt+0x8404>
   16420:	str	r0, [sp, #4]
   16424:	ldr	r0, [sp, #4]
   16428:	movw	r1, #0
   1642c:	cmp	r0, r1
   16430:	bne	16454 <close@plt+0x53d4>
   16434:	ldr	r0, [fp, #-4]
   16438:	movw	r1, #0
   1643c:	cmp	r0, r1
   16440:	beq	16450 <close@plt+0x53d0>
   16444:	ldr	r0, [sp, #8]
   16448:	cmp	r0, #0
   1644c:	beq	16454 <close@plt+0x53d4>
   16450:	bl	19144 <close@plt+0x80c4>
   16454:	ldr	r0, [sp, #4]
   16458:	mov	sp, fp
   1645c:	pop	{fp, pc}
   16460:	push	{fp, lr}
   16464:	mov	fp, sp
   16468:	sub	sp, sp, #8
   1646c:	str	r0, [sp, #4]
   16470:	str	r1, [sp]
   16474:	ldr	r0, [sp, #4]
   16478:	ldr	r1, [sp]
   1647c:	bl	19b2c <close@plt+0x8aac>
   16480:	bl	1638c <close@plt+0x530c>
   16484:	mov	sp, fp
   16488:	pop	{fp, pc}
   1648c:	push	{fp, lr}
   16490:	mov	fp, sp
   16494:	sub	sp, sp, #16
   16498:	str	r0, [fp, #-4]
   1649c:	str	r1, [sp, #8]
   164a0:	str	r2, [sp, #4]
   164a4:	ldr	r0, [fp, #-4]
   164a8:	ldr	r1, [sp, #8]
   164ac:	ldr	r2, [sp, #4]
   164b0:	bl	19c24 <close@plt+0x8ba4>
   164b4:	bl	1638c <close@plt+0x530c>
   164b8:	mov	sp, fp
   164bc:	pop	{fp, pc}
   164c0:	push	{fp, lr}
   164c4:	mov	fp, sp
   164c8:	sub	sp, sp, #8
   164cc:	str	r0, [sp, #4]
   164d0:	str	r1, [sp]
   164d4:	ldr	r1, [sp, #4]
   164d8:	ldr	r2, [sp]
   164dc:	movw	r0, #0
   164e0:	bl	162f4 <close@plt+0x5274>
   164e4:	mov	sp, fp
   164e8:	pop	{fp, pc}
   164ec:	push	{fp, lr}
   164f0:	mov	fp, sp
   164f4:	sub	sp, sp, #8
   164f8:	str	r0, [sp, #4]
   164fc:	str	r1, [sp]
   16500:	ldr	r1, [sp, #4]
   16504:	ldr	r2, [sp]
   16508:	movw	r0, #0
   1650c:	bl	1648c <close@plt+0x540c>
   16510:	mov	sp, fp
   16514:	pop	{fp, pc}
   16518:	push	{fp, lr}
   1651c:	mov	fp, sp
   16520:	sub	sp, sp, #8
   16524:	str	r0, [sp, #4]
   16528:	str	r1, [sp]
   1652c:	ldr	r0, [sp, #4]
   16530:	ldr	r1, [sp]
   16534:	movw	r2, #1
   16538:	bl	16544 <close@plt+0x54c4>
   1653c:	mov	sp, fp
   16540:	pop	{fp, pc}
   16544:	push	{fp, lr}
   16548:	mov	fp, sp
   1654c:	sub	sp, sp, #16
   16550:	str	r0, [fp, #-4]
   16554:	str	r1, [sp, #8]
   16558:	str	r2, [sp, #4]
   1655c:	ldr	r0, [sp, #8]
   16560:	ldr	r0, [r0]
   16564:	str	r0, [sp]
   16568:	ldr	r0, [fp, #-4]
   1656c:	movw	r1, #0
   16570:	cmp	r0, r1
   16574:	bne	165c0 <close@plt+0x5540>
   16578:	ldr	r0, [sp]
   1657c:	cmp	r0, #0
   16580:	bne	165bc <close@plt+0x553c>
   16584:	ldr	r0, [sp, #4]
   16588:	movw	r1, #64	; 0x40
   1658c:	udiv	r0, r1, r0
   16590:	str	r0, [sp]
   16594:	ldr	r0, [sp]
   16598:	cmp	r0, #0
   1659c:	movw	r0, #0
   165a0:	movne	r0, #1
   165a4:	mvn	r1, #0
   165a8:	eor	r0, r0, r1
   165ac:	and	r0, r0, #1
   165b0:	ldr	r1, [sp]
   165b4:	add	r0, r1, r0
   165b8:	str	r0, [sp]
   165bc:	b	165f0 <close@plt+0x5570>
   165c0:	ldr	r0, [sp]
   165c4:	ldr	r1, [sp]
   165c8:	lsr	r1, r1, #1
   165cc:	add	r1, r1, #1
   165d0:	adds	r0, r0, r1
   165d4:	mov	r1, #0
   165d8:	adc	r1, r1, #0
   165dc:	str	r0, [sp]
   165e0:	tst	r1, #1
   165e4:	beq	165ec <close@plt+0x556c>
   165e8:	bl	19144 <close@plt+0x80c4>
   165ec:	b	165f0 <close@plt+0x5570>
   165f0:	ldr	r0, [fp, #-4]
   165f4:	ldr	r1, [sp]
   165f8:	ldr	r2, [sp, #4]
   165fc:	bl	162f4 <close@plt+0x5274>
   16600:	str	r0, [fp, #-4]
   16604:	ldr	r0, [sp]
   16608:	ldr	r1, [sp, #8]
   1660c:	str	r0, [r1]
   16610:	ldr	r0, [fp, #-4]
   16614:	mov	sp, fp
   16618:	pop	{fp, pc}
   1661c:	push	{fp, lr}
   16620:	mov	fp, sp
   16624:	sub	sp, sp, #376	; 0x178
   16628:	ldr	ip, [fp, #8]
   1662c:	str	r0, [fp, #-4]
   16630:	str	r1, [fp, #-8]
   16634:	str	r2, [fp, #-12]
   16638:	str	r3, [fp, #-16]
   1663c:	ldr	r0, [fp, #-8]
   16640:	ldr	r0, [r0]
   16644:	str	r0, [fp, #-20]	; 0xffffffec
   16648:	ldr	r0, [fp, #-20]	; 0xffffffec
   1664c:	ldr	r1, [fp, #-20]	; 0xffffffec
   16650:	asr	r1, r1, #1
   16654:	add	r1, r0, r1
   16658:	mov	r2, #1
   1665c:	cmp	r1, r0
   16660:	movwvc	r2, #0
   16664:	str	r1, [fp, #-24]	; 0xffffffe8
   16668:	tst	r2, #1
   1666c:	str	ip, [fp, #-36]	; 0xffffffdc
   16670:	beq	1667c <close@plt+0x55fc>
   16674:	ldr	r0, [pc, #4044]	; 17648 <close@plt+0x65c8>
   16678:	str	r0, [fp, #-24]	; 0xffffffe8
   1667c:	ldr	r0, [fp, #-16]
   16680:	movw	r1, #0
   16684:	cmp	r1, r0
   16688:	bgt	166a4 <close@plt+0x5624>
   1668c:	ldr	r0, [fp, #-16]
   16690:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16694:	cmp	r0, r1
   16698:	bge	166a4 <close@plt+0x5624>
   1669c:	ldr	r0, [fp, #-16]
   166a0:	str	r0, [fp, #-24]	; 0xffffffe8
   166a4:	b	16a7c <close@plt+0x59fc>
   166a8:	b	166ac <close@plt+0x562c>
   166ac:	ldr	r0, [fp, #8]
   166b0:	cmp	r0, #0
   166b4:	bge	167c8 <close@plt+0x5748>
   166b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166bc:	cmp	r0, #0
   166c0:	bge	1674c <close@plt+0x56cc>
   166c4:	b	166c8 <close@plt+0x5648>
   166c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   166cc:	ldr	r1, [fp, #8]
   166d0:	movw	r2, #127	; 0x7f
   166d4:	sdiv	r1, r2, r1
   166d8:	cmp	r0, r1
   166dc:	blt	16868 <close@plt+0x57e8>
   166e0:	b	16880 <close@plt+0x5800>
   166e4:	b	166e8 <close@plt+0x5668>
   166e8:	ldr	r0, [pc, #4076]	; 176dc <close@plt+0x665c>
   166ec:	ldr	r1, [fp, #8]
   166f0:	cmp	r1, r0
   166f4:	blt	1670c <close@plt+0x568c>
   166f8:	b	16718 <close@plt+0x5698>
   166fc:	ldr	r0, [fp, #8]
   16700:	movw	r1, #0
   16704:	cmp	r1, r0
   16708:	bge	16718 <close@plt+0x5698>
   1670c:	movw	r0, #0
   16710:	str	r0, [fp, #-40]	; 0xffffffd8
   16714:	b	16730 <close@plt+0x56b0>
   16718:	ldr	r0, [fp, #8]
   1671c:	movw	r1, #0
   16720:	sub	r0, r1, r0
   16724:	movw	r1, #127	; 0x7f
   16728:	sdiv	r0, r1, r0
   1672c:	str	r0, [fp, #-40]	; 0xffffffd8
   16730:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16734:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16738:	mvn	r2, #0
   1673c:	sub	r1, r2, r1
   16740:	cmp	r0, r1
   16744:	ble	16868 <close@plt+0x57e8>
   16748:	b	16880 <close@plt+0x5800>
   1674c:	b	16750 <close@plt+0x56d0>
   16750:	b	167ac <close@plt+0x572c>
   16754:	b	167ac <close@plt+0x572c>
   16758:	ldr	r0, [fp, #8]
   1675c:	cmn	r0, #1
   16760:	bne	167ac <close@plt+0x572c>
   16764:	b	16768 <close@plt+0x56e8>
   16768:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1676c:	mvn	r1, #127	; 0x7f
   16770:	add	r0, r0, r1
   16774:	movw	r1, #0
   16778:	cmp	r1, r0
   1677c:	blt	16868 <close@plt+0x57e8>
   16780:	b	16880 <close@plt+0x5800>
   16784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16788:	movw	r1, #0
   1678c:	cmp	r1, r0
   16790:	bge	16880 <close@plt+0x5800>
   16794:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16798:	sub	r0, r0, #1
   1679c:	movw	r1, #127	; 0x7f
   167a0:	cmp	r1, r0
   167a4:	blt	16868 <close@plt+0x57e8>
   167a8:	b	16880 <close@plt+0x5800>
   167ac:	ldr	r0, [fp, #8]
   167b0:	mvn	r1, #127	; 0x7f
   167b4:	sdiv	r0, r1, r0
   167b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   167bc:	cmp	r0, r1
   167c0:	blt	16868 <close@plt+0x57e8>
   167c4:	b	16880 <close@plt+0x5800>
   167c8:	ldr	r0, [fp, #8]
   167cc:	cmp	r0, #0
   167d0:	bne	167d8 <close@plt+0x5758>
   167d4:	b	16880 <close@plt+0x5800>
   167d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167dc:	cmp	r0, #0
   167e0:	bge	16850 <close@plt+0x57d0>
   167e4:	b	167e8 <close@plt+0x5768>
   167e8:	b	16834 <close@plt+0x57b4>
   167ec:	b	16834 <close@plt+0x57b4>
   167f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   167f4:	cmn	r0, #1
   167f8:	bne	16834 <close@plt+0x57b4>
   167fc:	b	16800 <close@plt+0x5780>
   16800:	ldr	r0, [fp, #8]
   16804:	mvn	r1, #127	; 0x7f
   16808:	add	r0, r0, r1
   1680c:	movw	r1, #0
   16810:	cmp	r1, r0
   16814:	blt	16868 <close@plt+0x57e8>
   16818:	b	16880 <close@plt+0x5800>
   1681c:	ldr	r0, [fp, #8]
   16820:	sub	r0, r0, #1
   16824:	movw	r1, #127	; 0x7f
   16828:	cmp	r1, r0
   1682c:	blt	16868 <close@plt+0x57e8>
   16830:	b	16880 <close@plt+0x5800>
   16834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16838:	mvn	r1, #127	; 0x7f
   1683c:	sdiv	r0, r1, r0
   16840:	ldr	r1, [fp, #8]
   16844:	cmp	r0, r1
   16848:	blt	16868 <close@plt+0x57e8>
   1684c:	b	16880 <close@plt+0x5800>
   16850:	ldr	r0, [fp, #8]
   16854:	movw	r1, #127	; 0x7f
   16858:	sdiv	r0, r1, r0
   1685c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16860:	cmp	r0, r1
   16864:	bge	16880 <close@plt+0x5800>
   16868:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1686c:	ldr	r1, [fp, #8]
   16870:	mul	r0, r0, r1
   16874:	sxtb	r0, r0
   16878:	str	r0, [fp, #-28]	; 0xffffffe4
   1687c:	b	17a94 <close@plt+0x6a14>
   16880:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16884:	ldr	r1, [fp, #8]
   16888:	mul	r0, r0, r1
   1688c:	sxtb	r0, r0
   16890:	str	r0, [fp, #-28]	; 0xffffffe4
   16894:	b	17aa4 <close@plt+0x6a24>
   16898:	ldr	r0, [fp, #8]
   1689c:	cmp	r0, #0
   168a0:	bge	169b0 <close@plt+0x5930>
   168a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168a8:	cmp	r0, #0
   168ac:	bge	16938 <close@plt+0x58b8>
   168b0:	b	168b4 <close@plt+0x5834>
   168b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   168b8:	ldr	r1, [fp, #8]
   168bc:	movw	r2, #255	; 0xff
   168c0:	sdiv	r1, r2, r1
   168c4:	cmp	r0, r1
   168c8:	blt	16a4c <close@plt+0x59cc>
   168cc:	b	16a64 <close@plt+0x59e4>
   168d0:	b	168d4 <close@plt+0x5854>
   168d4:	ldr	r0, [pc, #3584]	; 176dc <close@plt+0x665c>
   168d8:	ldr	r1, [fp, #8]
   168dc:	cmp	r1, r0
   168e0:	blt	168f8 <close@plt+0x5878>
   168e4:	b	16904 <close@plt+0x5884>
   168e8:	ldr	r0, [fp, #8]
   168ec:	movw	r1, #0
   168f0:	cmp	r1, r0
   168f4:	bge	16904 <close@plt+0x5884>
   168f8:	movw	r0, #0
   168fc:	str	r0, [fp, #-44]	; 0xffffffd4
   16900:	b	1691c <close@plt+0x589c>
   16904:	ldr	r0, [fp, #8]
   16908:	movw	r1, #0
   1690c:	sub	r0, r1, r0
   16910:	movw	r1, #255	; 0xff
   16914:	sdiv	r0, r1, r0
   16918:	str	r0, [fp, #-44]	; 0xffffffd4
   1691c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16920:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16924:	mvn	r2, #0
   16928:	sub	r1, r2, r1
   1692c:	cmp	r0, r1
   16930:	ble	16a4c <close@plt+0x59cc>
   16934:	b	16a64 <close@plt+0x59e4>
   16938:	b	1693c <close@plt+0x58bc>
   1693c:	b	16994 <close@plt+0x5914>
   16940:	b	16994 <close@plt+0x5914>
   16944:	ldr	r0, [fp, #8]
   16948:	cmn	r0, #1
   1694c:	bne	16994 <close@plt+0x5914>
   16950:	b	16954 <close@plt+0x58d4>
   16954:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16958:	add	r0, r0, #0
   1695c:	movw	r1, #0
   16960:	cmp	r1, r0
   16964:	blt	16a4c <close@plt+0x59cc>
   16968:	b	16a64 <close@plt+0x59e4>
   1696c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16970:	movw	r1, #0
   16974:	cmp	r1, r0
   16978:	bge	16a64 <close@plt+0x59e4>
   1697c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16980:	sub	r0, r0, #1
   16984:	mvn	r1, #0
   16988:	cmp	r1, r0
   1698c:	blt	16a4c <close@plt+0x59cc>
   16990:	b	16a64 <close@plt+0x59e4>
   16994:	ldr	r0, [fp, #8]
   16998:	movw	r1, #0
   1699c:	sdiv	r0, r1, r0
   169a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   169a4:	cmp	r0, r1
   169a8:	blt	16a4c <close@plt+0x59cc>
   169ac:	b	16a64 <close@plt+0x59e4>
   169b0:	ldr	r0, [fp, #8]
   169b4:	cmp	r0, #0
   169b8:	bne	169c0 <close@plt+0x5940>
   169bc:	b	16a64 <close@plt+0x59e4>
   169c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   169c4:	cmp	r0, #0
   169c8:	bge	16a34 <close@plt+0x59b4>
   169cc:	b	169d0 <close@plt+0x5950>
   169d0:	b	16a18 <close@plt+0x5998>
   169d4:	b	16a18 <close@plt+0x5998>
   169d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   169dc:	cmn	r0, #1
   169e0:	bne	16a18 <close@plt+0x5998>
   169e4:	b	169e8 <close@plt+0x5968>
   169e8:	ldr	r0, [fp, #8]
   169ec:	add	r0, r0, #0
   169f0:	movw	r1, #0
   169f4:	cmp	r1, r0
   169f8:	blt	16a4c <close@plt+0x59cc>
   169fc:	b	16a64 <close@plt+0x59e4>
   16a00:	ldr	r0, [fp, #8]
   16a04:	sub	r0, r0, #1
   16a08:	mvn	r1, #0
   16a0c:	cmp	r1, r0
   16a10:	blt	16a4c <close@plt+0x59cc>
   16a14:	b	16a64 <close@plt+0x59e4>
   16a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a1c:	movw	r1, #0
   16a20:	sdiv	r0, r1, r0
   16a24:	ldr	r1, [fp, #8]
   16a28:	cmp	r0, r1
   16a2c:	blt	16a4c <close@plt+0x59cc>
   16a30:	b	16a64 <close@plt+0x59e4>
   16a34:	ldr	r0, [fp, #8]
   16a38:	movw	r1, #255	; 0xff
   16a3c:	sdiv	r0, r1, r0
   16a40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16a44:	cmp	r0, r1
   16a48:	bge	16a64 <close@plt+0x59e4>
   16a4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a50:	ldr	r1, [fp, #8]
   16a54:	mul	r0, r0, r1
   16a58:	and	r0, r0, #255	; 0xff
   16a5c:	str	r0, [fp, #-28]	; 0xffffffe4
   16a60:	b	17a94 <close@plt+0x6a14>
   16a64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a68:	ldr	r1, [fp, #8]
   16a6c:	mul	r0, r0, r1
   16a70:	and	r0, r0, #255	; 0xff
   16a74:	str	r0, [fp, #-28]	; 0xffffffe4
   16a78:	b	17aa4 <close@plt+0x6a24>
   16a7c:	b	16e54 <close@plt+0x5dd4>
   16a80:	b	16a84 <close@plt+0x5a04>
   16a84:	ldr	r0, [fp, #8]
   16a88:	cmp	r0, #0
   16a8c:	bge	16ba0 <close@plt+0x5b20>
   16a90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a94:	cmp	r0, #0
   16a98:	bge	16b24 <close@plt+0x5aa4>
   16a9c:	b	16aa0 <close@plt+0x5a20>
   16aa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16aa4:	ldr	r1, [fp, #8]
   16aa8:	movw	r2, #32767	; 0x7fff
   16aac:	sdiv	r1, r2, r1
   16ab0:	cmp	r0, r1
   16ab4:	blt	16c40 <close@plt+0x5bc0>
   16ab8:	b	16c58 <close@plt+0x5bd8>
   16abc:	b	16ac0 <close@plt+0x5a40>
   16ac0:	ldr	r0, [pc, #3092]	; 176dc <close@plt+0x665c>
   16ac4:	ldr	r1, [fp, #8]
   16ac8:	cmp	r1, r0
   16acc:	blt	16ae4 <close@plt+0x5a64>
   16ad0:	b	16af0 <close@plt+0x5a70>
   16ad4:	ldr	r0, [fp, #8]
   16ad8:	movw	r1, #0
   16adc:	cmp	r1, r0
   16ae0:	bge	16af0 <close@plt+0x5a70>
   16ae4:	movw	r0, #0
   16ae8:	str	r0, [fp, #-48]	; 0xffffffd0
   16aec:	b	16b08 <close@plt+0x5a88>
   16af0:	ldr	r0, [fp, #8]
   16af4:	movw	r1, #0
   16af8:	sub	r0, r1, r0
   16afc:	movw	r1, #32767	; 0x7fff
   16b00:	sdiv	r0, r1, r0
   16b04:	str	r0, [fp, #-48]	; 0xffffffd0
   16b08:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16b0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16b10:	mvn	r2, #0
   16b14:	sub	r1, r2, r1
   16b18:	cmp	r0, r1
   16b1c:	ble	16c40 <close@plt+0x5bc0>
   16b20:	b	16c58 <close@plt+0x5bd8>
   16b24:	b	16b28 <close@plt+0x5aa8>
   16b28:	b	16b84 <close@plt+0x5b04>
   16b2c:	b	16b84 <close@plt+0x5b04>
   16b30:	ldr	r0, [fp, #8]
   16b34:	cmn	r0, #1
   16b38:	bne	16b84 <close@plt+0x5b04>
   16b3c:	b	16b40 <close@plt+0x5ac0>
   16b40:	ldr	r0, [pc, #3928]	; 17aa0 <close@plt+0x6a20>
   16b44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16b48:	add	r0, r1, r0
   16b4c:	movw	r1, #0
   16b50:	cmp	r1, r0
   16b54:	blt	16c40 <close@plt+0x5bc0>
   16b58:	b	16c58 <close@plt+0x5bd8>
   16b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b60:	movw	r1, #0
   16b64:	cmp	r1, r0
   16b68:	bge	16c58 <close@plt+0x5bd8>
   16b6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b70:	sub	r0, r0, #1
   16b74:	movw	r1, #32767	; 0x7fff
   16b78:	cmp	r1, r0
   16b7c:	blt	16c40 <close@plt+0x5bc0>
   16b80:	b	16c58 <close@plt+0x5bd8>
   16b84:	ldr	r0, [pc, #3860]	; 17aa0 <close@plt+0x6a20>
   16b88:	ldr	r1, [fp, #8]
   16b8c:	sdiv	r0, r0, r1
   16b90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16b94:	cmp	r0, r1
   16b98:	blt	16c40 <close@plt+0x5bc0>
   16b9c:	b	16c58 <close@plt+0x5bd8>
   16ba0:	ldr	r0, [fp, #8]
   16ba4:	cmp	r0, #0
   16ba8:	bne	16bb0 <close@plt+0x5b30>
   16bac:	b	16c58 <close@plt+0x5bd8>
   16bb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bb4:	cmp	r0, #0
   16bb8:	bge	16c28 <close@plt+0x5ba8>
   16bbc:	b	16bc0 <close@plt+0x5b40>
   16bc0:	b	16c0c <close@plt+0x5b8c>
   16bc4:	b	16c0c <close@plt+0x5b8c>
   16bc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16bcc:	cmn	r0, #1
   16bd0:	bne	16c0c <close@plt+0x5b8c>
   16bd4:	b	16bd8 <close@plt+0x5b58>
   16bd8:	ldr	r0, [pc, #3776]	; 17aa0 <close@plt+0x6a20>
   16bdc:	ldr	r1, [fp, #8]
   16be0:	add	r0, r1, r0
   16be4:	movw	r1, #0
   16be8:	cmp	r1, r0
   16bec:	blt	16c40 <close@plt+0x5bc0>
   16bf0:	b	16c58 <close@plt+0x5bd8>
   16bf4:	ldr	r0, [fp, #8]
   16bf8:	sub	r0, r0, #1
   16bfc:	movw	r1, #32767	; 0x7fff
   16c00:	cmp	r1, r0
   16c04:	blt	16c40 <close@plt+0x5bc0>
   16c08:	b	16c58 <close@plt+0x5bd8>
   16c0c:	ldr	r0, [pc, #3724]	; 17aa0 <close@plt+0x6a20>
   16c10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16c14:	sdiv	r0, r0, r1
   16c18:	ldr	r1, [fp, #8]
   16c1c:	cmp	r0, r1
   16c20:	blt	16c40 <close@plt+0x5bc0>
   16c24:	b	16c58 <close@plt+0x5bd8>
   16c28:	ldr	r0, [fp, #8]
   16c2c:	movw	r1, #32767	; 0x7fff
   16c30:	sdiv	r0, r1, r0
   16c34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16c38:	cmp	r0, r1
   16c3c:	bge	16c58 <close@plt+0x5bd8>
   16c40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c44:	ldr	r1, [fp, #8]
   16c48:	mul	r0, r0, r1
   16c4c:	sxth	r0, r0
   16c50:	str	r0, [fp, #-28]	; 0xffffffe4
   16c54:	b	17a94 <close@plt+0x6a14>
   16c58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c5c:	ldr	r1, [fp, #8]
   16c60:	mul	r0, r0, r1
   16c64:	sxth	r0, r0
   16c68:	str	r0, [fp, #-28]	; 0xffffffe4
   16c6c:	b	17aa4 <close@plt+0x6a24>
   16c70:	ldr	r0, [fp, #8]
   16c74:	cmp	r0, #0
   16c78:	bge	16d88 <close@plt+0x5d08>
   16c7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c80:	cmp	r0, #0
   16c84:	bge	16d10 <close@plt+0x5c90>
   16c88:	b	16c8c <close@plt+0x5c0c>
   16c8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16c90:	ldr	r1, [fp, #8]
   16c94:	movw	r2, #65535	; 0xffff
   16c98:	sdiv	r1, r2, r1
   16c9c:	cmp	r0, r1
   16ca0:	blt	16e24 <close@plt+0x5da4>
   16ca4:	b	16e3c <close@plt+0x5dbc>
   16ca8:	b	16cac <close@plt+0x5c2c>
   16cac:	ldr	r0, [pc, #2600]	; 176dc <close@plt+0x665c>
   16cb0:	ldr	r1, [fp, #8]
   16cb4:	cmp	r1, r0
   16cb8:	blt	16cd0 <close@plt+0x5c50>
   16cbc:	b	16cdc <close@plt+0x5c5c>
   16cc0:	ldr	r0, [fp, #8]
   16cc4:	movw	r1, #0
   16cc8:	cmp	r1, r0
   16ccc:	bge	16cdc <close@plt+0x5c5c>
   16cd0:	movw	r0, #0
   16cd4:	str	r0, [fp, #-52]	; 0xffffffcc
   16cd8:	b	16cf4 <close@plt+0x5c74>
   16cdc:	ldr	r0, [fp, #8]
   16ce0:	movw	r1, #0
   16ce4:	sub	r0, r1, r0
   16ce8:	movw	r1, #65535	; 0xffff
   16cec:	sdiv	r0, r1, r0
   16cf0:	str	r0, [fp, #-52]	; 0xffffffcc
   16cf4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16cf8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16cfc:	mvn	r2, #0
   16d00:	sub	r1, r2, r1
   16d04:	cmp	r0, r1
   16d08:	ble	16e24 <close@plt+0x5da4>
   16d0c:	b	16e3c <close@plt+0x5dbc>
   16d10:	b	16d14 <close@plt+0x5c94>
   16d14:	b	16d6c <close@plt+0x5cec>
   16d18:	b	16d6c <close@plt+0x5cec>
   16d1c:	ldr	r0, [fp, #8]
   16d20:	cmn	r0, #1
   16d24:	bne	16d6c <close@plt+0x5cec>
   16d28:	b	16d2c <close@plt+0x5cac>
   16d2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d30:	add	r0, r0, #0
   16d34:	movw	r1, #0
   16d38:	cmp	r1, r0
   16d3c:	blt	16e24 <close@plt+0x5da4>
   16d40:	b	16e3c <close@plt+0x5dbc>
   16d44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d48:	movw	r1, #0
   16d4c:	cmp	r1, r0
   16d50:	bge	16e3c <close@plt+0x5dbc>
   16d54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d58:	sub	r0, r0, #1
   16d5c:	mvn	r1, #0
   16d60:	cmp	r1, r0
   16d64:	blt	16e24 <close@plt+0x5da4>
   16d68:	b	16e3c <close@plt+0x5dbc>
   16d6c:	ldr	r0, [fp, #8]
   16d70:	movw	r1, #0
   16d74:	sdiv	r0, r1, r0
   16d78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16d7c:	cmp	r0, r1
   16d80:	blt	16e24 <close@plt+0x5da4>
   16d84:	b	16e3c <close@plt+0x5dbc>
   16d88:	ldr	r0, [fp, #8]
   16d8c:	cmp	r0, #0
   16d90:	bne	16d98 <close@plt+0x5d18>
   16d94:	b	16e3c <close@plt+0x5dbc>
   16d98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d9c:	cmp	r0, #0
   16da0:	bge	16e0c <close@plt+0x5d8c>
   16da4:	b	16da8 <close@plt+0x5d28>
   16da8:	b	16df0 <close@plt+0x5d70>
   16dac:	b	16df0 <close@plt+0x5d70>
   16db0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16db4:	cmn	r0, #1
   16db8:	bne	16df0 <close@plt+0x5d70>
   16dbc:	b	16dc0 <close@plt+0x5d40>
   16dc0:	ldr	r0, [fp, #8]
   16dc4:	add	r0, r0, #0
   16dc8:	movw	r1, #0
   16dcc:	cmp	r1, r0
   16dd0:	blt	16e24 <close@plt+0x5da4>
   16dd4:	b	16e3c <close@plt+0x5dbc>
   16dd8:	ldr	r0, [fp, #8]
   16ddc:	sub	r0, r0, #1
   16de0:	mvn	r1, #0
   16de4:	cmp	r1, r0
   16de8:	blt	16e24 <close@plt+0x5da4>
   16dec:	b	16e3c <close@plt+0x5dbc>
   16df0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16df4:	movw	r1, #0
   16df8:	sdiv	r0, r1, r0
   16dfc:	ldr	r1, [fp, #8]
   16e00:	cmp	r0, r1
   16e04:	blt	16e24 <close@plt+0x5da4>
   16e08:	b	16e3c <close@plt+0x5dbc>
   16e0c:	ldr	r0, [fp, #8]
   16e10:	movw	r1, #65535	; 0xffff
   16e14:	sdiv	r0, r1, r0
   16e18:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16e1c:	cmp	r0, r1
   16e20:	bge	16e3c <close@plt+0x5dbc>
   16e24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e28:	ldr	r1, [fp, #8]
   16e2c:	mul	r0, r0, r1
   16e30:	uxth	r0, r0
   16e34:	str	r0, [fp, #-28]	; 0xffffffe4
   16e38:	b	17a94 <close@plt+0x6a14>
   16e3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e40:	ldr	r1, [fp, #8]
   16e44:	mul	r0, r0, r1
   16e48:	uxth	r0, r0
   16e4c:	str	r0, [fp, #-28]	; 0xffffffe4
   16e50:	b	17aa4 <close@plt+0x6a24>
   16e54:	b	16e58 <close@plt+0x5dd8>
   16e58:	b	16e5c <close@plt+0x5ddc>
   16e5c:	ldr	r0, [fp, #8]
   16e60:	cmp	r0, #0
   16e64:	bge	16f68 <close@plt+0x5ee8>
   16e68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e6c:	cmp	r0, #0
   16e70:	bge	16efc <close@plt+0x5e7c>
   16e74:	b	16e78 <close@plt+0x5df8>
   16e78:	ldr	r0, [pc, #1992]	; 17648 <close@plt+0x65c8>
   16e7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16e80:	ldr	r2, [fp, #8]
   16e84:	sdiv	r0, r0, r2
   16e88:	cmp	r1, r0
   16e8c:	blt	16ff8 <close@plt+0x5f78>
   16e90:	b	1700c <close@plt+0x5f8c>
   16e94:	b	16e98 <close@plt+0x5e18>
   16e98:	ldr	r0, [pc, #2108]	; 176dc <close@plt+0x665c>
   16e9c:	ldr	r1, [fp, #8]
   16ea0:	cmp	r1, r0
   16ea4:	blt	16ebc <close@plt+0x5e3c>
   16ea8:	b	16ec8 <close@plt+0x5e48>
   16eac:	ldr	r0, [fp, #8]
   16eb0:	movw	r1, #0
   16eb4:	cmp	r1, r0
   16eb8:	bge	16ec8 <close@plt+0x5e48>
   16ebc:	movw	r0, #0
   16ec0:	str	r0, [fp, #-56]	; 0xffffffc8
   16ec4:	b	16ee0 <close@plt+0x5e60>
   16ec8:	ldr	r0, [pc, #1912]	; 17648 <close@plt+0x65c8>
   16ecc:	ldr	r1, [fp, #8]
   16ed0:	movw	r2, #0
   16ed4:	sub	r1, r2, r1
   16ed8:	sdiv	r0, r0, r1
   16edc:	str	r0, [fp, #-56]	; 0xffffffc8
   16ee0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16ee4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ee8:	mvn	r2, #0
   16eec:	sub	r1, r2, r1
   16ef0:	cmp	r0, r1
   16ef4:	ble	16ff8 <close@plt+0x5f78>
   16ef8:	b	1700c <close@plt+0x5f8c>
   16efc:	ldr	r0, [fp, #8]
   16f00:	cmn	r0, #1
   16f04:	bne	16f4c <close@plt+0x5ecc>
   16f08:	b	16f0c <close@plt+0x5e8c>
   16f0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f10:	add	r0, r0, #-2147483648	; 0x80000000
   16f14:	movw	r1, #0
   16f18:	cmp	r1, r0
   16f1c:	blt	16ff8 <close@plt+0x5f78>
   16f20:	b	1700c <close@plt+0x5f8c>
   16f24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f28:	movw	r1, #0
   16f2c:	cmp	r1, r0
   16f30:	bge	1700c <close@plt+0x5f8c>
   16f34:	ldr	r0, [pc, #1804]	; 17648 <close@plt+0x65c8>
   16f38:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f3c:	sub	r1, r1, #1
   16f40:	cmp	r0, r1
   16f44:	blt	16ff8 <close@plt+0x5f78>
   16f48:	b	1700c <close@plt+0x5f8c>
   16f4c:	ldr	r0, [pc, #4072]	; 17f3c <close@plt+0x6ebc>
   16f50:	ldr	r1, [fp, #8]
   16f54:	sdiv	r0, r0, r1
   16f58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f5c:	cmp	r0, r1
   16f60:	blt	16ff8 <close@plt+0x5f78>
   16f64:	b	1700c <close@plt+0x5f8c>
   16f68:	ldr	r0, [fp, #8]
   16f6c:	cmp	r0, #0
   16f70:	bne	16f78 <close@plt+0x5ef8>
   16f74:	b	1700c <close@plt+0x5f8c>
   16f78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f7c:	cmp	r0, #0
   16f80:	bge	16fe0 <close@plt+0x5f60>
   16f84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f88:	cmn	r0, #1
   16f8c:	bne	16fc4 <close@plt+0x5f44>
   16f90:	b	16f94 <close@plt+0x5f14>
   16f94:	ldr	r0, [fp, #8]
   16f98:	add	r0, r0, #-2147483648	; 0x80000000
   16f9c:	movw	r1, #0
   16fa0:	cmp	r1, r0
   16fa4:	blt	16ff8 <close@plt+0x5f78>
   16fa8:	b	1700c <close@plt+0x5f8c>
   16fac:	ldr	r0, [pc, #1684]	; 17648 <close@plt+0x65c8>
   16fb0:	ldr	r1, [fp, #8]
   16fb4:	sub	r1, r1, #1
   16fb8:	cmp	r0, r1
   16fbc:	blt	16ff8 <close@plt+0x5f78>
   16fc0:	b	1700c <close@plt+0x5f8c>
   16fc4:	ldr	r0, [pc, #3952]	; 17f3c <close@plt+0x6ebc>
   16fc8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16fcc:	sdiv	r0, r0, r1
   16fd0:	ldr	r1, [fp, #8]
   16fd4:	cmp	r0, r1
   16fd8:	blt	16ff8 <close@plt+0x5f78>
   16fdc:	b	1700c <close@plt+0x5f8c>
   16fe0:	ldr	r0, [pc, #1632]	; 17648 <close@plt+0x65c8>
   16fe4:	ldr	r1, [fp, #8]
   16fe8:	sdiv	r0, r0, r1
   16fec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16ff0:	cmp	r0, r1
   16ff4:	bge	1700c <close@plt+0x5f8c>
   16ff8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ffc:	ldr	r1, [fp, #8]
   17000:	mul	r0, r0, r1
   17004:	str	r0, [fp, #-28]	; 0xffffffe4
   17008:	b	17a94 <close@plt+0x6a14>
   1700c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17010:	ldr	r1, [fp, #8]
   17014:	mul	r0, r0, r1
   17018:	str	r0, [fp, #-28]	; 0xffffffe4
   1701c:	b	17aa4 <close@plt+0x6a24>
   17020:	ldr	r0, [fp, #8]
   17024:	cmp	r0, #0
   17028:	bge	17138 <close@plt+0x60b8>
   1702c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17030:	cmp	r0, #0
   17034:	bge	170c0 <close@plt+0x6040>
   17038:	b	17058 <close@plt+0x5fd8>
   1703c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17040:	ldr	r1, [fp, #8]
   17044:	mvn	r2, #0
   17048:	udiv	r1, r2, r1
   1704c:	cmp	r0, r1
   17050:	bcc	171d4 <close@plt+0x6154>
   17054:	b	171e8 <close@plt+0x6168>
   17058:	b	1705c <close@plt+0x5fdc>
   1705c:	ldr	r0, [pc, #1656]	; 176dc <close@plt+0x665c>
   17060:	ldr	r1, [fp, #8]
   17064:	cmp	r1, r0
   17068:	blt	17080 <close@plt+0x6000>
   1706c:	b	1708c <close@plt+0x600c>
   17070:	ldr	r0, [fp, #8]
   17074:	movw	r1, #0
   17078:	cmp	r1, r0
   1707c:	bge	1708c <close@plt+0x600c>
   17080:	movw	r0, #1
   17084:	str	r0, [fp, #-60]	; 0xffffffc4
   17088:	b	170a4 <close@plt+0x6024>
   1708c:	ldr	r0, [fp, #8]
   17090:	movw	r1, #0
   17094:	sub	r0, r1, r0
   17098:	mvn	r1, #0
   1709c:	udiv	r0, r1, r0
   170a0:	str	r0, [fp, #-60]	; 0xffffffc4
   170a4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   170a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   170ac:	mvn	r2, #0
   170b0:	sub	r1, r2, r1
   170b4:	cmp	r0, r1
   170b8:	bls	171d4 <close@plt+0x6154>
   170bc:	b	171e8 <close@plt+0x6168>
   170c0:	b	170c4 <close@plt+0x6044>
   170c4:	b	1711c <close@plt+0x609c>
   170c8:	b	1711c <close@plt+0x609c>
   170cc:	ldr	r0, [fp, #8]
   170d0:	cmn	r0, #1
   170d4:	bne	1711c <close@plt+0x609c>
   170d8:	b	170dc <close@plt+0x605c>
   170dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170e0:	add	r0, r0, #0
   170e4:	movw	r1, #0
   170e8:	cmp	r1, r0
   170ec:	blt	171d4 <close@plt+0x6154>
   170f0:	b	171e8 <close@plt+0x6168>
   170f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   170f8:	movw	r1, #0
   170fc:	cmp	r1, r0
   17100:	bge	171e8 <close@plt+0x6168>
   17104:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17108:	sub	r0, r0, #1
   1710c:	mvn	r1, #0
   17110:	cmp	r1, r0
   17114:	blt	171d4 <close@plt+0x6154>
   17118:	b	171e8 <close@plt+0x6168>
   1711c:	ldr	r0, [fp, #8]
   17120:	movw	r1, #0
   17124:	sdiv	r0, r1, r0
   17128:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1712c:	cmp	r0, r1
   17130:	blt	171d4 <close@plt+0x6154>
   17134:	b	171e8 <close@plt+0x6168>
   17138:	ldr	r0, [fp, #8]
   1713c:	cmp	r0, #0
   17140:	bne	17148 <close@plt+0x60c8>
   17144:	b	171e8 <close@plt+0x6168>
   17148:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1714c:	cmp	r0, #0
   17150:	bge	171bc <close@plt+0x613c>
   17154:	b	17158 <close@plt+0x60d8>
   17158:	b	171a0 <close@plt+0x6120>
   1715c:	b	171a0 <close@plt+0x6120>
   17160:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17164:	cmn	r0, #1
   17168:	bne	171a0 <close@plt+0x6120>
   1716c:	b	17170 <close@plt+0x60f0>
   17170:	ldr	r0, [fp, #8]
   17174:	add	r0, r0, #0
   17178:	movw	r1, #0
   1717c:	cmp	r1, r0
   17180:	blt	171d4 <close@plt+0x6154>
   17184:	b	171e8 <close@plt+0x6168>
   17188:	ldr	r0, [fp, #8]
   1718c:	sub	r0, r0, #1
   17190:	mvn	r1, #0
   17194:	cmp	r1, r0
   17198:	blt	171d4 <close@plt+0x6154>
   1719c:	b	171e8 <close@plt+0x6168>
   171a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   171a4:	movw	r1, #0
   171a8:	sdiv	r0, r1, r0
   171ac:	ldr	r1, [fp, #8]
   171b0:	cmp	r0, r1
   171b4:	blt	171d4 <close@plt+0x6154>
   171b8:	b	171e8 <close@plt+0x6168>
   171bc:	ldr	r0, [fp, #8]
   171c0:	mvn	r1, #0
   171c4:	udiv	r0, r1, r0
   171c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   171cc:	cmp	r0, r1
   171d0:	bcs	171e8 <close@plt+0x6168>
   171d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   171d8:	ldr	r1, [fp, #8]
   171dc:	mul	r0, r0, r1
   171e0:	str	r0, [fp, #-28]	; 0xffffffe4
   171e4:	b	17a94 <close@plt+0x6a14>
   171e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   171ec:	ldr	r1, [fp, #8]
   171f0:	mul	r0, r0, r1
   171f4:	str	r0, [fp, #-28]	; 0xffffffe4
   171f8:	b	17aa4 <close@plt+0x6a24>
   171fc:	b	17200 <close@plt+0x6180>
   17200:	b	17204 <close@plt+0x6184>
   17204:	ldr	r0, [fp, #8]
   17208:	cmp	r0, #0
   1720c:	bge	17310 <close@plt+0x6290>
   17210:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17214:	cmp	r0, #0
   17218:	bge	172a4 <close@plt+0x6224>
   1721c:	b	17220 <close@plt+0x61a0>
   17220:	ldr	r0, [pc, #1056]	; 17648 <close@plt+0x65c8>
   17224:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17228:	ldr	r2, [fp, #8]
   1722c:	sdiv	r0, r0, r2
   17230:	cmp	r1, r0
   17234:	blt	173a0 <close@plt+0x6320>
   17238:	b	173b4 <close@plt+0x6334>
   1723c:	b	17240 <close@plt+0x61c0>
   17240:	ldr	r0, [pc, #1172]	; 176dc <close@plt+0x665c>
   17244:	ldr	r1, [fp, #8]
   17248:	cmp	r1, r0
   1724c:	blt	17264 <close@plt+0x61e4>
   17250:	b	17270 <close@plt+0x61f0>
   17254:	ldr	r0, [fp, #8]
   17258:	movw	r1, #0
   1725c:	cmp	r1, r0
   17260:	bge	17270 <close@plt+0x61f0>
   17264:	movw	r0, #0
   17268:	str	r0, [fp, #-64]	; 0xffffffc0
   1726c:	b	17288 <close@plt+0x6208>
   17270:	ldr	r0, [pc, #976]	; 17648 <close@plt+0x65c8>
   17274:	ldr	r1, [fp, #8]
   17278:	movw	r2, #0
   1727c:	sub	r1, r2, r1
   17280:	sdiv	r0, r0, r1
   17284:	str	r0, [fp, #-64]	; 0xffffffc0
   17288:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1728c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17290:	mvn	r2, #0
   17294:	sub	r1, r2, r1
   17298:	cmp	r0, r1
   1729c:	ble	173a0 <close@plt+0x6320>
   172a0:	b	173b4 <close@plt+0x6334>
   172a4:	ldr	r0, [fp, #8]
   172a8:	cmn	r0, #1
   172ac:	bne	172f4 <close@plt+0x6274>
   172b0:	b	172b4 <close@plt+0x6234>
   172b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172b8:	add	r0, r0, #-2147483648	; 0x80000000
   172bc:	movw	r1, #0
   172c0:	cmp	r1, r0
   172c4:	blt	173a0 <close@plt+0x6320>
   172c8:	b	173b4 <close@plt+0x6334>
   172cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172d0:	movw	r1, #0
   172d4:	cmp	r1, r0
   172d8:	bge	173b4 <close@plt+0x6334>
   172dc:	ldr	r0, [pc, #868]	; 17648 <close@plt+0x65c8>
   172e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   172e4:	sub	r1, r1, #1
   172e8:	cmp	r0, r1
   172ec:	blt	173a0 <close@plt+0x6320>
   172f0:	b	173b4 <close@plt+0x6334>
   172f4:	ldr	r0, [pc, #3136]	; 17f3c <close@plt+0x6ebc>
   172f8:	ldr	r1, [fp, #8]
   172fc:	sdiv	r0, r0, r1
   17300:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17304:	cmp	r0, r1
   17308:	blt	173a0 <close@plt+0x6320>
   1730c:	b	173b4 <close@plt+0x6334>
   17310:	ldr	r0, [fp, #8]
   17314:	cmp	r0, #0
   17318:	bne	17320 <close@plt+0x62a0>
   1731c:	b	173b4 <close@plt+0x6334>
   17320:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17324:	cmp	r0, #0
   17328:	bge	17388 <close@plt+0x6308>
   1732c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17330:	cmn	r0, #1
   17334:	bne	1736c <close@plt+0x62ec>
   17338:	b	1733c <close@plt+0x62bc>
   1733c:	ldr	r0, [fp, #8]
   17340:	add	r0, r0, #-2147483648	; 0x80000000
   17344:	movw	r1, #0
   17348:	cmp	r1, r0
   1734c:	blt	173a0 <close@plt+0x6320>
   17350:	b	173b4 <close@plt+0x6334>
   17354:	ldr	r0, [pc, #748]	; 17648 <close@plt+0x65c8>
   17358:	ldr	r1, [fp, #8]
   1735c:	sub	r1, r1, #1
   17360:	cmp	r0, r1
   17364:	blt	173a0 <close@plt+0x6320>
   17368:	b	173b4 <close@plt+0x6334>
   1736c:	ldr	r0, [pc, #3016]	; 17f3c <close@plt+0x6ebc>
   17370:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17374:	sdiv	r0, r0, r1
   17378:	ldr	r1, [fp, #8]
   1737c:	cmp	r0, r1
   17380:	blt	173a0 <close@plt+0x6320>
   17384:	b	173b4 <close@plt+0x6334>
   17388:	ldr	r0, [pc, #696]	; 17648 <close@plt+0x65c8>
   1738c:	ldr	r1, [fp, #8]
   17390:	sdiv	r0, r0, r1
   17394:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17398:	cmp	r0, r1
   1739c:	bge	173b4 <close@plt+0x6334>
   173a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173a4:	ldr	r1, [fp, #8]
   173a8:	mul	r0, r0, r1
   173ac:	str	r0, [fp, #-28]	; 0xffffffe4
   173b0:	b	17a94 <close@plt+0x6a14>
   173b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173b8:	ldr	r1, [fp, #8]
   173bc:	mul	r0, r0, r1
   173c0:	str	r0, [fp, #-28]	; 0xffffffe4
   173c4:	b	17aa4 <close@plt+0x6a24>
   173c8:	ldr	r0, [fp, #8]
   173cc:	cmp	r0, #0
   173d0:	bge	174e0 <close@plt+0x6460>
   173d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173d8:	cmp	r0, #0
   173dc:	bge	17468 <close@plt+0x63e8>
   173e0:	b	17400 <close@plt+0x6380>
   173e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173e8:	ldr	r1, [fp, #8]
   173ec:	mvn	r2, #0
   173f0:	udiv	r1, r2, r1
   173f4:	cmp	r0, r1
   173f8:	bcc	1757c <close@plt+0x64fc>
   173fc:	b	17590 <close@plt+0x6510>
   17400:	b	17404 <close@plt+0x6384>
   17404:	ldr	r0, [pc, #720]	; 176dc <close@plt+0x665c>
   17408:	ldr	r1, [fp, #8]
   1740c:	cmp	r1, r0
   17410:	blt	17428 <close@plt+0x63a8>
   17414:	b	17434 <close@plt+0x63b4>
   17418:	ldr	r0, [fp, #8]
   1741c:	movw	r1, #0
   17420:	cmp	r1, r0
   17424:	bge	17434 <close@plt+0x63b4>
   17428:	movw	r0, #1
   1742c:	str	r0, [fp, #-68]	; 0xffffffbc
   17430:	b	1744c <close@plt+0x63cc>
   17434:	ldr	r0, [fp, #8]
   17438:	movw	r1, #0
   1743c:	sub	r0, r1, r0
   17440:	mvn	r1, #0
   17444:	udiv	r0, r1, r0
   17448:	str	r0, [fp, #-68]	; 0xffffffbc
   1744c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17450:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17454:	mvn	r2, #0
   17458:	sub	r1, r2, r1
   1745c:	cmp	r0, r1
   17460:	bls	1757c <close@plt+0x64fc>
   17464:	b	17590 <close@plt+0x6510>
   17468:	b	1746c <close@plt+0x63ec>
   1746c:	b	174c4 <close@plt+0x6444>
   17470:	b	174c4 <close@plt+0x6444>
   17474:	ldr	r0, [fp, #8]
   17478:	cmn	r0, #1
   1747c:	bne	174c4 <close@plt+0x6444>
   17480:	b	17484 <close@plt+0x6404>
   17484:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17488:	add	r0, r0, #0
   1748c:	movw	r1, #0
   17490:	cmp	r1, r0
   17494:	blt	1757c <close@plt+0x64fc>
   17498:	b	17590 <close@plt+0x6510>
   1749c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174a0:	movw	r1, #0
   174a4:	cmp	r1, r0
   174a8:	bge	17590 <close@plt+0x6510>
   174ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174b0:	sub	r0, r0, #1
   174b4:	mvn	r1, #0
   174b8:	cmp	r1, r0
   174bc:	blt	1757c <close@plt+0x64fc>
   174c0:	b	17590 <close@plt+0x6510>
   174c4:	ldr	r0, [fp, #8]
   174c8:	movw	r1, #0
   174cc:	sdiv	r0, r1, r0
   174d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   174d4:	cmp	r0, r1
   174d8:	blt	1757c <close@plt+0x64fc>
   174dc:	b	17590 <close@plt+0x6510>
   174e0:	ldr	r0, [fp, #8]
   174e4:	cmp	r0, #0
   174e8:	bne	174f0 <close@plt+0x6470>
   174ec:	b	17590 <close@plt+0x6510>
   174f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174f4:	cmp	r0, #0
   174f8:	bge	17564 <close@plt+0x64e4>
   174fc:	b	17500 <close@plt+0x6480>
   17500:	b	17548 <close@plt+0x64c8>
   17504:	b	17548 <close@plt+0x64c8>
   17508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1750c:	cmn	r0, #1
   17510:	bne	17548 <close@plt+0x64c8>
   17514:	b	17518 <close@plt+0x6498>
   17518:	ldr	r0, [fp, #8]
   1751c:	add	r0, r0, #0
   17520:	movw	r1, #0
   17524:	cmp	r1, r0
   17528:	blt	1757c <close@plt+0x64fc>
   1752c:	b	17590 <close@plt+0x6510>
   17530:	ldr	r0, [fp, #8]
   17534:	sub	r0, r0, #1
   17538:	mvn	r1, #0
   1753c:	cmp	r1, r0
   17540:	blt	1757c <close@plt+0x64fc>
   17544:	b	17590 <close@plt+0x6510>
   17548:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1754c:	movw	r1, #0
   17550:	sdiv	r0, r1, r0
   17554:	ldr	r1, [fp, #8]
   17558:	cmp	r0, r1
   1755c:	blt	1757c <close@plt+0x64fc>
   17560:	b	17590 <close@plt+0x6510>
   17564:	ldr	r0, [fp, #8]
   17568:	mvn	r1, #0
   1756c:	udiv	r0, r1, r0
   17570:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17574:	cmp	r0, r1
   17578:	bcs	17590 <close@plt+0x6510>
   1757c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17580:	ldr	r1, [fp, #8]
   17584:	mul	r0, r0, r1
   17588:	str	r0, [fp, #-28]	; 0xffffffe4
   1758c:	b	17a94 <close@plt+0x6a14>
   17590:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17594:	ldr	r1, [fp, #8]
   17598:	mul	r0, r0, r1
   1759c:	str	r0, [fp, #-28]	; 0xffffffe4
   175a0:	b	17aa4 <close@plt+0x6a24>
   175a4:	b	175a8 <close@plt+0x6528>
   175a8:	ldr	r0, [fp, #8]
   175ac:	cmp	r0, #0
   175b0:	bge	17740 <close@plt+0x66c0>
   175b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175b8:	cmp	r0, #0
   175bc:	bge	176a8 <close@plt+0x6628>
   175c0:	b	175c4 <close@plt+0x6544>
   175c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175c8:	ldr	r1, [fp, #8]
   175cc:	asr	r3, r1, #31
   175d0:	mvn	r2, #0
   175d4:	mvn	ip, #-2147483648	; 0x80000000
   175d8:	str	r0, [fp, #-72]	; 0xffffffb8
   175dc:	mov	r0, r2
   175e0:	str	r1, [fp, #-76]	; 0xffffffb4
   175e4:	mov	r1, ip
   175e8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   175ec:	bl	1ba28 <close@plt+0xa9a8>
   175f0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   175f4:	subs	r0, r2, r0
   175f8:	rscs	r1, r1, r2, asr #31
   175fc:	str	r0, [fp, #-80]	; 0xffffffb0
   17600:	str	r1, [fp, #-84]	; 0xffffffac
   17604:	blt	17820 <close@plt+0x67a0>
   17608:	b	17834 <close@plt+0x67b4>
   1760c:	b	17610 <close@plt+0x6590>
   17610:	ldr	r0, [pc, #196]	; 176dc <close@plt+0x665c>
   17614:	ldr	r1, [fp, #8]
   17618:	cmp	r1, r0
   1761c:	blt	17634 <close@plt+0x65b4>
   17620:	b	1764c <close@plt+0x65cc>
   17624:	ldr	r0, [fp, #8]
   17628:	movw	r1, #0
   1762c:	cmp	r1, r0
   17630:	bge	1764c <close@plt+0x65cc>
   17634:	mov	r0, #0
   17638:	mvn	r1, #0
   1763c:	str	r1, [fp, #-88]	; 0xffffffa8
   17640:	str	r0, [fp, #-92]	; 0xffffffa4
   17644:	b	17680 <close@plt+0x6600>
   17648:	svcvc	0x00ffffff
   1764c:	ldr	r0, [fp, #8]
   17650:	rsb	r0, r0, #0
   17654:	asr	r3, r0, #31
   17658:	mvn	r1, #0
   1765c:	mvn	r2, #-2147483648	; 0x80000000
   17660:	str	r0, [fp, #-96]	; 0xffffffa0
   17664:	mov	r0, r1
   17668:	mov	r1, r2
   1766c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17670:	bl	1ba28 <close@plt+0xa9a8>
   17674:	str	r0, [fp, #-88]	; 0xffffffa8
   17678:	str	r1, [fp, #-92]	; 0xffffffa4
   1767c:	b	17680 <close@plt+0x6600>
   17680:	ldr	r0, [fp, #-92]	; 0xffffffa4
   17684:	ldr	r1, [fp, #-88]	; 0xffffffa8
   17688:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1768c:	mvn	r2, r2
   17690:	subs	r1, r2, r1
   17694:	rscs	r0, r0, r2, asr #31
   17698:	str	r1, [fp, #-100]	; 0xffffff9c
   1769c:	str	r0, [fp, #-104]	; 0xffffff98
   176a0:	bge	17820 <close@plt+0x67a0>
   176a4:	b	17834 <close@plt+0x67b4>
   176a8:	ldr	r0, [fp, #8]
   176ac:	cmn	r0, #1
   176b0:	bne	17700 <close@plt+0x6680>
   176b4:	b	176b8 <close@plt+0x6638>
   176b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176bc:	mov	r1, #-2147483648	; 0x80000000
   176c0:	add	r1, r1, r0, asr #31
   176c4:	rsbs	r0, r0, #0
   176c8:	rscs	r1, r1, #0
   176cc:	str	r0, [fp, #-108]	; 0xffffff94
   176d0:	str	r1, [fp, #-112]	; 0xffffff90
   176d4:	blt	17820 <close@plt+0x67a0>
   176d8:	b	17834 <close@plt+0x67b4>
   176dc:	andhi	r0, r0, r1
   176e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176e4:	movw	r1, #0
   176e8:	cmp	r1, r0
   176ec:	bge	17834 <close@plt+0x67b4>
   176f0:	mov	r0, #0
   176f4:	cmp	r0, #0
   176f8:	bne	17820 <close@plt+0x67a0>
   176fc:	b	17834 <close@plt+0x67b4>
   17700:	ldr	r0, [fp, #8]
   17704:	asr	r3, r0, #31
   17708:	mov	r1, #0
   1770c:	mov	r2, #-2147483648	; 0x80000000
   17710:	str	r0, [fp, #-116]	; 0xffffff8c
   17714:	mov	r0, r1
   17718:	mov	r1, r2
   1771c:	ldr	r2, [fp, #-116]	; 0xffffff8c
   17720:	bl	1ba28 <close@plt+0xa9a8>
   17724:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17728:	subs	r0, r0, r2
   1772c:	sbcs	r1, r1, r2, asr #31
   17730:	str	r0, [fp, #-120]	; 0xffffff88
   17734:	str	r1, [fp, #-124]	; 0xffffff84
   17738:	blt	17820 <close@plt+0x67a0>
   1773c:	b	17834 <close@plt+0x67b4>
   17740:	ldr	r0, [fp, #8]
   17744:	cmp	r0, #0
   17748:	bne	17750 <close@plt+0x66d0>
   1774c:	b	17834 <close@plt+0x67b4>
   17750:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17754:	cmp	r0, #0
   17758:	bge	177e0 <close@plt+0x6760>
   1775c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17760:	cmn	r0, #1
   17764:	bne	177a0 <close@plt+0x6720>
   17768:	b	1776c <close@plt+0x66ec>
   1776c:	ldr	r0, [fp, #8]
   17770:	mov	r1, #-2147483648	; 0x80000000
   17774:	add	r1, r1, r0, asr #31
   17778:	rsbs	r0, r0, #0
   1777c:	rscs	r1, r1, #0
   17780:	str	r0, [fp, #-128]	; 0xffffff80
   17784:	str	r1, [fp, #-132]	; 0xffffff7c
   17788:	blt	17820 <close@plt+0x67a0>
   1778c:	b	17834 <close@plt+0x67b4>
   17790:	mov	r0, #0
   17794:	cmp	r0, #0
   17798:	bne	17820 <close@plt+0x67a0>
   1779c:	b	17834 <close@plt+0x67b4>
   177a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177a4:	asr	r3, r0, #31
   177a8:	mov	r1, #0
   177ac:	mov	r2, #-2147483648	; 0x80000000
   177b0:	str	r0, [fp, #-136]	; 0xffffff78
   177b4:	mov	r0, r1
   177b8:	mov	r1, r2
   177bc:	ldr	r2, [fp, #-136]	; 0xffffff78
   177c0:	bl	1ba28 <close@plt+0xa9a8>
   177c4:	ldr	r2, [fp, #8]
   177c8:	subs	r0, r0, r2
   177cc:	sbcs	r1, r1, r2, asr #31
   177d0:	str	r0, [fp, #-140]	; 0xffffff74
   177d4:	str	r1, [fp, #-144]	; 0xffffff70
   177d8:	blt	17820 <close@plt+0x67a0>
   177dc:	b	17834 <close@plt+0x67b4>
   177e0:	ldr	r0, [fp, #8]
   177e4:	asr	r3, r0, #31
   177e8:	mvn	r1, #0
   177ec:	mvn	r2, #-2147483648	; 0x80000000
   177f0:	str	r0, [fp, #-148]	; 0xffffff6c
   177f4:	mov	r0, r1
   177f8:	mov	r1, r2
   177fc:	ldr	r2, [fp, #-148]	; 0xffffff6c
   17800:	bl	1ba28 <close@plt+0xa9a8>
   17804:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17808:	subs	r0, r0, r2
   1780c:	sbcs	r1, r1, r2, asr #31
   17810:	str	r0, [fp, #-152]	; 0xffffff68
   17814:	str	r1, [fp, #-156]	; 0xffffff64
   17818:	bge	17834 <close@plt+0x67b4>
   1781c:	b	17820 <close@plt+0x67a0>
   17820:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17824:	ldr	r1, [fp, #8]
   17828:	mul	r0, r0, r1
   1782c:	str	r0, [fp, #-28]	; 0xffffffe4
   17830:	b	17a94 <close@plt+0x6a14>
   17834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17838:	ldr	r1, [fp, #8]
   1783c:	mul	r0, r0, r1
   17840:	str	r0, [fp, #-28]	; 0xffffffe4
   17844:	b	17aa4 <close@plt+0x6a24>
   17848:	ldr	r0, [fp, #8]
   1784c:	cmp	r0, #0
   17850:	bge	179b0 <close@plt+0x6930>
   17854:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17858:	cmp	r0, #0
   1785c:	bge	17938 <close@plt+0x68b8>
   17860:	b	178a8 <close@plt+0x6828>
   17864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17868:	ldr	r1, [fp, #8]
   1786c:	asr	r3, r1, #31
   17870:	mvn	r2, #0
   17874:	str	r0, [fp, #-160]	; 0xffffff60
   17878:	mov	r0, r2
   1787c:	str	r1, [fp, #-164]	; 0xffffff5c
   17880:	mov	r1, r2
   17884:	ldr	r2, [fp, #-164]	; 0xffffff5c
   17888:	bl	1bafc <close@plt+0xaa7c>
   1788c:	ldr	r2, [fp, #-160]	; 0xffffff60
   17890:	subs	r0, r2, r0
   17894:	rscs	r1, r1, r2, asr #31
   17898:	str	r0, [fp, #-168]	; 0xffffff58
   1789c:	str	r1, [fp, #-172]	; 0xffffff54
   178a0:	bcc	17a6c <close@plt+0x69ec>
   178a4:	b	17a80 <close@plt+0x6a00>
   178a8:	b	178ac <close@plt+0x682c>
   178ac:	ldr	r0, [pc, #-472]	; 176dc <close@plt+0x665c>
   178b0:	ldr	r1, [fp, #8]
   178b4:	cmp	r1, r0
   178b8:	blt	178d0 <close@plt+0x6850>
   178bc:	b	178e4 <close@plt+0x6864>
   178c0:	ldr	r0, [fp, #8]
   178c4:	movw	r1, #0
   178c8:	cmp	r1, r0
   178cc:	bge	178e4 <close@plt+0x6864>
   178d0:	mov	r0, #1
   178d4:	mvn	r1, #0
   178d8:	str	r1, [fp, #-176]	; 0xffffff50
   178dc:	str	r0, [fp, #-180]	; 0xffffff4c
   178e0:	b	17910 <close@plt+0x6890>
   178e4:	ldr	r0, [fp, #8]
   178e8:	rsb	r0, r0, #0
   178ec:	asr	r3, r0, #31
   178f0:	mvn	r1, #0
   178f4:	str	r0, [fp, #-184]	; 0xffffff48
   178f8:	mov	r0, r1
   178fc:	ldr	r2, [fp, #-184]	; 0xffffff48
   17900:	bl	1bafc <close@plt+0xaa7c>
   17904:	str	r0, [fp, #-176]	; 0xffffff50
   17908:	str	r1, [fp, #-180]	; 0xffffff4c
   1790c:	b	17910 <close@plt+0x6890>
   17910:	ldr	r0, [fp, #-180]	; 0xffffff4c
   17914:	ldr	r1, [fp, #-176]	; 0xffffff50
   17918:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1791c:	mvn	r2, r2
   17920:	subs	r1, r2, r1
   17924:	rscs	r0, r0, r2, asr #31
   17928:	str	r1, [sp, #188]	; 0xbc
   1792c:	str	r0, [sp, #184]	; 0xb8
   17930:	bcs	17a6c <close@plt+0x69ec>
   17934:	b	17a80 <close@plt+0x6a00>
   17938:	b	1793c <close@plt+0x68bc>
   1793c:	b	17994 <close@plt+0x6914>
   17940:	b	17994 <close@plt+0x6914>
   17944:	ldr	r0, [fp, #8]
   17948:	cmn	r0, #1
   1794c:	bne	17994 <close@plt+0x6914>
   17950:	b	17954 <close@plt+0x68d4>
   17954:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17958:	add	r0, r0, #0
   1795c:	movw	r1, #0
   17960:	cmp	r1, r0
   17964:	blt	17a6c <close@plt+0x69ec>
   17968:	b	17a80 <close@plt+0x6a00>
   1796c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17970:	movw	r1, #0
   17974:	cmp	r1, r0
   17978:	bge	17a80 <close@plt+0x6a00>
   1797c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17980:	sub	r0, r0, #1
   17984:	mvn	r1, #0
   17988:	cmp	r1, r0
   1798c:	blt	17a6c <close@plt+0x69ec>
   17990:	b	17a80 <close@plt+0x6a00>
   17994:	ldr	r0, [fp, #8]
   17998:	movw	r1, #0
   1799c:	sdiv	r0, r1, r0
   179a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   179a4:	cmp	r0, r1
   179a8:	blt	17a6c <close@plt+0x69ec>
   179ac:	b	17a80 <close@plt+0x6a00>
   179b0:	ldr	r0, [fp, #8]
   179b4:	cmp	r0, #0
   179b8:	bne	179c0 <close@plt+0x6940>
   179bc:	b	17a80 <close@plt+0x6a00>
   179c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179c4:	cmp	r0, #0
   179c8:	bge	17a34 <close@plt+0x69b4>
   179cc:	b	179d0 <close@plt+0x6950>
   179d0:	b	17a18 <close@plt+0x6998>
   179d4:	b	17a18 <close@plt+0x6998>
   179d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179dc:	cmn	r0, #1
   179e0:	bne	17a18 <close@plt+0x6998>
   179e4:	b	179e8 <close@plt+0x6968>
   179e8:	ldr	r0, [fp, #8]
   179ec:	add	r0, r0, #0
   179f0:	movw	r1, #0
   179f4:	cmp	r1, r0
   179f8:	blt	17a6c <close@plt+0x69ec>
   179fc:	b	17a80 <close@plt+0x6a00>
   17a00:	ldr	r0, [fp, #8]
   17a04:	sub	r0, r0, #1
   17a08:	mvn	r1, #0
   17a0c:	cmp	r1, r0
   17a10:	blt	17a6c <close@plt+0x69ec>
   17a14:	b	17a80 <close@plt+0x6a00>
   17a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a1c:	movw	r1, #0
   17a20:	sdiv	r0, r1, r0
   17a24:	ldr	r1, [fp, #8]
   17a28:	cmp	r0, r1
   17a2c:	blt	17a6c <close@plt+0x69ec>
   17a30:	b	17a80 <close@plt+0x6a00>
   17a34:	ldr	r0, [fp, #8]
   17a38:	asr	r3, r0, #31
   17a3c:	mvn	r1, #0
   17a40:	str	r0, [sp, #180]	; 0xb4
   17a44:	mov	r0, r1
   17a48:	ldr	r2, [sp, #180]	; 0xb4
   17a4c:	bl	1bafc <close@plt+0xaa7c>
   17a50:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17a54:	subs	r0, r0, r2
   17a58:	sbcs	r1, r1, r2, asr #31
   17a5c:	str	r0, [sp, #176]	; 0xb0
   17a60:	str	r1, [sp, #172]	; 0xac
   17a64:	bcs	17a80 <close@plt+0x6a00>
   17a68:	b	17a6c <close@plt+0x69ec>
   17a6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a70:	ldr	r1, [fp, #8]
   17a74:	mul	r0, r0, r1
   17a78:	str	r0, [fp, #-28]	; 0xffffffe4
   17a7c:	b	17a94 <close@plt+0x6a14>
   17a80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a84:	ldr	r1, [fp, #8]
   17a88:	mul	r0, r0, r1
   17a8c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a90:	b	17aa4 <close@plt+0x6a24>
   17a94:	ldr	r0, [pc, #-1108]	; 17648 <close@plt+0x65c8>
   17a98:	str	r0, [sp, #168]	; 0xa8
   17a9c:	b	17ac4 <close@plt+0x6a44>
   17aa0:			; <UNDEFINED> instruction: 0xffff8000
   17aa4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17aa8:	cmp	r0, #64	; 0x40
   17aac:	movw	r0, #0
   17ab0:	movlt	r0, #1
   17ab4:	tst	r0, #1
   17ab8:	movw	r0, #64	; 0x40
   17abc:	moveq	r0, #0
   17ac0:	str	r0, [sp, #168]	; 0xa8
   17ac4:	ldr	r0, [sp, #168]	; 0xa8
   17ac8:	str	r0, [fp, #-32]	; 0xffffffe0
   17acc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17ad0:	cmp	r0, #0
   17ad4:	beq	17b04 <close@plt+0x6a84>
   17ad8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17adc:	ldr	r1, [fp, #8]
   17ae0:	sdiv	r0, r0, r1
   17ae4:	str	r0, [fp, #-24]	; 0xffffffe8
   17ae8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17aec:	mov	r1, r0
   17af0:	ldr	r2, [fp, #8]
   17af4:	sdiv	r3, r0, r2
   17af8:	mls	r0, r3, r2, r0
   17afc:	sub	r0, r1, r0
   17b00:	str	r0, [fp, #-28]	; 0xffffffe4
   17b04:	ldr	r0, [fp, #-4]
   17b08:	movw	r1, #0
   17b0c:	cmp	r0, r1
   17b10:	bne	17b20 <close@plt+0x6aa0>
   17b14:	ldr	r0, [fp, #-8]
   17b18:	movw	r1, #0
   17b1c:	str	r1, [r0]
   17b20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b24:	ldr	r1, [fp, #-20]	; 0xffffffec
   17b28:	sub	r0, r0, r1
   17b2c:	ldr	r1, [fp, #-12]
   17b30:	cmp	r0, r1
   17b34:	bge	18f6c <close@plt+0x7eec>
   17b38:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b3c:	ldr	r1, [fp, #-12]
   17b40:	add	r1, r0, r1
   17b44:	mov	r2, #1
   17b48:	cmp	r1, r0
   17b4c:	movwvc	r2, #0
   17b50:	str	r1, [fp, #-24]	; 0xffffffe8
   17b54:	tst	r2, #1
   17b58:	bne	18f68 <close@plt+0x7ee8>
   17b5c:	ldr	r0, [fp, #-16]
   17b60:	movw	r1, #0
   17b64:	cmp	r1, r0
   17b68:	bgt	17b7c <close@plt+0x6afc>
   17b6c:	ldr	r0, [fp, #-16]
   17b70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b74:	cmp	r0, r1
   17b78:	blt	18f68 <close@plt+0x7ee8>
   17b7c:	b	17f58 <close@plt+0x6ed8>
   17b80:	b	17b84 <close@plt+0x6b04>
   17b84:	ldr	r0, [fp, #8]
   17b88:	cmp	r0, #0
   17b8c:	bge	17ca0 <close@plt+0x6c20>
   17b90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b94:	cmp	r0, #0
   17b98:	bge	17c24 <close@plt+0x6ba4>
   17b9c:	b	17ba0 <close@plt+0x6b20>
   17ba0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ba4:	ldr	r1, [fp, #8]
   17ba8:	movw	r2, #127	; 0x7f
   17bac:	sdiv	r1, r2, r1
   17bb0:	cmp	r0, r1
   17bb4:	blt	17d40 <close@plt+0x6cc0>
   17bb8:	b	17d58 <close@plt+0x6cd8>
   17bbc:	b	17bc0 <close@plt+0x6b40>
   17bc0:	ldr	r0, [pc, #-1260]	; 176dc <close@plt+0x665c>
   17bc4:	ldr	r1, [fp, #8]
   17bc8:	cmp	r1, r0
   17bcc:	blt	17be4 <close@plt+0x6b64>
   17bd0:	b	17bf0 <close@plt+0x6b70>
   17bd4:	ldr	r0, [fp, #8]
   17bd8:	movw	r1, #0
   17bdc:	cmp	r1, r0
   17be0:	bge	17bf0 <close@plt+0x6b70>
   17be4:	movw	r0, #0
   17be8:	str	r0, [sp, #164]	; 0xa4
   17bec:	b	17c08 <close@plt+0x6b88>
   17bf0:	ldr	r0, [fp, #8]
   17bf4:	movw	r1, #0
   17bf8:	sub	r0, r1, r0
   17bfc:	movw	r1, #127	; 0x7f
   17c00:	sdiv	r0, r1, r0
   17c04:	str	r0, [sp, #164]	; 0xa4
   17c08:	ldr	r0, [sp, #164]	; 0xa4
   17c0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c10:	mvn	r2, #0
   17c14:	sub	r1, r2, r1
   17c18:	cmp	r0, r1
   17c1c:	ble	17d40 <close@plt+0x6cc0>
   17c20:	b	17d58 <close@plt+0x6cd8>
   17c24:	b	17c28 <close@plt+0x6ba8>
   17c28:	b	17c84 <close@plt+0x6c04>
   17c2c:	b	17c84 <close@plt+0x6c04>
   17c30:	ldr	r0, [fp, #8]
   17c34:	cmn	r0, #1
   17c38:	bne	17c84 <close@plt+0x6c04>
   17c3c:	b	17c40 <close@plt+0x6bc0>
   17c40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c44:	mvn	r1, #127	; 0x7f
   17c48:	add	r0, r0, r1
   17c4c:	movw	r1, #0
   17c50:	cmp	r1, r0
   17c54:	blt	17d40 <close@plt+0x6cc0>
   17c58:	b	17d58 <close@plt+0x6cd8>
   17c5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c60:	movw	r1, #0
   17c64:	cmp	r1, r0
   17c68:	bge	17d58 <close@plt+0x6cd8>
   17c6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c70:	sub	r0, r0, #1
   17c74:	movw	r1, #127	; 0x7f
   17c78:	cmp	r1, r0
   17c7c:	blt	17d40 <close@plt+0x6cc0>
   17c80:	b	17d58 <close@plt+0x6cd8>
   17c84:	ldr	r0, [fp, #8]
   17c88:	mvn	r1, #127	; 0x7f
   17c8c:	sdiv	r0, r1, r0
   17c90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c94:	cmp	r0, r1
   17c98:	blt	17d40 <close@plt+0x6cc0>
   17c9c:	b	17d58 <close@plt+0x6cd8>
   17ca0:	ldr	r0, [fp, #8]
   17ca4:	cmp	r0, #0
   17ca8:	bne	17cb0 <close@plt+0x6c30>
   17cac:	b	17d58 <close@plt+0x6cd8>
   17cb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cb4:	cmp	r0, #0
   17cb8:	bge	17d28 <close@plt+0x6ca8>
   17cbc:	b	17cc0 <close@plt+0x6c40>
   17cc0:	b	17d0c <close@plt+0x6c8c>
   17cc4:	b	17d0c <close@plt+0x6c8c>
   17cc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ccc:	cmn	r0, #1
   17cd0:	bne	17d0c <close@plt+0x6c8c>
   17cd4:	b	17cd8 <close@plt+0x6c58>
   17cd8:	ldr	r0, [fp, #8]
   17cdc:	mvn	r1, #127	; 0x7f
   17ce0:	add	r0, r0, r1
   17ce4:	movw	r1, #0
   17ce8:	cmp	r1, r0
   17cec:	blt	17d40 <close@plt+0x6cc0>
   17cf0:	b	17d58 <close@plt+0x6cd8>
   17cf4:	ldr	r0, [fp, #8]
   17cf8:	sub	r0, r0, #1
   17cfc:	movw	r1, #127	; 0x7f
   17d00:	cmp	r1, r0
   17d04:	blt	17d40 <close@plt+0x6cc0>
   17d08:	b	17d58 <close@plt+0x6cd8>
   17d0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d10:	mvn	r1, #127	; 0x7f
   17d14:	sdiv	r0, r1, r0
   17d18:	ldr	r1, [fp, #8]
   17d1c:	cmp	r0, r1
   17d20:	blt	17d40 <close@plt+0x6cc0>
   17d24:	b	17d58 <close@plt+0x6cd8>
   17d28:	ldr	r0, [fp, #8]
   17d2c:	movw	r1, #127	; 0x7f
   17d30:	sdiv	r0, r1, r0
   17d34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17d38:	cmp	r0, r1
   17d3c:	bge	17d58 <close@plt+0x6cd8>
   17d40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d44:	ldr	r1, [fp, #8]
   17d48:	mul	r0, r0, r1
   17d4c:	sxtb	r0, r0
   17d50:	str	r0, [fp, #-28]	; 0xffffffe4
   17d54:	b	18f68 <close@plt+0x7ee8>
   17d58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d5c:	ldr	r1, [fp, #8]
   17d60:	mul	r0, r0, r1
   17d64:	sxtb	r0, r0
   17d68:	str	r0, [fp, #-28]	; 0xffffffe4
   17d6c:	b	18f6c <close@plt+0x7eec>
   17d70:	ldr	r0, [fp, #8]
   17d74:	cmp	r0, #0
   17d78:	bge	17e88 <close@plt+0x6e08>
   17d7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d80:	cmp	r0, #0
   17d84:	bge	17e10 <close@plt+0x6d90>
   17d88:	b	17d8c <close@plt+0x6d0c>
   17d8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d90:	ldr	r1, [fp, #8]
   17d94:	movw	r2, #255	; 0xff
   17d98:	sdiv	r1, r2, r1
   17d9c:	cmp	r0, r1
   17da0:	blt	17f24 <close@plt+0x6ea4>
   17da4:	b	17f40 <close@plt+0x6ec0>
   17da8:	b	17dac <close@plt+0x6d2c>
   17dac:	ldr	r0, [pc, #-1752]	; 176dc <close@plt+0x665c>
   17db0:	ldr	r1, [fp, #8]
   17db4:	cmp	r1, r0
   17db8:	blt	17dd0 <close@plt+0x6d50>
   17dbc:	b	17ddc <close@plt+0x6d5c>
   17dc0:	ldr	r0, [fp, #8]
   17dc4:	movw	r1, #0
   17dc8:	cmp	r1, r0
   17dcc:	bge	17ddc <close@plt+0x6d5c>
   17dd0:	movw	r0, #0
   17dd4:	str	r0, [sp, #160]	; 0xa0
   17dd8:	b	17df4 <close@plt+0x6d74>
   17ddc:	ldr	r0, [fp, #8]
   17de0:	movw	r1, #0
   17de4:	sub	r0, r1, r0
   17de8:	movw	r1, #255	; 0xff
   17dec:	sdiv	r0, r1, r0
   17df0:	str	r0, [sp, #160]	; 0xa0
   17df4:	ldr	r0, [sp, #160]	; 0xa0
   17df8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17dfc:	mvn	r2, #0
   17e00:	sub	r1, r2, r1
   17e04:	cmp	r0, r1
   17e08:	ble	17f24 <close@plt+0x6ea4>
   17e0c:	b	17f40 <close@plt+0x6ec0>
   17e10:	b	17e14 <close@plt+0x6d94>
   17e14:	b	17e6c <close@plt+0x6dec>
   17e18:	b	17e6c <close@plt+0x6dec>
   17e1c:	ldr	r0, [fp, #8]
   17e20:	cmn	r0, #1
   17e24:	bne	17e6c <close@plt+0x6dec>
   17e28:	b	17e2c <close@plt+0x6dac>
   17e2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e30:	add	r0, r0, #0
   17e34:	movw	r1, #0
   17e38:	cmp	r1, r0
   17e3c:	blt	17f24 <close@plt+0x6ea4>
   17e40:	b	17f40 <close@plt+0x6ec0>
   17e44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e48:	movw	r1, #0
   17e4c:	cmp	r1, r0
   17e50:	bge	17f40 <close@plt+0x6ec0>
   17e54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e58:	sub	r0, r0, #1
   17e5c:	mvn	r1, #0
   17e60:	cmp	r1, r0
   17e64:	blt	17f24 <close@plt+0x6ea4>
   17e68:	b	17f40 <close@plt+0x6ec0>
   17e6c:	ldr	r0, [fp, #8]
   17e70:	movw	r1, #0
   17e74:	sdiv	r0, r1, r0
   17e78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17e7c:	cmp	r0, r1
   17e80:	blt	17f24 <close@plt+0x6ea4>
   17e84:	b	17f40 <close@plt+0x6ec0>
   17e88:	ldr	r0, [fp, #8]
   17e8c:	cmp	r0, #0
   17e90:	bne	17e98 <close@plt+0x6e18>
   17e94:	b	17f40 <close@plt+0x6ec0>
   17e98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e9c:	cmp	r0, #0
   17ea0:	bge	17f0c <close@plt+0x6e8c>
   17ea4:	b	17ea8 <close@plt+0x6e28>
   17ea8:	b	17ef0 <close@plt+0x6e70>
   17eac:	b	17ef0 <close@plt+0x6e70>
   17eb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17eb4:	cmn	r0, #1
   17eb8:	bne	17ef0 <close@plt+0x6e70>
   17ebc:	b	17ec0 <close@plt+0x6e40>
   17ec0:	ldr	r0, [fp, #8]
   17ec4:	add	r0, r0, #0
   17ec8:	movw	r1, #0
   17ecc:	cmp	r1, r0
   17ed0:	blt	17f24 <close@plt+0x6ea4>
   17ed4:	b	17f40 <close@plt+0x6ec0>
   17ed8:	ldr	r0, [fp, #8]
   17edc:	sub	r0, r0, #1
   17ee0:	mvn	r1, #0
   17ee4:	cmp	r1, r0
   17ee8:	blt	17f24 <close@plt+0x6ea4>
   17eec:	b	17f40 <close@plt+0x6ec0>
   17ef0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ef4:	movw	r1, #0
   17ef8:	sdiv	r0, r1, r0
   17efc:	ldr	r1, [fp, #8]
   17f00:	cmp	r0, r1
   17f04:	blt	17f24 <close@plt+0x6ea4>
   17f08:	b	17f40 <close@plt+0x6ec0>
   17f0c:	ldr	r0, [fp, #8]
   17f10:	movw	r1, #255	; 0xff
   17f14:	sdiv	r0, r1, r0
   17f18:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f1c:	cmp	r0, r1
   17f20:	bge	17f40 <close@plt+0x6ec0>
   17f24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f28:	ldr	r1, [fp, #8]
   17f2c:	mul	r0, r0, r1
   17f30:	and	r0, r0, #255	; 0xff
   17f34:	str	r0, [fp, #-28]	; 0xffffffe4
   17f38:	b	18f68 <close@plt+0x7ee8>
   17f3c:	andhi	r0, r0, r0
   17f40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f44:	ldr	r1, [fp, #8]
   17f48:	mul	r0, r0, r1
   17f4c:	and	r0, r0, #255	; 0xff
   17f50:	str	r0, [fp, #-28]	; 0xffffffe4
   17f54:	b	18f6c <close@plt+0x7eec>
   17f58:	b	18330 <close@plt+0x72b0>
   17f5c:	b	17f60 <close@plt+0x6ee0>
   17f60:	ldr	r0, [fp, #8]
   17f64:	cmp	r0, #0
   17f68:	bge	1807c <close@plt+0x6ffc>
   17f6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f70:	cmp	r0, #0
   17f74:	bge	18000 <close@plt+0x6f80>
   17f78:	b	17f7c <close@plt+0x6efc>
   17f7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f80:	ldr	r1, [fp, #8]
   17f84:	movw	r2, #32767	; 0x7fff
   17f88:	sdiv	r1, r2, r1
   17f8c:	cmp	r0, r1
   17f90:	blt	1811c <close@plt+0x709c>
   17f94:	b	18134 <close@plt+0x70b4>
   17f98:	b	17f9c <close@plt+0x6f1c>
   17f9c:	ldr	r0, [pc, #4084]	; 18f98 <close@plt+0x7f18>
   17fa0:	ldr	r1, [fp, #8]
   17fa4:	cmp	r1, r0
   17fa8:	blt	17fc0 <close@plt+0x6f40>
   17fac:	b	17fcc <close@plt+0x6f4c>
   17fb0:	ldr	r0, [fp, #8]
   17fb4:	movw	r1, #0
   17fb8:	cmp	r1, r0
   17fbc:	bge	17fcc <close@plt+0x6f4c>
   17fc0:	movw	r0, #0
   17fc4:	str	r0, [sp, #156]	; 0x9c
   17fc8:	b	17fe4 <close@plt+0x6f64>
   17fcc:	ldr	r0, [fp, #8]
   17fd0:	movw	r1, #0
   17fd4:	sub	r0, r1, r0
   17fd8:	movw	r1, #32767	; 0x7fff
   17fdc:	sdiv	r0, r1, r0
   17fe0:	str	r0, [sp, #156]	; 0x9c
   17fe4:	ldr	r0, [sp, #156]	; 0x9c
   17fe8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17fec:	mvn	r2, #0
   17ff0:	sub	r1, r2, r1
   17ff4:	cmp	r0, r1
   17ff8:	ble	1811c <close@plt+0x709c>
   17ffc:	b	18134 <close@plt+0x70b4>
   18000:	b	18004 <close@plt+0x6f84>
   18004:	b	18060 <close@plt+0x6fe0>
   18008:	b	18060 <close@plt+0x6fe0>
   1800c:	ldr	r0, [fp, #8]
   18010:	cmn	r0, #1
   18014:	bne	18060 <close@plt+0x6fe0>
   18018:	b	1801c <close@plt+0x6f9c>
   1801c:	ldr	r0, [pc, #3964]	; 18fa0 <close@plt+0x7f20>
   18020:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18024:	add	r0, r1, r0
   18028:	movw	r1, #0
   1802c:	cmp	r1, r0
   18030:	blt	1811c <close@plt+0x709c>
   18034:	b	18134 <close@plt+0x70b4>
   18038:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1803c:	movw	r1, #0
   18040:	cmp	r1, r0
   18044:	bge	18134 <close@plt+0x70b4>
   18048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1804c:	sub	r0, r0, #1
   18050:	movw	r1, #32767	; 0x7fff
   18054:	cmp	r1, r0
   18058:	blt	1811c <close@plt+0x709c>
   1805c:	b	18134 <close@plt+0x70b4>
   18060:	ldr	r0, [pc, #3896]	; 18fa0 <close@plt+0x7f20>
   18064:	ldr	r1, [fp, #8]
   18068:	sdiv	r0, r0, r1
   1806c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18070:	cmp	r0, r1
   18074:	blt	1811c <close@plt+0x709c>
   18078:	b	18134 <close@plt+0x70b4>
   1807c:	ldr	r0, [fp, #8]
   18080:	cmp	r0, #0
   18084:	bne	1808c <close@plt+0x700c>
   18088:	b	18134 <close@plt+0x70b4>
   1808c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18090:	cmp	r0, #0
   18094:	bge	18104 <close@plt+0x7084>
   18098:	b	1809c <close@plt+0x701c>
   1809c:	b	180e8 <close@plt+0x7068>
   180a0:	b	180e8 <close@plt+0x7068>
   180a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   180a8:	cmn	r0, #1
   180ac:	bne	180e8 <close@plt+0x7068>
   180b0:	b	180b4 <close@plt+0x7034>
   180b4:	ldr	r0, [pc, #3812]	; 18fa0 <close@plt+0x7f20>
   180b8:	ldr	r1, [fp, #8]
   180bc:	add	r0, r1, r0
   180c0:	movw	r1, #0
   180c4:	cmp	r1, r0
   180c8:	blt	1811c <close@plt+0x709c>
   180cc:	b	18134 <close@plt+0x70b4>
   180d0:	ldr	r0, [fp, #8]
   180d4:	sub	r0, r0, #1
   180d8:	movw	r1, #32767	; 0x7fff
   180dc:	cmp	r1, r0
   180e0:	blt	1811c <close@plt+0x709c>
   180e4:	b	18134 <close@plt+0x70b4>
   180e8:	ldr	r0, [pc, #3760]	; 18fa0 <close@plt+0x7f20>
   180ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   180f0:	sdiv	r0, r0, r1
   180f4:	ldr	r1, [fp, #8]
   180f8:	cmp	r0, r1
   180fc:	blt	1811c <close@plt+0x709c>
   18100:	b	18134 <close@plt+0x70b4>
   18104:	ldr	r0, [fp, #8]
   18108:	movw	r1, #32767	; 0x7fff
   1810c:	sdiv	r0, r1, r0
   18110:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18114:	cmp	r0, r1
   18118:	bge	18134 <close@plt+0x70b4>
   1811c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18120:	ldr	r1, [fp, #8]
   18124:	mul	r0, r0, r1
   18128:	sxth	r0, r0
   1812c:	str	r0, [fp, #-28]	; 0xffffffe4
   18130:	b	18f68 <close@plt+0x7ee8>
   18134:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18138:	ldr	r1, [fp, #8]
   1813c:	mul	r0, r0, r1
   18140:	sxth	r0, r0
   18144:	str	r0, [fp, #-28]	; 0xffffffe4
   18148:	b	18f6c <close@plt+0x7eec>
   1814c:	ldr	r0, [fp, #8]
   18150:	cmp	r0, #0
   18154:	bge	18264 <close@plt+0x71e4>
   18158:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1815c:	cmp	r0, #0
   18160:	bge	181ec <close@plt+0x716c>
   18164:	b	18168 <close@plt+0x70e8>
   18168:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1816c:	ldr	r1, [fp, #8]
   18170:	movw	r2, #65535	; 0xffff
   18174:	sdiv	r1, r2, r1
   18178:	cmp	r0, r1
   1817c:	blt	18300 <close@plt+0x7280>
   18180:	b	18318 <close@plt+0x7298>
   18184:	b	18188 <close@plt+0x7108>
   18188:	ldr	r0, [pc, #3592]	; 18f98 <close@plt+0x7f18>
   1818c:	ldr	r1, [fp, #8]
   18190:	cmp	r1, r0
   18194:	blt	181ac <close@plt+0x712c>
   18198:	b	181b8 <close@plt+0x7138>
   1819c:	ldr	r0, [fp, #8]
   181a0:	movw	r1, #0
   181a4:	cmp	r1, r0
   181a8:	bge	181b8 <close@plt+0x7138>
   181ac:	movw	r0, #0
   181b0:	str	r0, [sp, #152]	; 0x98
   181b4:	b	181d0 <close@plt+0x7150>
   181b8:	ldr	r0, [fp, #8]
   181bc:	movw	r1, #0
   181c0:	sub	r0, r1, r0
   181c4:	movw	r1, #65535	; 0xffff
   181c8:	sdiv	r0, r1, r0
   181cc:	str	r0, [sp, #152]	; 0x98
   181d0:	ldr	r0, [sp, #152]	; 0x98
   181d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181d8:	mvn	r2, #0
   181dc:	sub	r1, r2, r1
   181e0:	cmp	r0, r1
   181e4:	ble	18300 <close@plt+0x7280>
   181e8:	b	18318 <close@plt+0x7298>
   181ec:	b	181f0 <close@plt+0x7170>
   181f0:	b	18248 <close@plt+0x71c8>
   181f4:	b	18248 <close@plt+0x71c8>
   181f8:	ldr	r0, [fp, #8]
   181fc:	cmn	r0, #1
   18200:	bne	18248 <close@plt+0x71c8>
   18204:	b	18208 <close@plt+0x7188>
   18208:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1820c:	add	r0, r0, #0
   18210:	movw	r1, #0
   18214:	cmp	r1, r0
   18218:	blt	18300 <close@plt+0x7280>
   1821c:	b	18318 <close@plt+0x7298>
   18220:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18224:	movw	r1, #0
   18228:	cmp	r1, r0
   1822c:	bge	18318 <close@plt+0x7298>
   18230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18234:	sub	r0, r0, #1
   18238:	mvn	r1, #0
   1823c:	cmp	r1, r0
   18240:	blt	18300 <close@plt+0x7280>
   18244:	b	18318 <close@plt+0x7298>
   18248:	ldr	r0, [fp, #8]
   1824c:	movw	r1, #0
   18250:	sdiv	r0, r1, r0
   18254:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18258:	cmp	r0, r1
   1825c:	blt	18300 <close@plt+0x7280>
   18260:	b	18318 <close@plt+0x7298>
   18264:	ldr	r0, [fp, #8]
   18268:	cmp	r0, #0
   1826c:	bne	18274 <close@plt+0x71f4>
   18270:	b	18318 <close@plt+0x7298>
   18274:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18278:	cmp	r0, #0
   1827c:	bge	182e8 <close@plt+0x7268>
   18280:	b	18284 <close@plt+0x7204>
   18284:	b	182cc <close@plt+0x724c>
   18288:	b	182cc <close@plt+0x724c>
   1828c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18290:	cmn	r0, #1
   18294:	bne	182cc <close@plt+0x724c>
   18298:	b	1829c <close@plt+0x721c>
   1829c:	ldr	r0, [fp, #8]
   182a0:	add	r0, r0, #0
   182a4:	movw	r1, #0
   182a8:	cmp	r1, r0
   182ac:	blt	18300 <close@plt+0x7280>
   182b0:	b	18318 <close@plt+0x7298>
   182b4:	ldr	r0, [fp, #8]
   182b8:	sub	r0, r0, #1
   182bc:	mvn	r1, #0
   182c0:	cmp	r1, r0
   182c4:	blt	18300 <close@plt+0x7280>
   182c8:	b	18318 <close@plt+0x7298>
   182cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   182d0:	movw	r1, #0
   182d4:	sdiv	r0, r1, r0
   182d8:	ldr	r1, [fp, #8]
   182dc:	cmp	r0, r1
   182e0:	blt	18300 <close@plt+0x7280>
   182e4:	b	18318 <close@plt+0x7298>
   182e8:	ldr	r0, [fp, #8]
   182ec:	movw	r1, #65535	; 0xffff
   182f0:	sdiv	r0, r1, r0
   182f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   182f8:	cmp	r0, r1
   182fc:	bge	18318 <close@plt+0x7298>
   18300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18304:	ldr	r1, [fp, #8]
   18308:	mul	r0, r0, r1
   1830c:	uxth	r0, r0
   18310:	str	r0, [fp, #-28]	; 0xffffffe4
   18314:	b	18f68 <close@plt+0x7ee8>
   18318:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1831c:	ldr	r1, [fp, #8]
   18320:	mul	r0, r0, r1
   18324:	uxth	r0, r0
   18328:	str	r0, [fp, #-28]	; 0xffffffe4
   1832c:	b	18f6c <close@plt+0x7eec>
   18330:	b	18334 <close@plt+0x72b4>
   18334:	b	18338 <close@plt+0x72b8>
   18338:	ldr	r0, [fp, #8]
   1833c:	cmp	r0, #0
   18340:	bge	18444 <close@plt+0x73c4>
   18344:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18348:	cmp	r0, #0
   1834c:	bge	183d8 <close@plt+0x7358>
   18350:	b	18354 <close@plt+0x72d4>
   18354:	ldr	r0, [pc, #3128]	; 18f94 <close@plt+0x7f14>
   18358:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1835c:	ldr	r2, [fp, #8]
   18360:	sdiv	r0, r0, r2
   18364:	cmp	r1, r0
   18368:	blt	184d4 <close@plt+0x7454>
   1836c:	b	184e8 <close@plt+0x7468>
   18370:	b	18374 <close@plt+0x72f4>
   18374:	ldr	r0, [pc, #3100]	; 18f98 <close@plt+0x7f18>
   18378:	ldr	r1, [fp, #8]
   1837c:	cmp	r1, r0
   18380:	blt	18398 <close@plt+0x7318>
   18384:	b	183a4 <close@plt+0x7324>
   18388:	ldr	r0, [fp, #8]
   1838c:	movw	r1, #0
   18390:	cmp	r1, r0
   18394:	bge	183a4 <close@plt+0x7324>
   18398:	movw	r0, #0
   1839c:	str	r0, [sp, #148]	; 0x94
   183a0:	b	183bc <close@plt+0x733c>
   183a4:	ldr	r0, [pc, #3048]	; 18f94 <close@plt+0x7f14>
   183a8:	ldr	r1, [fp, #8]
   183ac:	movw	r2, #0
   183b0:	sub	r1, r2, r1
   183b4:	sdiv	r0, r0, r1
   183b8:	str	r0, [sp, #148]	; 0x94
   183bc:	ldr	r0, [sp, #148]	; 0x94
   183c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   183c4:	mvn	r2, #0
   183c8:	sub	r1, r2, r1
   183cc:	cmp	r0, r1
   183d0:	ble	184d4 <close@plt+0x7454>
   183d4:	b	184e8 <close@plt+0x7468>
   183d8:	ldr	r0, [fp, #8]
   183dc:	cmn	r0, #1
   183e0:	bne	18428 <close@plt+0x73a8>
   183e4:	b	183e8 <close@plt+0x7368>
   183e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   183ec:	add	r0, r0, #-2147483648	; 0x80000000
   183f0:	movw	r1, #0
   183f4:	cmp	r1, r0
   183f8:	blt	184d4 <close@plt+0x7454>
   183fc:	b	184e8 <close@plt+0x7468>
   18400:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18404:	movw	r1, #0
   18408:	cmp	r1, r0
   1840c:	bge	184e8 <close@plt+0x7468>
   18410:	ldr	r0, [pc, #2940]	; 18f94 <close@plt+0x7f14>
   18414:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18418:	sub	r1, r1, #1
   1841c:	cmp	r0, r1
   18420:	blt	184d4 <close@plt+0x7454>
   18424:	b	184e8 <close@plt+0x7468>
   18428:	ldr	r0, [pc, #2924]	; 18f9c <close@plt+0x7f1c>
   1842c:	ldr	r1, [fp, #8]
   18430:	sdiv	r0, r0, r1
   18434:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18438:	cmp	r0, r1
   1843c:	blt	184d4 <close@plt+0x7454>
   18440:	b	184e8 <close@plt+0x7468>
   18444:	ldr	r0, [fp, #8]
   18448:	cmp	r0, #0
   1844c:	bne	18454 <close@plt+0x73d4>
   18450:	b	184e8 <close@plt+0x7468>
   18454:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18458:	cmp	r0, #0
   1845c:	bge	184bc <close@plt+0x743c>
   18460:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18464:	cmn	r0, #1
   18468:	bne	184a0 <close@plt+0x7420>
   1846c:	b	18470 <close@plt+0x73f0>
   18470:	ldr	r0, [fp, #8]
   18474:	add	r0, r0, #-2147483648	; 0x80000000
   18478:	movw	r1, #0
   1847c:	cmp	r1, r0
   18480:	blt	184d4 <close@plt+0x7454>
   18484:	b	184e8 <close@plt+0x7468>
   18488:	ldr	r0, [pc, #2820]	; 18f94 <close@plt+0x7f14>
   1848c:	ldr	r1, [fp, #8]
   18490:	sub	r1, r1, #1
   18494:	cmp	r0, r1
   18498:	blt	184d4 <close@plt+0x7454>
   1849c:	b	184e8 <close@plt+0x7468>
   184a0:	ldr	r0, [pc, #2804]	; 18f9c <close@plt+0x7f1c>
   184a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   184a8:	sdiv	r0, r0, r1
   184ac:	ldr	r1, [fp, #8]
   184b0:	cmp	r0, r1
   184b4:	blt	184d4 <close@plt+0x7454>
   184b8:	b	184e8 <close@plt+0x7468>
   184bc:	ldr	r0, [pc, #2768]	; 18f94 <close@plt+0x7f14>
   184c0:	ldr	r1, [fp, #8]
   184c4:	sdiv	r0, r0, r1
   184c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   184cc:	cmp	r0, r1
   184d0:	bge	184e8 <close@plt+0x7468>
   184d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184d8:	ldr	r1, [fp, #8]
   184dc:	mul	r0, r0, r1
   184e0:	str	r0, [fp, #-28]	; 0xffffffe4
   184e4:	b	18f68 <close@plt+0x7ee8>
   184e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184ec:	ldr	r1, [fp, #8]
   184f0:	mul	r0, r0, r1
   184f4:	str	r0, [fp, #-28]	; 0xffffffe4
   184f8:	b	18f6c <close@plt+0x7eec>
   184fc:	ldr	r0, [fp, #8]
   18500:	cmp	r0, #0
   18504:	bge	18614 <close@plt+0x7594>
   18508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1850c:	cmp	r0, #0
   18510:	bge	1859c <close@plt+0x751c>
   18514:	b	18534 <close@plt+0x74b4>
   18518:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1851c:	ldr	r1, [fp, #8]
   18520:	mvn	r2, #0
   18524:	udiv	r1, r2, r1
   18528:	cmp	r0, r1
   1852c:	bcc	186b0 <close@plt+0x7630>
   18530:	b	186c4 <close@plt+0x7644>
   18534:	b	18538 <close@plt+0x74b8>
   18538:	ldr	r0, [pc, #2648]	; 18f98 <close@plt+0x7f18>
   1853c:	ldr	r1, [fp, #8]
   18540:	cmp	r1, r0
   18544:	blt	1855c <close@plt+0x74dc>
   18548:	b	18568 <close@plt+0x74e8>
   1854c:	ldr	r0, [fp, #8]
   18550:	movw	r1, #0
   18554:	cmp	r1, r0
   18558:	bge	18568 <close@plt+0x74e8>
   1855c:	movw	r0, #1
   18560:	str	r0, [sp, #144]	; 0x90
   18564:	b	18580 <close@plt+0x7500>
   18568:	ldr	r0, [fp, #8]
   1856c:	movw	r1, #0
   18570:	sub	r0, r1, r0
   18574:	mvn	r1, #0
   18578:	udiv	r0, r1, r0
   1857c:	str	r0, [sp, #144]	; 0x90
   18580:	ldr	r0, [sp, #144]	; 0x90
   18584:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18588:	mvn	r2, #0
   1858c:	sub	r1, r2, r1
   18590:	cmp	r0, r1
   18594:	bls	186b0 <close@plt+0x7630>
   18598:	b	186c4 <close@plt+0x7644>
   1859c:	b	185a0 <close@plt+0x7520>
   185a0:	b	185f8 <close@plt+0x7578>
   185a4:	b	185f8 <close@plt+0x7578>
   185a8:	ldr	r0, [fp, #8]
   185ac:	cmn	r0, #1
   185b0:	bne	185f8 <close@plt+0x7578>
   185b4:	b	185b8 <close@plt+0x7538>
   185b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185bc:	add	r0, r0, #0
   185c0:	movw	r1, #0
   185c4:	cmp	r1, r0
   185c8:	blt	186b0 <close@plt+0x7630>
   185cc:	b	186c4 <close@plt+0x7644>
   185d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185d4:	movw	r1, #0
   185d8:	cmp	r1, r0
   185dc:	bge	186c4 <close@plt+0x7644>
   185e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185e4:	sub	r0, r0, #1
   185e8:	mvn	r1, #0
   185ec:	cmp	r1, r0
   185f0:	blt	186b0 <close@plt+0x7630>
   185f4:	b	186c4 <close@plt+0x7644>
   185f8:	ldr	r0, [fp, #8]
   185fc:	movw	r1, #0
   18600:	sdiv	r0, r1, r0
   18604:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18608:	cmp	r0, r1
   1860c:	blt	186b0 <close@plt+0x7630>
   18610:	b	186c4 <close@plt+0x7644>
   18614:	ldr	r0, [fp, #8]
   18618:	cmp	r0, #0
   1861c:	bne	18624 <close@plt+0x75a4>
   18620:	b	186c4 <close@plt+0x7644>
   18624:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18628:	cmp	r0, #0
   1862c:	bge	18698 <close@plt+0x7618>
   18630:	b	18634 <close@plt+0x75b4>
   18634:	b	1867c <close@plt+0x75fc>
   18638:	b	1867c <close@plt+0x75fc>
   1863c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18640:	cmn	r0, #1
   18644:	bne	1867c <close@plt+0x75fc>
   18648:	b	1864c <close@plt+0x75cc>
   1864c:	ldr	r0, [fp, #8]
   18650:	add	r0, r0, #0
   18654:	movw	r1, #0
   18658:	cmp	r1, r0
   1865c:	blt	186b0 <close@plt+0x7630>
   18660:	b	186c4 <close@plt+0x7644>
   18664:	ldr	r0, [fp, #8]
   18668:	sub	r0, r0, #1
   1866c:	mvn	r1, #0
   18670:	cmp	r1, r0
   18674:	blt	186b0 <close@plt+0x7630>
   18678:	b	186c4 <close@plt+0x7644>
   1867c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18680:	movw	r1, #0
   18684:	sdiv	r0, r1, r0
   18688:	ldr	r1, [fp, #8]
   1868c:	cmp	r0, r1
   18690:	blt	186b0 <close@plt+0x7630>
   18694:	b	186c4 <close@plt+0x7644>
   18698:	ldr	r0, [fp, #8]
   1869c:	mvn	r1, #0
   186a0:	udiv	r0, r1, r0
   186a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   186a8:	cmp	r0, r1
   186ac:	bcs	186c4 <close@plt+0x7644>
   186b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186b4:	ldr	r1, [fp, #8]
   186b8:	mul	r0, r0, r1
   186bc:	str	r0, [fp, #-28]	; 0xffffffe4
   186c0:	b	18f68 <close@plt+0x7ee8>
   186c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186c8:	ldr	r1, [fp, #8]
   186cc:	mul	r0, r0, r1
   186d0:	str	r0, [fp, #-28]	; 0xffffffe4
   186d4:	b	18f6c <close@plt+0x7eec>
   186d8:	b	186dc <close@plt+0x765c>
   186dc:	b	186e0 <close@plt+0x7660>
   186e0:	ldr	r0, [fp, #8]
   186e4:	cmp	r0, #0
   186e8:	bge	187ec <close@plt+0x776c>
   186ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186f0:	cmp	r0, #0
   186f4:	bge	18780 <close@plt+0x7700>
   186f8:	b	186fc <close@plt+0x767c>
   186fc:	ldr	r0, [pc, #2192]	; 18f94 <close@plt+0x7f14>
   18700:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18704:	ldr	r2, [fp, #8]
   18708:	sdiv	r0, r0, r2
   1870c:	cmp	r1, r0
   18710:	blt	1887c <close@plt+0x77fc>
   18714:	b	18890 <close@plt+0x7810>
   18718:	b	1871c <close@plt+0x769c>
   1871c:	ldr	r0, [pc, #2164]	; 18f98 <close@plt+0x7f18>
   18720:	ldr	r1, [fp, #8]
   18724:	cmp	r1, r0
   18728:	blt	18740 <close@plt+0x76c0>
   1872c:	b	1874c <close@plt+0x76cc>
   18730:	ldr	r0, [fp, #8]
   18734:	movw	r1, #0
   18738:	cmp	r1, r0
   1873c:	bge	1874c <close@plt+0x76cc>
   18740:	movw	r0, #0
   18744:	str	r0, [sp, #140]	; 0x8c
   18748:	b	18764 <close@plt+0x76e4>
   1874c:	ldr	r0, [pc, #2112]	; 18f94 <close@plt+0x7f14>
   18750:	ldr	r1, [fp, #8]
   18754:	movw	r2, #0
   18758:	sub	r1, r2, r1
   1875c:	sdiv	r0, r0, r1
   18760:	str	r0, [sp, #140]	; 0x8c
   18764:	ldr	r0, [sp, #140]	; 0x8c
   18768:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1876c:	mvn	r2, #0
   18770:	sub	r1, r2, r1
   18774:	cmp	r0, r1
   18778:	ble	1887c <close@plt+0x77fc>
   1877c:	b	18890 <close@plt+0x7810>
   18780:	ldr	r0, [fp, #8]
   18784:	cmn	r0, #1
   18788:	bne	187d0 <close@plt+0x7750>
   1878c:	b	18790 <close@plt+0x7710>
   18790:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18794:	add	r0, r0, #-2147483648	; 0x80000000
   18798:	movw	r1, #0
   1879c:	cmp	r1, r0
   187a0:	blt	1887c <close@plt+0x77fc>
   187a4:	b	18890 <close@plt+0x7810>
   187a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187ac:	movw	r1, #0
   187b0:	cmp	r1, r0
   187b4:	bge	18890 <close@plt+0x7810>
   187b8:	ldr	r0, [pc, #2004]	; 18f94 <close@plt+0x7f14>
   187bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   187c0:	sub	r1, r1, #1
   187c4:	cmp	r0, r1
   187c8:	blt	1887c <close@plt+0x77fc>
   187cc:	b	18890 <close@plt+0x7810>
   187d0:	ldr	r0, [pc, #1988]	; 18f9c <close@plt+0x7f1c>
   187d4:	ldr	r1, [fp, #8]
   187d8:	sdiv	r0, r0, r1
   187dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   187e0:	cmp	r0, r1
   187e4:	blt	1887c <close@plt+0x77fc>
   187e8:	b	18890 <close@plt+0x7810>
   187ec:	ldr	r0, [fp, #8]
   187f0:	cmp	r0, #0
   187f4:	bne	187fc <close@plt+0x777c>
   187f8:	b	18890 <close@plt+0x7810>
   187fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18800:	cmp	r0, #0
   18804:	bge	18864 <close@plt+0x77e4>
   18808:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1880c:	cmn	r0, #1
   18810:	bne	18848 <close@plt+0x77c8>
   18814:	b	18818 <close@plt+0x7798>
   18818:	ldr	r0, [fp, #8]
   1881c:	add	r0, r0, #-2147483648	; 0x80000000
   18820:	movw	r1, #0
   18824:	cmp	r1, r0
   18828:	blt	1887c <close@plt+0x77fc>
   1882c:	b	18890 <close@plt+0x7810>
   18830:	ldr	r0, [pc, #1884]	; 18f94 <close@plt+0x7f14>
   18834:	ldr	r1, [fp, #8]
   18838:	sub	r1, r1, #1
   1883c:	cmp	r0, r1
   18840:	blt	1887c <close@plt+0x77fc>
   18844:	b	18890 <close@plt+0x7810>
   18848:	ldr	r0, [pc, #1868]	; 18f9c <close@plt+0x7f1c>
   1884c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18850:	sdiv	r0, r0, r1
   18854:	ldr	r1, [fp, #8]
   18858:	cmp	r0, r1
   1885c:	blt	1887c <close@plt+0x77fc>
   18860:	b	18890 <close@plt+0x7810>
   18864:	ldr	r0, [pc, #1832]	; 18f94 <close@plt+0x7f14>
   18868:	ldr	r1, [fp, #8]
   1886c:	sdiv	r0, r0, r1
   18870:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18874:	cmp	r0, r1
   18878:	bge	18890 <close@plt+0x7810>
   1887c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18880:	ldr	r1, [fp, #8]
   18884:	mul	r0, r0, r1
   18888:	str	r0, [fp, #-28]	; 0xffffffe4
   1888c:	b	18f68 <close@plt+0x7ee8>
   18890:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18894:	ldr	r1, [fp, #8]
   18898:	mul	r0, r0, r1
   1889c:	str	r0, [fp, #-28]	; 0xffffffe4
   188a0:	b	18f6c <close@plt+0x7eec>
   188a4:	ldr	r0, [fp, #8]
   188a8:	cmp	r0, #0
   188ac:	bge	189bc <close@plt+0x793c>
   188b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188b4:	cmp	r0, #0
   188b8:	bge	18944 <close@plt+0x78c4>
   188bc:	b	188dc <close@plt+0x785c>
   188c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188c4:	ldr	r1, [fp, #8]
   188c8:	mvn	r2, #0
   188cc:	udiv	r1, r2, r1
   188d0:	cmp	r0, r1
   188d4:	bcc	18a58 <close@plt+0x79d8>
   188d8:	b	18a6c <close@plt+0x79ec>
   188dc:	b	188e0 <close@plt+0x7860>
   188e0:	ldr	r0, [pc, #1712]	; 18f98 <close@plt+0x7f18>
   188e4:	ldr	r1, [fp, #8]
   188e8:	cmp	r1, r0
   188ec:	blt	18904 <close@plt+0x7884>
   188f0:	b	18910 <close@plt+0x7890>
   188f4:	ldr	r0, [fp, #8]
   188f8:	movw	r1, #0
   188fc:	cmp	r1, r0
   18900:	bge	18910 <close@plt+0x7890>
   18904:	movw	r0, #1
   18908:	str	r0, [sp, #136]	; 0x88
   1890c:	b	18928 <close@plt+0x78a8>
   18910:	ldr	r0, [fp, #8]
   18914:	movw	r1, #0
   18918:	sub	r0, r1, r0
   1891c:	mvn	r1, #0
   18920:	udiv	r0, r1, r0
   18924:	str	r0, [sp, #136]	; 0x88
   18928:	ldr	r0, [sp, #136]	; 0x88
   1892c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18930:	mvn	r2, #0
   18934:	sub	r1, r2, r1
   18938:	cmp	r0, r1
   1893c:	bls	18a58 <close@plt+0x79d8>
   18940:	b	18a6c <close@plt+0x79ec>
   18944:	b	18948 <close@plt+0x78c8>
   18948:	b	189a0 <close@plt+0x7920>
   1894c:	b	189a0 <close@plt+0x7920>
   18950:	ldr	r0, [fp, #8]
   18954:	cmn	r0, #1
   18958:	bne	189a0 <close@plt+0x7920>
   1895c:	b	18960 <close@plt+0x78e0>
   18960:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18964:	add	r0, r0, #0
   18968:	movw	r1, #0
   1896c:	cmp	r1, r0
   18970:	blt	18a58 <close@plt+0x79d8>
   18974:	b	18a6c <close@plt+0x79ec>
   18978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1897c:	movw	r1, #0
   18980:	cmp	r1, r0
   18984:	bge	18a6c <close@plt+0x79ec>
   18988:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1898c:	sub	r0, r0, #1
   18990:	mvn	r1, #0
   18994:	cmp	r1, r0
   18998:	blt	18a58 <close@plt+0x79d8>
   1899c:	b	18a6c <close@plt+0x79ec>
   189a0:	ldr	r0, [fp, #8]
   189a4:	movw	r1, #0
   189a8:	sdiv	r0, r1, r0
   189ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   189b0:	cmp	r0, r1
   189b4:	blt	18a58 <close@plt+0x79d8>
   189b8:	b	18a6c <close@plt+0x79ec>
   189bc:	ldr	r0, [fp, #8]
   189c0:	cmp	r0, #0
   189c4:	bne	189cc <close@plt+0x794c>
   189c8:	b	18a6c <close@plt+0x79ec>
   189cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189d0:	cmp	r0, #0
   189d4:	bge	18a40 <close@plt+0x79c0>
   189d8:	b	189dc <close@plt+0x795c>
   189dc:	b	18a24 <close@plt+0x79a4>
   189e0:	b	18a24 <close@plt+0x79a4>
   189e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189e8:	cmn	r0, #1
   189ec:	bne	18a24 <close@plt+0x79a4>
   189f0:	b	189f4 <close@plt+0x7974>
   189f4:	ldr	r0, [fp, #8]
   189f8:	add	r0, r0, #0
   189fc:	movw	r1, #0
   18a00:	cmp	r1, r0
   18a04:	blt	18a58 <close@plt+0x79d8>
   18a08:	b	18a6c <close@plt+0x79ec>
   18a0c:	ldr	r0, [fp, #8]
   18a10:	sub	r0, r0, #1
   18a14:	mvn	r1, #0
   18a18:	cmp	r1, r0
   18a1c:	blt	18a58 <close@plt+0x79d8>
   18a20:	b	18a6c <close@plt+0x79ec>
   18a24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a28:	movw	r1, #0
   18a2c:	sdiv	r0, r1, r0
   18a30:	ldr	r1, [fp, #8]
   18a34:	cmp	r0, r1
   18a38:	blt	18a58 <close@plt+0x79d8>
   18a3c:	b	18a6c <close@plt+0x79ec>
   18a40:	ldr	r0, [fp, #8]
   18a44:	mvn	r1, #0
   18a48:	udiv	r0, r1, r0
   18a4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18a50:	cmp	r0, r1
   18a54:	bcs	18a6c <close@plt+0x79ec>
   18a58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a5c:	ldr	r1, [fp, #8]
   18a60:	mul	r0, r0, r1
   18a64:	str	r0, [fp, #-28]	; 0xffffffe4
   18a68:	b	18f68 <close@plt+0x7ee8>
   18a6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a70:	ldr	r1, [fp, #8]
   18a74:	mul	r0, r0, r1
   18a78:	str	r0, [fp, #-28]	; 0xffffffe4
   18a7c:	b	18f6c <close@plt+0x7eec>
   18a80:	b	18a84 <close@plt+0x7a04>
   18a84:	ldr	r0, [fp, #8]
   18a88:	cmp	r0, #0
   18a8c:	bge	18c14 <close@plt+0x7b94>
   18a90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a94:	cmp	r0, #0
   18a98:	bge	18b80 <close@plt+0x7b00>
   18a9c:	b	18aa0 <close@plt+0x7a20>
   18aa0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18aa4:	ldr	r1, [fp, #8]
   18aa8:	asr	r3, r1, #31
   18aac:	mvn	r2, #0
   18ab0:	mvn	ip, #-2147483648	; 0x80000000
   18ab4:	str	r0, [sp, #132]	; 0x84
   18ab8:	mov	r0, r2
   18abc:	str	r1, [sp, #128]	; 0x80
   18ac0:	mov	r1, ip
   18ac4:	ldr	r2, [sp, #128]	; 0x80
   18ac8:	bl	1ba28 <close@plt+0xa9a8>
   18acc:	ldr	r2, [sp, #132]	; 0x84
   18ad0:	subs	r0, r2, r0
   18ad4:	rscs	r1, r1, r2, asr #31
   18ad8:	str	r0, [sp, #124]	; 0x7c
   18adc:	str	r1, [sp, #120]	; 0x78
   18ae0:	blt	18cf4 <close@plt+0x7c74>
   18ae4:	b	18d08 <close@plt+0x7c88>
   18ae8:	b	18aec <close@plt+0x7a6c>
   18aec:	ldr	r0, [pc, #1188]	; 18f98 <close@plt+0x7f18>
   18af0:	ldr	r1, [fp, #8]
   18af4:	cmp	r1, r0
   18af8:	blt	18b10 <close@plt+0x7a90>
   18afc:	b	18b24 <close@plt+0x7aa4>
   18b00:	ldr	r0, [fp, #8]
   18b04:	movw	r1, #0
   18b08:	cmp	r1, r0
   18b0c:	bge	18b24 <close@plt+0x7aa4>
   18b10:	mov	r0, #0
   18b14:	mvn	r1, #0
   18b18:	str	r1, [sp, #116]	; 0x74
   18b1c:	str	r0, [sp, #112]	; 0x70
   18b20:	b	18b58 <close@plt+0x7ad8>
   18b24:	ldr	r0, [fp, #8]
   18b28:	rsb	r0, r0, #0
   18b2c:	asr	r3, r0, #31
   18b30:	mvn	r1, #0
   18b34:	mvn	r2, #-2147483648	; 0x80000000
   18b38:	str	r0, [sp, #108]	; 0x6c
   18b3c:	mov	r0, r1
   18b40:	mov	r1, r2
   18b44:	ldr	r2, [sp, #108]	; 0x6c
   18b48:	bl	1ba28 <close@plt+0xa9a8>
   18b4c:	str	r0, [sp, #116]	; 0x74
   18b50:	str	r1, [sp, #112]	; 0x70
   18b54:	b	18b58 <close@plt+0x7ad8>
   18b58:	ldr	r0, [sp, #112]	; 0x70
   18b5c:	ldr	r1, [sp, #116]	; 0x74
   18b60:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18b64:	mvn	r2, r2
   18b68:	subs	r1, r2, r1
   18b6c:	rscs	r0, r0, r2, asr #31
   18b70:	str	r1, [sp, #104]	; 0x68
   18b74:	str	r0, [sp, #100]	; 0x64
   18b78:	bge	18cf4 <close@plt+0x7c74>
   18b7c:	b	18d08 <close@plt+0x7c88>
   18b80:	ldr	r0, [fp, #8]
   18b84:	cmn	r0, #1
   18b88:	bne	18bd4 <close@plt+0x7b54>
   18b8c:	b	18b90 <close@plt+0x7b10>
   18b90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b94:	mov	r1, #-2147483648	; 0x80000000
   18b98:	add	r1, r1, r0, asr #31
   18b9c:	rsbs	r0, r0, #0
   18ba0:	rscs	r1, r1, #0
   18ba4:	str	r0, [sp, #96]	; 0x60
   18ba8:	str	r1, [sp, #92]	; 0x5c
   18bac:	blt	18cf4 <close@plt+0x7c74>
   18bb0:	b	18d08 <close@plt+0x7c88>
   18bb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bb8:	movw	r1, #0
   18bbc:	cmp	r1, r0
   18bc0:	bge	18d08 <close@plt+0x7c88>
   18bc4:	mov	r0, #0
   18bc8:	cmp	r0, #0
   18bcc:	bne	18cf4 <close@plt+0x7c74>
   18bd0:	b	18d08 <close@plt+0x7c88>
   18bd4:	ldr	r0, [fp, #8]
   18bd8:	asr	r3, r0, #31
   18bdc:	mov	r1, #0
   18be0:	mov	r2, #-2147483648	; 0x80000000
   18be4:	str	r0, [sp, #88]	; 0x58
   18be8:	mov	r0, r1
   18bec:	mov	r1, r2
   18bf0:	ldr	r2, [sp, #88]	; 0x58
   18bf4:	bl	1ba28 <close@plt+0xa9a8>
   18bf8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18bfc:	subs	r0, r0, r2
   18c00:	sbcs	r1, r1, r2, asr #31
   18c04:	str	r0, [sp, #84]	; 0x54
   18c08:	str	r1, [sp, #80]	; 0x50
   18c0c:	blt	18cf4 <close@plt+0x7c74>
   18c10:	b	18d08 <close@plt+0x7c88>
   18c14:	ldr	r0, [fp, #8]
   18c18:	cmp	r0, #0
   18c1c:	bne	18c24 <close@plt+0x7ba4>
   18c20:	b	18d08 <close@plt+0x7c88>
   18c24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c28:	cmp	r0, #0
   18c2c:	bge	18cb4 <close@plt+0x7c34>
   18c30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c34:	cmn	r0, #1
   18c38:	bne	18c74 <close@plt+0x7bf4>
   18c3c:	b	18c40 <close@plt+0x7bc0>
   18c40:	ldr	r0, [fp, #8]
   18c44:	mov	r1, #-2147483648	; 0x80000000
   18c48:	add	r1, r1, r0, asr #31
   18c4c:	rsbs	r0, r0, #0
   18c50:	rscs	r1, r1, #0
   18c54:	str	r0, [sp, #76]	; 0x4c
   18c58:	str	r1, [sp, #72]	; 0x48
   18c5c:	blt	18cf4 <close@plt+0x7c74>
   18c60:	b	18d08 <close@plt+0x7c88>
   18c64:	mov	r0, #0
   18c68:	cmp	r0, #0
   18c6c:	bne	18cf4 <close@plt+0x7c74>
   18c70:	b	18d08 <close@plt+0x7c88>
   18c74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c78:	asr	r3, r0, #31
   18c7c:	mov	r1, #0
   18c80:	mov	r2, #-2147483648	; 0x80000000
   18c84:	str	r0, [sp, #68]	; 0x44
   18c88:	mov	r0, r1
   18c8c:	mov	r1, r2
   18c90:	ldr	r2, [sp, #68]	; 0x44
   18c94:	bl	1ba28 <close@plt+0xa9a8>
   18c98:	ldr	r2, [fp, #8]
   18c9c:	subs	r0, r0, r2
   18ca0:	sbcs	r1, r1, r2, asr #31
   18ca4:	str	r0, [sp, #64]	; 0x40
   18ca8:	str	r1, [sp, #60]	; 0x3c
   18cac:	blt	18cf4 <close@plt+0x7c74>
   18cb0:	b	18d08 <close@plt+0x7c88>
   18cb4:	ldr	r0, [fp, #8]
   18cb8:	asr	r3, r0, #31
   18cbc:	mvn	r1, #0
   18cc0:	mvn	r2, #-2147483648	; 0x80000000
   18cc4:	str	r0, [sp, #56]	; 0x38
   18cc8:	mov	r0, r1
   18ccc:	mov	r1, r2
   18cd0:	ldr	r2, [sp, #56]	; 0x38
   18cd4:	bl	1ba28 <close@plt+0xa9a8>
   18cd8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18cdc:	subs	r0, r0, r2
   18ce0:	sbcs	r1, r1, r2, asr #31
   18ce4:	str	r0, [sp, #52]	; 0x34
   18ce8:	str	r1, [sp, #48]	; 0x30
   18cec:	bge	18d08 <close@plt+0x7c88>
   18cf0:	b	18cf4 <close@plt+0x7c74>
   18cf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cf8:	ldr	r1, [fp, #8]
   18cfc:	mul	r0, r0, r1
   18d00:	str	r0, [fp, #-28]	; 0xffffffe4
   18d04:	b	18f68 <close@plt+0x7ee8>
   18d08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d0c:	ldr	r1, [fp, #8]
   18d10:	mul	r0, r0, r1
   18d14:	str	r0, [fp, #-28]	; 0xffffffe4
   18d18:	b	18f6c <close@plt+0x7eec>
   18d1c:	ldr	r0, [fp, #8]
   18d20:	cmp	r0, #0
   18d24:	bge	18e84 <close@plt+0x7e04>
   18d28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d2c:	cmp	r0, #0
   18d30:	bge	18e0c <close@plt+0x7d8c>
   18d34:	b	18d7c <close@plt+0x7cfc>
   18d38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d3c:	ldr	r1, [fp, #8]
   18d40:	asr	r3, r1, #31
   18d44:	mvn	r2, #0
   18d48:	str	r0, [sp, #44]	; 0x2c
   18d4c:	mov	r0, r2
   18d50:	str	r1, [sp, #40]	; 0x28
   18d54:	mov	r1, r2
   18d58:	ldr	r2, [sp, #40]	; 0x28
   18d5c:	bl	1bafc <close@plt+0xaa7c>
   18d60:	ldr	r2, [sp, #44]	; 0x2c
   18d64:	subs	r0, r2, r0
   18d68:	rscs	r1, r1, r2, asr #31
   18d6c:	str	r0, [sp, #36]	; 0x24
   18d70:	str	r1, [sp, #32]
   18d74:	bcc	18f40 <close@plt+0x7ec0>
   18d78:	b	18f54 <close@plt+0x7ed4>
   18d7c:	b	18d80 <close@plt+0x7d00>
   18d80:	ldr	r0, [pc, #528]	; 18f98 <close@plt+0x7f18>
   18d84:	ldr	r1, [fp, #8]
   18d88:	cmp	r1, r0
   18d8c:	blt	18da4 <close@plt+0x7d24>
   18d90:	b	18db8 <close@plt+0x7d38>
   18d94:	ldr	r0, [fp, #8]
   18d98:	movw	r1, #0
   18d9c:	cmp	r1, r0
   18da0:	bge	18db8 <close@plt+0x7d38>
   18da4:	mov	r0, #1
   18da8:	mvn	r1, #0
   18dac:	str	r1, [sp, #28]
   18db0:	str	r0, [sp, #24]
   18db4:	b	18de4 <close@plt+0x7d64>
   18db8:	ldr	r0, [fp, #8]
   18dbc:	rsb	r0, r0, #0
   18dc0:	asr	r3, r0, #31
   18dc4:	mvn	r1, #0
   18dc8:	str	r0, [sp, #20]
   18dcc:	mov	r0, r1
   18dd0:	ldr	r2, [sp, #20]
   18dd4:	bl	1bafc <close@plt+0xaa7c>
   18dd8:	str	r0, [sp, #28]
   18ddc:	str	r1, [sp, #24]
   18de0:	b	18de4 <close@plt+0x7d64>
   18de4:	ldr	r0, [sp, #24]
   18de8:	ldr	r1, [sp, #28]
   18dec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18df0:	mvn	r2, r2
   18df4:	subs	r1, r2, r1
   18df8:	rscs	r0, r0, r2, asr #31
   18dfc:	str	r1, [sp, #16]
   18e00:	str	r0, [sp, #12]
   18e04:	bcs	18f40 <close@plt+0x7ec0>
   18e08:	b	18f54 <close@plt+0x7ed4>
   18e0c:	b	18e10 <close@plt+0x7d90>
   18e10:	b	18e68 <close@plt+0x7de8>
   18e14:	b	18e68 <close@plt+0x7de8>
   18e18:	ldr	r0, [fp, #8]
   18e1c:	cmn	r0, #1
   18e20:	bne	18e68 <close@plt+0x7de8>
   18e24:	b	18e28 <close@plt+0x7da8>
   18e28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e2c:	add	r0, r0, #0
   18e30:	movw	r1, #0
   18e34:	cmp	r1, r0
   18e38:	blt	18f40 <close@plt+0x7ec0>
   18e3c:	b	18f54 <close@plt+0x7ed4>
   18e40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e44:	movw	r1, #0
   18e48:	cmp	r1, r0
   18e4c:	bge	18f54 <close@plt+0x7ed4>
   18e50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e54:	sub	r0, r0, #1
   18e58:	mvn	r1, #0
   18e5c:	cmp	r1, r0
   18e60:	blt	18f40 <close@plt+0x7ec0>
   18e64:	b	18f54 <close@plt+0x7ed4>
   18e68:	ldr	r0, [fp, #8]
   18e6c:	movw	r1, #0
   18e70:	sdiv	r0, r1, r0
   18e74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18e78:	cmp	r0, r1
   18e7c:	blt	18f40 <close@plt+0x7ec0>
   18e80:	b	18f54 <close@plt+0x7ed4>
   18e84:	ldr	r0, [fp, #8]
   18e88:	cmp	r0, #0
   18e8c:	bne	18e94 <close@plt+0x7e14>
   18e90:	b	18f54 <close@plt+0x7ed4>
   18e94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e98:	cmp	r0, #0
   18e9c:	bge	18f08 <close@plt+0x7e88>
   18ea0:	b	18ea4 <close@plt+0x7e24>
   18ea4:	b	18eec <close@plt+0x7e6c>
   18ea8:	b	18eec <close@plt+0x7e6c>
   18eac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18eb0:	cmn	r0, #1
   18eb4:	bne	18eec <close@plt+0x7e6c>
   18eb8:	b	18ebc <close@plt+0x7e3c>
   18ebc:	ldr	r0, [fp, #8]
   18ec0:	add	r0, r0, #0
   18ec4:	movw	r1, #0
   18ec8:	cmp	r1, r0
   18ecc:	blt	18f40 <close@plt+0x7ec0>
   18ed0:	b	18f54 <close@plt+0x7ed4>
   18ed4:	ldr	r0, [fp, #8]
   18ed8:	sub	r0, r0, #1
   18edc:	mvn	r1, #0
   18ee0:	cmp	r1, r0
   18ee4:	blt	18f40 <close@plt+0x7ec0>
   18ee8:	b	18f54 <close@plt+0x7ed4>
   18eec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ef0:	movw	r1, #0
   18ef4:	sdiv	r0, r1, r0
   18ef8:	ldr	r1, [fp, #8]
   18efc:	cmp	r0, r1
   18f00:	blt	18f40 <close@plt+0x7ec0>
   18f04:	b	18f54 <close@plt+0x7ed4>
   18f08:	ldr	r0, [fp, #8]
   18f0c:	asr	r3, r0, #31
   18f10:	mvn	r1, #0
   18f14:	str	r0, [sp, #8]
   18f18:	mov	r0, r1
   18f1c:	ldr	r2, [sp, #8]
   18f20:	bl	1bafc <close@plt+0xaa7c>
   18f24:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18f28:	subs	r0, r0, r2
   18f2c:	sbcs	r1, r1, r2, asr #31
   18f30:	str	r0, [sp, #4]
   18f34:	str	r1, [sp]
   18f38:	bcs	18f54 <close@plt+0x7ed4>
   18f3c:	b	18f40 <close@plt+0x7ec0>
   18f40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f44:	ldr	r1, [fp, #8]
   18f48:	mul	r0, r0, r1
   18f4c:	str	r0, [fp, #-28]	; 0xffffffe4
   18f50:	b	18f68 <close@plt+0x7ee8>
   18f54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f58:	ldr	r1, [fp, #8]
   18f5c:	mul	r0, r0, r1
   18f60:	str	r0, [fp, #-28]	; 0xffffffe4
   18f64:	b	18f6c <close@plt+0x7eec>
   18f68:	bl	19144 <close@plt+0x80c4>
   18f6c:	ldr	r0, [fp, #-4]
   18f70:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18f74:	bl	16400 <close@plt+0x5380>
   18f78:	str	r0, [fp, #-4]
   18f7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f80:	ldr	r1, [fp, #-8]
   18f84:	str	r0, [r1]
   18f88:	ldr	r0, [fp, #-4]
   18f8c:	mov	sp, fp
   18f90:	pop	{fp, pc}
   18f94:	svcvc	0x00ffffff
   18f98:	andhi	r0, r0, r1
   18f9c:	andhi	r0, r0, r0
   18fa0:			; <UNDEFINED> instruction: 0xffff8000
   18fa4:	push	{fp, lr}
   18fa8:	mov	fp, sp
   18fac:	sub	sp, sp, #8
   18fb0:	str	r0, [sp, #4]
   18fb4:	ldr	r0, [sp, #4]
   18fb8:	movw	r1, #1
   18fbc:	bl	18fc8 <close@plt+0x7f48>
   18fc0:	mov	sp, fp
   18fc4:	pop	{fp, pc}
   18fc8:	push	{fp, lr}
   18fcc:	mov	fp, sp
   18fd0:	sub	sp, sp, #8
   18fd4:	str	r0, [sp, #4]
   18fd8:	str	r1, [sp]
   18fdc:	ldr	r0, [sp, #4]
   18fe0:	ldr	r1, [sp]
   18fe4:	bl	19378 <close@plt+0x82f8>
   18fe8:	bl	1638c <close@plt+0x530c>
   18fec:	mov	sp, fp
   18ff0:	pop	{fp, pc}
   18ff4:	push	{fp, lr}
   18ff8:	mov	fp, sp
   18ffc:	sub	sp, sp, #8
   19000:	str	r0, [sp, #4]
   19004:	ldr	r0, [sp, #4]
   19008:	movw	r1, #1
   1900c:	bl	19018 <close@plt+0x7f98>
   19010:	mov	sp, fp
   19014:	pop	{fp, pc}
   19018:	push	{fp, lr}
   1901c:	mov	fp, sp
   19020:	sub	sp, sp, #8
   19024:	str	r0, [sp, #4]
   19028:	str	r1, [sp]
   1902c:	ldr	r0, [sp, #4]
   19030:	ldr	r1, [sp]
   19034:	bl	19b94 <close@plt+0x8b14>
   19038:	bl	1638c <close@plt+0x530c>
   1903c:	mov	sp, fp
   19040:	pop	{fp, pc}
   19044:	push	{fp, lr}
   19048:	mov	fp, sp
   1904c:	sub	sp, sp, #16
   19050:	str	r0, [fp, #-4]
   19054:	str	r1, [sp, #8]
   19058:	ldr	r0, [sp, #8]
   1905c:	bl	16368 <close@plt+0x52e8>
   19060:	ldr	r1, [fp, #-4]
   19064:	ldr	r2, [sp, #8]
   19068:	str	r0, [sp, #4]
   1906c:	bl	10e94 <memcpy@plt>
   19070:	ldr	r0, [sp, #4]
   19074:	mov	sp, fp
   19078:	pop	{fp, pc}
   1907c:	push	{fp, lr}
   19080:	mov	fp, sp
   19084:	sub	sp, sp, #16
   19088:	str	r0, [fp, #-4]
   1908c:	str	r1, [sp, #8]
   19090:	ldr	r0, [sp, #8]
   19094:	bl	163bc <close@plt+0x533c>
   19098:	ldr	r1, [fp, #-4]
   1909c:	ldr	r2, [sp, #8]
   190a0:	str	r0, [sp, #4]
   190a4:	bl	10e94 <memcpy@plt>
   190a8:	ldr	r0, [sp, #4]
   190ac:	mov	sp, fp
   190b0:	pop	{fp, pc}
   190b4:	push	{fp, lr}
   190b8:	mov	fp, sp
   190bc:	sub	sp, sp, #16
   190c0:	str	r0, [fp, #-4]
   190c4:	str	r1, [sp, #8]
   190c8:	ldr	r0, [sp, #8]
   190cc:	add	r0, r0, #1
   190d0:	bl	163bc <close@plt+0x533c>
   190d4:	str	r0, [sp, #4]
   190d8:	ldr	r0, [sp, #4]
   190dc:	ldr	r1, [sp, #8]
   190e0:	add	r0, r0, r1
   190e4:	movw	r1, #0
   190e8:	strb	r1, [r0]
   190ec:	ldr	r0, [sp, #4]
   190f0:	ldr	r1, [fp, #-4]
   190f4:	ldr	r2, [sp, #8]
   190f8:	str	r0, [sp]
   190fc:	bl	10e94 <memcpy@plt>
   19100:	ldr	r0, [sp]
   19104:	mov	sp, fp
   19108:	pop	{fp, pc}
   1910c:	push	{fp, lr}
   19110:	mov	fp, sp
   19114:	sub	sp, sp, #8
   19118:	str	r0, [sp, #4]
   1911c:	ldr	r0, [sp, #4]
   19120:	ldr	r1, [sp, #4]
   19124:	str	r0, [sp]
   19128:	mov	r0, r1
   1912c:	bl	10fa8 <strlen@plt>
   19130:	add	r1, r0, #1
   19134:	ldr	r0, [sp]
   19138:	bl	19044 <close@plt+0x7fc4>
   1913c:	mov	sp, fp
   19140:	pop	{fp, pc}
   19144:	push	{fp, lr}
   19148:	mov	fp, sp
   1914c:	sub	sp, sp, #8
   19150:	movw	r0, #53492	; 0xd0f4
   19154:	movt	r0, #2
   19158:	ldr	r0, [r0]
   1915c:	movw	r1, #51568	; 0xc970
   19160:	movt	r1, #1
   19164:	str	r0, [sp, #4]
   19168:	mov	r0, r1
   1916c:	bl	10f9c <gettext@plt>
   19170:	ldr	r1, [sp, #4]
   19174:	str	r0, [sp]
   19178:	mov	r0, r1
   1917c:	movw	r1, #0
   19180:	movw	r2, #50507	; 0xc54b
   19184:	movt	r2, #1
   19188:	ldr	r3, [sp]
   1918c:	bl	10f30 <error@plt>
   19190:	bl	11068 <abort@plt>
   19194:	push	{fp, lr}
   19198:	mov	fp, sp
   1919c:	sub	sp, sp, #32
   191a0:	str	r0, [fp, #-4]
   191a4:	str	r1, [fp, #-8]
   191a8:	str	r2, [fp, #-12]
   191ac:	str	r3, [sp, #16]
   191b0:	ldr	r0, [fp, #-4]
   191b4:	ldr	r1, [fp, #-8]
   191b8:	ldr	r2, [fp, #-12]
   191bc:	ldr	r3, [sp, #16]
   191c0:	bl	19db0 <close@plt+0x8d30>
   191c4:	str	r0, [sp, #12]
   191c8:	bl	10fc0 <__errno_location@plt>
   191cc:	ldr	r0, [r0]
   191d0:	str	r0, [sp, #8]
   191d4:	ldr	r0, [sp, #8]
   191d8:	cmp	r0, #0
   191dc:	beq	191fc <close@plt+0x817c>
   191e0:	ldr	r0, [sp, #8]
   191e4:	ldr	r1, [fp, #-4]
   191e8:	ldr	r2, [fp, #-8]
   191ec:	ldr	r3, [fp, #-12]
   191f0:	ldr	ip, [sp, #16]
   191f4:	str	ip, [sp]
   191f8:	bl	19208 <close@plt+0x8188>
   191fc:	ldr	r0, [sp, #12]
   19200:	mov	sp, fp
   19204:	pop	{fp, pc}
   19208:	push	{fp, lr}
   1920c:	mov	fp, sp
   19210:	sub	sp, sp, #56	; 0x38
   19214:	ldr	ip, [fp, #8]
   19218:	str	r0, [fp, #-4]
   1921c:	str	r1, [fp, #-8]
   19220:	str	r2, [fp, #-12]
   19224:	str	r3, [fp, #-16]
   19228:	ldr	r1, [fp, #-4]
   1922c:	movw	r0, #51585	; 0xc981
   19230:	movt	r0, #1
   19234:	str	ip, [fp, #-20]	; 0xffffffec
   19238:	str	r1, [fp, #-24]	; 0xffffffe8
   1923c:	bl	10f9c <gettext@plt>
   19240:	movw	r1, #0
   19244:	str	r0, [sp, #28]
   19248:	mov	r0, r1
   1924c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19250:	ldr	r2, [sp, #28]
   19254:	bl	10f30 <error@plt>
   19258:	movw	r0, #51610	; 0xc99a
   1925c:	movt	r0, #1
   19260:	bl	10f9c <gettext@plt>
   19264:	movw	r1, #0
   19268:	str	r0, [sp, #24]
   1926c:	mov	r0, r1
   19270:	ldr	r2, [sp, #24]
   19274:	bl	10f30 <error@plt>
   19278:	movw	r0, #53492	; 0xd0f4
   1927c:	movt	r0, #2
   19280:	ldr	r0, [r0]
   19284:	movw	r1, #51653	; 0xc9c5
   19288:	movt	r1, #1
   1928c:	str	r0, [sp, #20]
   19290:	mov	r0, r1
   19294:	bl	10f9c <gettext@plt>
   19298:	ldr	r2, [fp, #-8]
   1929c:	ldr	r3, [fp, #-12]
   192a0:	movw	r1, #0
   192a4:	str	r0, [sp, #16]
   192a8:	mov	r0, r1
   192ac:	movw	r1, #8
   192b0:	bl	153bc <close@plt+0x433c>
   192b4:	ldr	r2, [fp, #-16]
   192b8:	ldr	r3, [fp, #8]
   192bc:	movw	r1, #1
   192c0:	str	r0, [sp, #12]
   192c4:	mov	r0, r1
   192c8:	movw	r1, #8
   192cc:	bl	153bc <close@plt+0x433c>
   192d0:	ldr	r1, [sp, #20]
   192d4:	str	r0, [sp, #8]
   192d8:	mov	r0, r1
   192dc:	movw	r1, #0
   192e0:	ldr	r2, [sp, #16]
   192e4:	ldr	r3, [sp, #12]
   192e8:	ldr	ip, [sp, #8]
   192ec:	str	ip, [sp]
   192f0:	bl	10f30 <error@plt>
   192f4:	mov	sp, fp
   192f8:	pop	{fp, pc}
   192fc:	push	{fp, lr}
   19300:	mov	fp, sp
   19304:	sub	sp, sp, #32
   19308:	str	r0, [fp, #-4]
   1930c:	str	r1, [fp, #-8]
   19310:	str	r2, [fp, #-12]
   19314:	str	r3, [sp, #16]
   19318:	ldr	r0, [fp, #-4]
   1931c:	ldr	r1, [fp, #-8]
   19320:	ldr	r2, [fp, #-12]
   19324:	ldr	r3, [sp, #16]
   19328:	bl	19fdc <close@plt+0x8f5c>
   1932c:	str	r0, [sp, #12]
   19330:	bl	10fc0 <__errno_location@plt>
   19334:	ldr	r0, [r0]
   19338:	str	r0, [sp, #8]
   1933c:	ldr	r0, [sp, #8]
   19340:	cmp	r0, #0
   19344:	beq	1936c <close@plt+0x82ec>
   19348:	ldr	r0, [sp, #8]
   1934c:	ldr	r1, [fp, #-4]
   19350:	ldr	r2, [fp, #-8]
   19354:	sub	r2, r2, #1
   19358:	ldr	r3, [fp, #-12]
   1935c:	ldr	ip, [sp, #16]
   19360:	sub	ip, ip, #1
   19364:	str	ip, [sp]
   19368:	bl	19208 <close@plt+0x8188>
   1936c:	ldr	r0, [sp, #12]
   19370:	mov	sp, fp
   19374:	pop	{fp, pc}
   19378:	push	{fp, lr}
   1937c:	mov	fp, sp
   19380:	sub	sp, sp, #16
   19384:	str	r0, [sp, #8]
   19388:	str	r1, [sp, #4]
   1938c:	ldr	r0, [sp, #8]
   19390:	cmp	r0, #0
   19394:	beq	193a4 <close@plt+0x8324>
   19398:	ldr	r0, [sp, #4]
   1939c:	cmp	r0, #0
   193a0:	bne	193b0 <close@plt+0x8330>
   193a4:	movw	r0, #1
   193a8:	str	r0, [sp, #4]
   193ac:	str	r0, [sp, #8]
   193b0:	ldr	r0, [sp, #4]
   193b4:	cmp	r0, #0
   193b8:	beq	193ec <close@plt+0x836c>
   193bc:	ldr	r0, [pc, #76]	; 19410 <close@plt+0x8390>
   193c0:	ldr	r1, [sp, #4]
   193c4:	udiv	r0, r0, r1
   193c8:	ldr	r1, [sp, #8]
   193cc:	cmp	r0, r1
   193d0:	bcs	193ec <close@plt+0x836c>
   193d4:	bl	10fc0 <__errno_location@plt>
   193d8:	movw	lr, #12
   193dc:	str	lr, [r0]
   193e0:	movw	r0, #0
   193e4:	str	r0, [fp, #-4]
   193e8:	b	19404 <close@plt+0x8384>
   193ec:	ldr	r0, [sp, #8]
   193f0:	ldr	r1, [sp, #4]
   193f4:	bl	10e28 <calloc@plt>
   193f8:	str	r0, [sp]
   193fc:	ldr	r0, [sp]
   19400:	str	r0, [fp, #-4]
   19404:	ldr	r0, [fp, #-4]
   19408:	mov	sp, fp
   1940c:	pop	{fp, pc}
   19410:	svcvc	0x00ffffff
   19414:	push	{fp, lr}
   19418:	mov	fp, sp
   1941c:	sub	sp, sp, #16
   19420:	str	r0, [sp, #8]
   19424:	ldr	r0, [sp, #8]
   19428:	cmp	r0, #0
   1942c:	bne	19438 <close@plt+0x83b8>
   19430:	movw	r0, #1
   19434:	str	r0, [sp, #8]
   19438:	ldr	r0, [pc, #64]	; 19480 <close@plt+0x8400>
   1943c:	ldr	r1, [sp, #8]
   19440:	cmp	r0, r1
   19444:	bcs	19460 <close@plt+0x83e0>
   19448:	bl	10fc0 <__errno_location@plt>
   1944c:	movw	lr, #12
   19450:	str	lr, [r0]
   19454:	movw	r0, #0
   19458:	str	r0, [fp, #-4]
   1945c:	b	19474 <close@plt+0x83f4>
   19460:	ldr	r0, [sp, #8]
   19464:	bl	10f48 <malloc@plt>
   19468:	str	r0, [sp, #4]
   1946c:	ldr	r0, [sp, #4]
   19470:	str	r0, [fp, #-4]
   19474:	ldr	r0, [fp, #-4]
   19478:	mov	sp, fp
   1947c:	pop	{fp, pc}
   19480:	svcvc	0x00ffffff
   19484:	push	{fp, lr}
   19488:	mov	fp, sp
   1948c:	sub	sp, sp, #16
   19490:	str	r0, [sp, #8]
   19494:	str	r1, [sp, #4]
   19498:	ldr	r0, [sp, #8]
   1949c:	movw	r1, #0
   194a0:	cmp	r0, r1
   194a4:	bne	194b8 <close@plt+0x8438>
   194a8:	ldr	r0, [sp, #4]
   194ac:	bl	19414 <close@plt+0x8394>
   194b0:	str	r0, [fp, #-4]
   194b4:	b	19518 <close@plt+0x8498>
   194b8:	ldr	r0, [sp, #4]
   194bc:	cmp	r0, #0
   194c0:	bne	194d8 <close@plt+0x8458>
   194c4:	ldr	r0, [sp, #8]
   194c8:	bl	19a90 <close@plt+0x8a10>
   194cc:	movw	r0, #0
   194d0:	str	r0, [fp, #-4]
   194d4:	b	19518 <close@plt+0x8498>
   194d8:	ldr	r0, [pc, #68]	; 19524 <close@plt+0x84a4>
   194dc:	ldr	r1, [sp, #4]
   194e0:	cmp	r0, r1
   194e4:	bcs	19500 <close@plt+0x8480>
   194e8:	bl	10fc0 <__errno_location@plt>
   194ec:	movw	lr, #12
   194f0:	str	lr, [r0]
   194f4:	movw	r0, #0
   194f8:	str	r0, [fp, #-4]
   194fc:	b	19518 <close@plt+0x8498>
   19500:	ldr	r0, [sp, #8]
   19504:	ldr	r1, [sp, #4]
   19508:	bl	10ed0 <realloc@plt>
   1950c:	str	r0, [sp]
   19510:	ldr	r0, [sp]
   19514:	str	r0, [fp, #-4]
   19518:	ldr	r0, [fp, #-4]
   1951c:	mov	sp, fp
   19520:	pop	{fp, pc}
   19524:	svcvc	0x00ffffff
   19528:	push	{fp, lr}
   1952c:	mov	fp, sp
   19530:	sub	sp, sp, #24
   19534:	str	r0, [fp, #-8]
   19538:	str	r1, [sp, #12]
   1953c:	ldr	r0, [fp, #-8]
   19540:	str	r0, [sp, #8]
   19544:	ldr	r0, [sp, #12]
   19548:	str	r0, [sp, #4]
   1954c:	ldr	r0, [sp, #8]
   19550:	ldr	r1, [sp, #4]
   19554:	cmp	r0, r1
   19558:	bne	19568 <close@plt+0x84e8>
   1955c:	movw	r0, #0
   19560:	str	r0, [fp, #-4]
   19564:	b	195d4 <close@plt+0x8554>
   19568:	b	1956c <close@plt+0x84ec>
   1956c:	ldr	r0, [sp, #8]
   19570:	ldrb	r0, [r0]
   19574:	bl	1b9a0 <close@plt+0xa920>
   19578:	strb	r0, [sp, #3]
   1957c:	ldr	r0, [sp, #4]
   19580:	ldrb	r0, [r0]
   19584:	bl	1b9a0 <close@plt+0xa920>
   19588:	strb	r0, [sp, #2]
   1958c:	ldrb	r0, [sp, #3]
   19590:	cmp	r0, #0
   19594:	bne	1959c <close@plt+0x851c>
   19598:	b	195c4 <close@plt+0x8544>
   1959c:	ldr	r0, [sp, #8]
   195a0:	add	r0, r0, #1
   195a4:	str	r0, [sp, #8]
   195a8:	ldr	r0, [sp, #4]
   195ac:	add	r0, r0, #1
   195b0:	str	r0, [sp, #4]
   195b4:	ldrb	r0, [sp, #3]
   195b8:	ldrb	r1, [sp, #2]
   195bc:	cmp	r0, r1
   195c0:	beq	1956c <close@plt+0x84ec>
   195c4:	ldrb	r0, [sp, #3]
   195c8:	ldrb	r1, [sp, #2]
   195cc:	sub	r0, r0, r1
   195d0:	str	r0, [fp, #-4]
   195d4:	ldr	r0, [fp, #-4]
   195d8:	mov	sp, fp
   195dc:	pop	{fp, pc}
   195e0:	push	{fp, lr}
   195e4:	mov	fp, sp
   195e8:	sub	sp, sp, #16
   195ec:	str	r0, [sp, #8]
   195f0:	ldr	r0, [sp, #8]
   195f4:	bl	10f0c <__fpending@plt>
   195f8:	cmp	r0, #0
   195fc:	movw	r0, #0
   19600:	movne	r0, #1
   19604:	and	r0, r0, #1
   19608:	strb	r0, [sp, #7]
   1960c:	ldr	r0, [sp, #8]
   19610:	bl	10f18 <ferror_unlocked@plt>
   19614:	cmp	r0, #0
   19618:	movw	r0, #0
   1961c:	movne	r0, #1
   19620:	and	r0, r0, #1
   19624:	strb	r0, [sp, #6]
   19628:	ldr	r0, [sp, #8]
   1962c:	bl	128c0 <close@plt+0x1840>
   19630:	cmp	r0, #0
   19634:	movw	r0, #0
   19638:	movne	r0, #1
   1963c:	and	r0, r0, #1
   19640:	strb	r0, [sp, #5]
   19644:	ldrb	r0, [sp, #6]
   19648:	tst	r0, #1
   1964c:	bne	19678 <close@plt+0x85f8>
   19650:	ldrb	r0, [sp, #5]
   19654:	tst	r0, #1
   19658:	beq	1969c <close@plt+0x861c>
   1965c:	ldrb	r0, [sp, #7]
   19660:	tst	r0, #1
   19664:	bne	19678 <close@plt+0x85f8>
   19668:	bl	10fc0 <__errno_location@plt>
   1966c:	ldr	r0, [r0]
   19670:	cmp	r0, #9
   19674:	beq	1969c <close@plt+0x861c>
   19678:	ldrb	r0, [sp, #5]
   1967c:	tst	r0, #1
   19680:	bne	19690 <close@plt+0x8610>
   19684:	bl	10fc0 <__errno_location@plt>
   19688:	movw	lr, #0
   1968c:	str	lr, [r0]
   19690:	mvn	r0, #0
   19694:	str	r0, [fp, #-4]
   19698:	b	196a4 <close@plt+0x8624>
   1969c:	movw	r0, #0
   196a0:	str	r0, [fp, #-4]
   196a4:	ldr	r0, [fp, #-4]
   196a8:	mov	sp, fp
   196ac:	pop	{fp, pc}
   196b0:	sub	sp, sp, #8
   196b4:	push	{fp, lr}
   196b8:	mov	fp, sp
   196bc:	sub	sp, sp, #48	; 0x30
   196c0:	str	r3, [fp, #12]
   196c4:	str	r2, [fp, #8]
   196c8:	str	r0, [fp, #-4]
   196cc:	str	r1, [fp, #-8]
   196d0:	mvn	r0, #0
   196d4:	str	r0, [fp, #-16]
   196d8:	add	r0, fp, #8
   196dc:	str	r0, [fp, #-12]
   196e0:	ldr	r0, [fp, #-8]
   196e4:	cmp	r0, #0
   196e8:	str	r0, [sp, #12]
   196ec:	beq	19708 <close@plt+0x8688>
   196f0:	b	196f4 <close@plt+0x8674>
   196f4:	movw	r0, #1030	; 0x406
   196f8:	ldr	r1, [sp, #12]
   196fc:	cmp	r1, r0
   19700:	beq	19730 <close@plt+0x86b0>
   19704:	b	19758 <close@plt+0x86d8>
   19708:	ldr	r0, [fp, #-12]
   1970c:	add	r1, r0, #4
   19710:	str	r1, [fp, #-12]
   19714:	ldr	r0, [r0]
   19718:	str	r0, [fp, #-20]	; 0xffffffec
   1971c:	ldr	r0, [fp, #-4]
   19720:	ldr	r1, [fp, #-20]	; 0xffffffec
   19724:	bl	19904 <close@plt+0x8884>
   19728:	str	r0, [fp, #-16]
   1972c:	b	198e4 <close@plt+0x8864>
   19730:	ldr	r0, [fp, #-12]
   19734:	add	r1, r0, #4
   19738:	str	r1, [fp, #-12]
   1973c:	ldr	r0, [r0]
   19740:	str	r0, [sp, #24]
   19744:	ldr	r0, [fp, #-4]
   19748:	ldr	r1, [sp, #24]
   1974c:	bl	19938 <close@plt+0x88b8>
   19750:	str	r0, [fp, #-16]
   19754:	b	198e4 <close@plt+0x8864>
   19758:	ldr	r0, [fp, #-8]
   1975c:	cmp	r0, #0
   19760:	str	r0, [sp, #8]
   19764:	beq	1988c <close@plt+0x880c>
   19768:	b	1976c <close@plt+0x86ec>
   1976c:	ldr	r0, [sp, #8]
   19770:	cmp	r0, #1
   19774:	beq	19878 <close@plt+0x87f8>
   19778:	b	1977c <close@plt+0x86fc>
   1977c:	ldr	r0, [sp, #8]
   19780:	cmp	r0, #2
   19784:	beq	1988c <close@plt+0x880c>
   19788:	b	1978c <close@plt+0x870c>
   1978c:	ldr	r0, [sp, #8]
   19790:	cmp	r0, #3
   19794:	beq	19878 <close@plt+0x87f8>
   19798:	b	1979c <close@plt+0x871c>
   1979c:	ldr	r0, [sp, #8]
   197a0:	cmp	r0, #4
   197a4:	beq	1988c <close@plt+0x880c>
   197a8:	b	197ac <close@plt+0x872c>
   197ac:	ldr	r0, [sp, #8]
   197b0:	cmp	r0, #8
   197b4:	beq	1988c <close@plt+0x880c>
   197b8:	b	197bc <close@plt+0x873c>
   197bc:	ldr	r0, [sp, #8]
   197c0:	cmp	r0, #9
   197c4:	beq	19878 <close@plt+0x87f8>
   197c8:	b	197cc <close@plt+0x874c>
   197cc:	ldr	r0, [sp, #8]
   197d0:	cmp	r0, #10
   197d4:	beq	1988c <close@plt+0x880c>
   197d8:	b	197dc <close@plt+0x875c>
   197dc:	ldr	r0, [sp, #8]
   197e0:	cmp	r0, #11
   197e4:	beq	19878 <close@plt+0x87f8>
   197e8:	b	197ec <close@plt+0x876c>
   197ec:	ldr	r0, [sp, #8]
   197f0:	cmp	r0, #1024	; 0x400
   197f4:	beq	1988c <close@plt+0x880c>
   197f8:	b	197fc <close@plt+0x877c>
   197fc:	movw	r0, #1025	; 0x401
   19800:	ldr	r1, [sp, #8]
   19804:	cmp	r1, r0
   19808:	beq	19878 <close@plt+0x87f8>
   1980c:	b	19810 <close@plt+0x8790>
   19810:	movw	r0, #1026	; 0x402
   19814:	ldr	r1, [sp, #8]
   19818:	cmp	r1, r0
   1981c:	beq	1988c <close@plt+0x880c>
   19820:	b	19824 <close@plt+0x87a4>
   19824:	movw	r0, #1030	; 0x406
   19828:	ldr	r1, [sp, #8]
   1982c:	sub	r0, r1, r0
   19830:	cmp	r0, #2
   19834:	bcc	1988c <close@plt+0x880c>
   19838:	b	1983c <close@plt+0x87bc>
   1983c:	movw	r0, #1032	; 0x408
   19840:	ldr	r1, [sp, #8]
   19844:	cmp	r1, r0
   19848:	beq	19878 <close@plt+0x87f8>
   1984c:	b	19850 <close@plt+0x87d0>
   19850:	movw	r0, #1033	; 0x409
   19854:	ldr	r1, [sp, #8]
   19858:	cmp	r1, r0
   1985c:	beq	1988c <close@plt+0x880c>
   19860:	b	19864 <close@plt+0x87e4>
   19864:	movw	r0, #1034	; 0x40a
   19868:	ldr	r1, [sp, #8]
   1986c:	cmp	r1, r0
   19870:	bne	198b8 <close@plt+0x8838>
   19874:	b	19878 <close@plt+0x87f8>
   19878:	ldr	r0, [fp, #-4]
   1987c:	ldr	r1, [fp, #-8]
   19880:	bl	11008 <fcntl64@plt>
   19884:	str	r0, [fp, #-16]
   19888:	b	198e0 <close@plt+0x8860>
   1988c:	ldr	r0, [fp, #-12]
   19890:	add	r1, r0, #4
   19894:	str	r1, [fp, #-12]
   19898:	ldr	r0, [r0]
   1989c:	str	r0, [sp, #20]
   198a0:	ldr	r0, [fp, #-4]
   198a4:	ldr	r1, [fp, #-8]
   198a8:	ldr	r2, [sp, #20]
   198ac:	bl	11008 <fcntl64@plt>
   198b0:	str	r0, [fp, #-16]
   198b4:	b	198e0 <close@plt+0x8860>
   198b8:	ldr	r0, [fp, #-12]
   198bc:	add	r1, r0, #4
   198c0:	str	r1, [fp, #-12]
   198c4:	ldr	r0, [r0]
   198c8:	str	r0, [sp, #16]
   198cc:	ldr	r0, [fp, #-4]
   198d0:	ldr	r1, [fp, #-8]
   198d4:	ldr	r2, [sp, #16]
   198d8:	bl	11008 <fcntl64@plt>
   198dc:	str	r0, [fp, #-16]
   198e0:	b	198e4 <close@plt+0x8864>
   198e4:	sub	r0, fp, #12
   198e8:	ldr	r1, [fp, #-16]
   198ec:	str	r0, [sp, #4]
   198f0:	mov	r0, r1
   198f4:	mov	sp, fp
   198f8:	pop	{fp, lr}
   198fc:	add	sp, sp, #8
   19900:	bx	lr
   19904:	push	{fp, lr}
   19908:	mov	fp, sp
   1990c:	sub	sp, sp, #16
   19910:	str	r0, [fp, #-4]
   19914:	str	r1, [sp, #8]
   19918:	ldr	r0, [fp, #-4]
   1991c:	ldr	r2, [sp, #8]
   19920:	movw	r1, #0
   19924:	bl	11008 <fcntl64@plt>
   19928:	str	r0, [sp, #4]
   1992c:	ldr	r0, [sp, #4]
   19930:	mov	sp, fp
   19934:	pop	{fp, pc}
   19938:	push	{fp, lr}
   1993c:	mov	fp, sp
   19940:	sub	sp, sp, #32
   19944:	str	r0, [fp, #-4]
   19948:	str	r1, [fp, #-8]
   1994c:	movw	r0, #53936	; 0xd2b0
   19950:	movt	r0, #2
   19954:	ldr	r0, [r0]
   19958:	movw	r1, #0
   1995c:	cmp	r1, r0
   19960:	bgt	199e0 <close@plt+0x8960>
   19964:	ldr	r0, [fp, #-4]
   19968:	ldr	r2, [fp, #-8]
   1996c:	movw	r1, #1030	; 0x406
   19970:	bl	11008 <fcntl64@plt>
   19974:	str	r0, [fp, #-12]
   19978:	ldr	r0, [fp, #-12]
   1997c:	movw	r1, #0
   19980:	cmp	r1, r0
   19984:	ble	19998 <close@plt+0x8918>
   19988:	bl	10fc0 <__errno_location@plt>
   1998c:	ldr	r0, [r0]
   19990:	cmp	r0, #22
   19994:	beq	199ac <close@plt+0x892c>
   19998:	movw	r0, #53936	; 0xd2b0
   1999c:	movt	r0, #2
   199a0:	movw	r1, #1
   199a4:	str	r1, [r0]
   199a8:	b	199dc <close@plt+0x895c>
   199ac:	ldr	r0, [fp, #-4]
   199b0:	ldr	r1, [fp, #-8]
   199b4:	bl	19904 <close@plt+0x8884>
   199b8:	str	r0, [fp, #-12]
   199bc:	ldr	r0, [fp, #-12]
   199c0:	cmp	r0, #0
   199c4:	blt	199d8 <close@plt+0x8958>
   199c8:	movw	r0, #53936	; 0xd2b0
   199cc:	movt	r0, #2
   199d0:	mvn	r1, #0
   199d4:	str	r1, [r0]
   199d8:	b	199dc <close@plt+0x895c>
   199dc:	b	199f0 <close@plt+0x8970>
   199e0:	ldr	r0, [fp, #-4]
   199e4:	ldr	r1, [fp, #-8]
   199e8:	bl	19904 <close@plt+0x8884>
   199ec:	str	r0, [fp, #-12]
   199f0:	ldr	r0, [fp, #-12]
   199f4:	movw	r1, #0
   199f8:	cmp	r1, r0
   199fc:	bgt	19a84 <close@plt+0x8a04>
   19a00:	movw	r0, #53936	; 0xd2b0
   19a04:	movt	r0, #2
   19a08:	ldr	r0, [r0]
   19a0c:	cmn	r0, #1
   19a10:	bne	19a84 <close@plt+0x8a04>
   19a14:	ldr	r0, [fp, #-12]
   19a18:	movw	r1, #1
   19a1c:	bl	11008 <fcntl64@plt>
   19a20:	str	r0, [sp, #16]
   19a24:	ldr	r0, [sp, #16]
   19a28:	cmp	r0, #0
   19a2c:	blt	19a4c <close@plt+0x89cc>
   19a30:	ldr	r0, [fp, #-12]
   19a34:	ldr	r1, [sp, #16]
   19a38:	orr	r2, r1, #1
   19a3c:	movw	r1, #2
   19a40:	bl	11008 <fcntl64@plt>
   19a44:	cmn	r0, #1
   19a48:	bne	19a80 <close@plt+0x8a00>
   19a4c:	bl	10fc0 <__errno_location@plt>
   19a50:	ldr	r0, [r0]
   19a54:	str	r0, [sp, #12]
   19a58:	ldr	r0, [fp, #-12]
   19a5c:	bl	11080 <close@plt>
   19a60:	ldr	lr, [sp, #12]
   19a64:	str	r0, [sp, #8]
   19a68:	str	lr, [sp, #4]
   19a6c:	bl	10fc0 <__errno_location@plt>
   19a70:	ldr	lr, [sp, #4]
   19a74:	str	lr, [r0]
   19a78:	mvn	r0, #0
   19a7c:	str	r0, [fp, #-12]
   19a80:	b	19a84 <close@plt+0x8a04>
   19a84:	ldr	r0, [fp, #-12]
   19a88:	mov	sp, fp
   19a8c:	pop	{fp, pc}
   19a90:	push	{fp, lr}
   19a94:	mov	fp, sp
   19a98:	sub	sp, sp, #16
   19a9c:	str	r0, [fp, #-4]
   19aa0:	bl	10fc0 <__errno_location@plt>
   19aa4:	ldr	r0, [r0]
   19aa8:	str	r0, [sp, #8]
   19aac:	ldr	r0, [fp, #-4]
   19ab0:	bl	10e7c <free@plt>
   19ab4:	ldr	r0, [sp, #8]
   19ab8:	str	r0, [sp, #4]
   19abc:	bl	10fc0 <__errno_location@plt>
   19ac0:	ldr	lr, [sp, #4]
   19ac4:	str	lr, [r0]
   19ac8:	mov	sp, fp
   19acc:	pop	{fp, pc}
   19ad0:	push	{fp, lr}
   19ad4:	mov	fp, sp
   19ad8:	bl	10fc0 <__errno_location@plt>
   19adc:	movw	lr, #12
   19ae0:	str	lr, [r0]
   19ae4:	movw	r0, #0
   19ae8:	pop	{fp, pc}
   19aec:	push	{fp, lr}
   19af0:	mov	fp, sp
   19af4:	sub	sp, sp, #8
   19af8:	str	r0, [sp, #4]
   19afc:	ldr	r0, [sp, #4]
   19b00:	cmn	r0, #1
   19b04:	bhi	19b18 <close@plt+0x8a98>
   19b08:	ldr	r0, [sp, #4]
   19b0c:	bl	19414 <close@plt+0x8394>
   19b10:	str	r0, [sp]
   19b14:	b	19b20 <close@plt+0x8aa0>
   19b18:	bl	19ad0 <close@plt+0x8a50>
   19b1c:	str	r0, [sp]
   19b20:	ldr	r0, [sp]
   19b24:	mov	sp, fp
   19b28:	pop	{fp, pc}
   19b2c:	push	{fp, lr}
   19b30:	mov	fp, sp
   19b34:	sub	sp, sp, #16
   19b38:	str	r0, [fp, #-4]
   19b3c:	str	r1, [sp, #8]
   19b40:	ldr	r0, [sp, #8]
   19b44:	cmn	r0, #1
   19b48:	bhi	19b80 <close@plt+0x8b00>
   19b4c:	ldr	r0, [fp, #-4]
   19b50:	ldr	r1, [sp, #8]
   19b54:	ldr	r2, [sp, #8]
   19b58:	cmp	r2, #0
   19b5c:	movw	r2, #0
   19b60:	movne	r2, #1
   19b64:	mvn	r3, #0
   19b68:	eor	r2, r2, r3
   19b6c:	and	r2, r2, #1
   19b70:	orr	r1, r1, r2
   19b74:	bl	19484 <close@plt+0x8404>
   19b78:	str	r0, [sp, #4]
   19b7c:	b	19b88 <close@plt+0x8b08>
   19b80:	bl	19ad0 <close@plt+0x8a50>
   19b84:	str	r0, [sp, #4]
   19b88:	ldr	r0, [sp, #4]
   19b8c:	mov	sp, fp
   19b90:	pop	{fp, pc}
   19b94:	push	{fp, lr}
   19b98:	mov	fp, sp
   19b9c:	sub	sp, sp, #16
   19ba0:	str	r0, [sp, #8]
   19ba4:	str	r1, [sp, #4]
   19ba8:	ldr	r0, [sp, #8]
   19bac:	mvn	r1, #0
   19bb0:	cmp	r1, r0
   19bb4:	bcs	19bd8 <close@plt+0x8b58>
   19bb8:	ldr	r0, [sp, #4]
   19bbc:	cmp	r0, #0
   19bc0:	beq	19bd0 <close@plt+0x8b50>
   19bc4:	bl	19ad0 <close@plt+0x8a50>
   19bc8:	str	r0, [fp, #-4]
   19bcc:	b	19c18 <close@plt+0x8b98>
   19bd0:	movw	r0, #0
   19bd4:	str	r0, [sp, #8]
   19bd8:	ldr	r0, [sp, #4]
   19bdc:	mvn	r1, #0
   19be0:	cmp	r1, r0
   19be4:	bcs	19c08 <close@plt+0x8b88>
   19be8:	ldr	r0, [sp, #8]
   19bec:	cmp	r0, #0
   19bf0:	beq	19c00 <close@plt+0x8b80>
   19bf4:	bl	19ad0 <close@plt+0x8a50>
   19bf8:	str	r0, [fp, #-4]
   19bfc:	b	19c18 <close@plt+0x8b98>
   19c00:	movw	r0, #0
   19c04:	str	r0, [sp, #4]
   19c08:	ldr	r0, [sp, #8]
   19c0c:	ldr	r1, [sp, #4]
   19c10:	bl	19378 <close@plt+0x82f8>
   19c14:	str	r0, [fp, #-4]
   19c18:	ldr	r0, [fp, #-4]
   19c1c:	mov	sp, fp
   19c20:	pop	{fp, pc}
   19c24:	push	{fp, lr}
   19c28:	mov	fp, sp
   19c2c:	sub	sp, sp, #16
   19c30:	str	r0, [fp, #-4]
   19c34:	str	r1, [sp, #8]
   19c38:	str	r2, [sp, #4]
   19c3c:	ldr	r0, [sp, #8]
   19c40:	cmp	r0, #0
   19c44:	beq	19c54 <close@plt+0x8bd4>
   19c48:	ldr	r0, [sp, #4]
   19c4c:	cmp	r0, #0
   19c50:	bne	19c60 <close@plt+0x8be0>
   19c54:	movw	r0, #1
   19c58:	str	r0, [sp, #4]
   19c5c:	str	r0, [sp, #8]
   19c60:	ldr	r0, [sp, #8]
   19c64:	cmn	r0, #1
   19c68:	bhi	19c90 <close@plt+0x8c10>
   19c6c:	ldr	r0, [sp, #4]
   19c70:	cmn	r0, #1
   19c74:	bhi	19c90 <close@plt+0x8c10>
   19c78:	ldr	r0, [fp, #-4]
   19c7c:	ldr	r1, [sp, #8]
   19c80:	ldr	r2, [sp, #4]
   19c84:	bl	1a058 <close@plt+0x8fd8>
   19c88:	str	r0, [sp]
   19c8c:	b	19c98 <close@plt+0x8c18>
   19c90:	bl	19ad0 <close@plt+0x8a50>
   19c94:	str	r0, [sp]
   19c98:	ldr	r0, [sp]
   19c9c:	mov	sp, fp
   19ca0:	pop	{fp, pc}
   19ca4:	push	{fp, lr}
   19ca8:	mov	fp, sp
   19cac:	sub	sp, sp, #8
   19cb0:	movw	r0, #14
   19cb4:	bl	1102c <nl_langinfo@plt>
   19cb8:	str	r0, [sp, #4]
   19cbc:	ldr	r0, [sp, #4]
   19cc0:	movw	lr, #0
   19cc4:	cmp	r0, lr
   19cc8:	bne	19cd8 <close@plt+0x8c58>
   19ccc:	movw	r0, #50214	; 0xc426
   19cd0:	movt	r0, #1
   19cd4:	str	r0, [sp, #4]
   19cd8:	ldr	r0, [sp, #4]
   19cdc:	ldrb	r0, [r0]
   19ce0:	cmp	r0, #0
   19ce4:	bne	19cf4 <close@plt+0x8c74>
   19ce8:	movw	r0, #51690	; 0xc9ea
   19cec:	movt	r0, #1
   19cf0:	str	r0, [sp, #4]
   19cf4:	ldr	r0, [sp, #4]
   19cf8:	mov	sp, fp
   19cfc:	pop	{fp, pc}
   19d00:	push	{fp, lr}
   19d04:	mov	fp, sp
   19d08:	sub	sp, sp, #32
   19d0c:	str	r0, [fp, #-8]
   19d10:	str	r1, [fp, #-12]
   19d14:	str	r2, [sp, #16]
   19d18:	str	r3, [sp, #12]
   19d1c:	ldr	r0, [fp, #-8]
   19d20:	movw	r1, #0
   19d24:	cmp	r0, r1
   19d28:	bne	19d34 <close@plt+0x8cb4>
   19d2c:	add	r0, sp, #4
   19d30:	str	r0, [fp, #-8]
   19d34:	ldr	r0, [fp, #-8]
   19d38:	ldr	r1, [fp, #-12]
   19d3c:	ldr	r2, [sp, #16]
   19d40:	ldr	r3, [sp, #12]
   19d44:	bl	10f24 <mbrtowc@plt>
   19d48:	str	r0, [sp, #8]
   19d4c:	ldr	r0, [sp, #8]
   19d50:	mvn	r1, #1
   19d54:	cmp	r1, r0
   19d58:	bhi	19d9c <close@plt+0x8d1c>
   19d5c:	ldr	r0, [sp, #16]
   19d60:	cmp	r0, #0
   19d64:	beq	19d9c <close@plt+0x8d1c>
   19d68:	movw	r0, #0
   19d6c:	bl	12c94 <close@plt+0x1c14>
   19d70:	tst	r0, #1
   19d74:	bne	19d9c <close@plt+0x8d1c>
   19d78:	ldr	r0, [fp, #-12]
   19d7c:	ldrb	r0, [r0]
   19d80:	strb	r0, [sp, #3]
   19d84:	ldrb	r0, [sp, #3]
   19d88:	ldr	r1, [fp, #-8]
   19d8c:	str	r0, [r1]
   19d90:	movw	r0, #1
   19d94:	str	r0, [fp, #-4]
   19d98:	b	19da4 <close@plt+0x8d24>
   19d9c:	ldr	r0, [sp, #8]
   19da0:	str	r0, [fp, #-4]
   19da4:	ldr	r0, [fp, #-4]
   19da8:	mov	sp, fp
   19dac:	pop	{fp, pc}
   19db0:	push	{fp, lr}
   19db4:	mov	fp, sp
   19db8:	sub	sp, sp, #24
   19dbc:	str	r0, [fp, #-4]
   19dc0:	str	r1, [fp, #-8]
   19dc4:	str	r2, [sp, #12]
   19dc8:	str	r3, [sp, #8]
   19dcc:	ldr	r0, [fp, #-8]
   19dd0:	ldr	r1, [sp, #8]
   19dd4:	cmp	r0, r1
   19dd8:	bne	19e08 <close@plt+0x8d88>
   19ddc:	ldr	r0, [fp, #-4]
   19de0:	ldr	r1, [sp, #12]
   19de4:	ldr	r2, [fp, #-8]
   19de8:	bl	10eb8 <memcmp@plt>
   19dec:	cmp	r0, #0
   19df0:	bne	19e08 <close@plt+0x8d88>
   19df4:	bl	10fc0 <__errno_location@plt>
   19df8:	movw	lr, #0
   19dfc:	str	lr, [r0]
   19e00:	str	lr, [sp, #4]
   19e04:	b	19e9c <close@plt+0x8e1c>
   19e08:	ldr	r0, [fp, #-4]
   19e0c:	ldr	r1, [fp, #-8]
   19e10:	add	r0, r0, r1
   19e14:	ldrb	r0, [r0]
   19e18:	strb	r0, [sp, #3]
   19e1c:	ldr	r0, [sp, #12]
   19e20:	ldr	r1, [sp, #8]
   19e24:	add	r0, r0, r1
   19e28:	ldrb	r0, [r0]
   19e2c:	strb	r0, [sp, #2]
   19e30:	ldr	r0, [fp, #-4]
   19e34:	ldr	r1, [fp, #-8]
   19e38:	add	r0, r0, r1
   19e3c:	movw	r1, #0
   19e40:	strb	r1, [r0]
   19e44:	ldr	r0, [sp, #12]
   19e48:	ldr	r2, [sp, #8]
   19e4c:	add	r0, r0, r2
   19e50:	strb	r1, [r0]
   19e54:	ldr	r0, [fp, #-4]
   19e58:	ldr	r1, [fp, #-8]
   19e5c:	add	r1, r1, #1
   19e60:	ldr	r2, [sp, #12]
   19e64:	ldr	r3, [sp, #8]
   19e68:	add	r3, r3, #1
   19e6c:	bl	19ea8 <close@plt+0x8e28>
   19e70:	str	r0, [sp, #4]
   19e74:	ldrb	r0, [sp, #3]
   19e78:	ldr	r1, [fp, #-4]
   19e7c:	ldr	r2, [fp, #-8]
   19e80:	add	r1, r1, r2
   19e84:	strb	r0, [r1]
   19e88:	ldrb	r0, [sp, #2]
   19e8c:	ldr	r1, [sp, #12]
   19e90:	ldr	r2, [sp, #8]
   19e94:	add	r1, r1, r2
   19e98:	strb	r0, [r1]
   19e9c:	ldr	r0, [sp, #4]
   19ea0:	mov	sp, fp
   19ea4:	pop	{fp, pc}
   19ea8:	push	{fp, lr}
   19eac:	mov	fp, sp
   19eb0:	sub	sp, sp, #40	; 0x28
   19eb4:	str	r0, [fp, #-8]
   19eb8:	str	r1, [fp, #-12]
   19ebc:	str	r2, [fp, #-16]
   19ec0:	str	r3, [sp, #20]
   19ec4:	bl	10fc0 <__errno_location@plt>
   19ec8:	movw	lr, #0
   19ecc:	str	lr, [r0]
   19ed0:	ldr	r0, [fp, #-8]
   19ed4:	ldr	r1, [fp, #-16]
   19ed8:	bl	10f3c <strcoll@plt>
   19edc:	str	r0, [sp, #16]
   19ee0:	cmp	r0, #0
   19ee4:	movw	r0, #1
   19ee8:	str	r0, [sp, #4]
   19eec:	bne	19f08 <close@plt+0x8e88>
   19ef0:	bl	10fc0 <__errno_location@plt>
   19ef4:	ldr	r0, [r0]
   19ef8:	cmp	r0, #0
   19efc:	movw	r0, #0
   19f00:	movne	r0, #1
   19f04:	str	r0, [sp, #4]
   19f08:	ldr	r0, [sp, #4]
   19f0c:	mvn	r1, #0
   19f10:	eor	r0, r0, r1
   19f14:	tst	r0, #1
   19f18:	beq	19fc8 <close@plt+0x8f48>
   19f1c:	ldr	r0, [fp, #-8]
   19f20:	bl	10fa8 <strlen@plt>
   19f24:	add	r0, r0, #1
   19f28:	str	r0, [sp, #12]
   19f2c:	ldr	r0, [fp, #-16]
   19f30:	bl	10fa8 <strlen@plt>
   19f34:	add	r0, r0, #1
   19f38:	str	r0, [sp, #8]
   19f3c:	ldr	r0, [sp, #12]
   19f40:	ldr	lr, [fp, #-8]
   19f44:	add	r0, lr, r0
   19f48:	str	r0, [fp, #-8]
   19f4c:	ldr	r0, [sp, #8]
   19f50:	ldr	lr, [fp, #-16]
   19f54:	add	r0, lr, r0
   19f58:	str	r0, [fp, #-16]
   19f5c:	ldr	r0, [sp, #12]
   19f60:	ldr	lr, [fp, #-12]
   19f64:	sub	r0, lr, r0
   19f68:	str	r0, [fp, #-12]
   19f6c:	ldr	r0, [sp, #8]
   19f70:	ldr	lr, [sp, #20]
   19f74:	sub	r0, lr, r0
   19f78:	str	r0, [sp, #20]
   19f7c:	ldr	r0, [fp, #-12]
   19f80:	cmp	r0, #0
   19f84:	bne	19fac <close@plt+0x8f2c>
   19f88:	ldr	r0, [sp, #20]
   19f8c:	cmp	r0, #0
   19f90:	movw	r0, #0
   19f94:	movne	r0, #1
   19f98:	and	r0, r0, #1
   19f9c:	movw	r1, #0
   19fa0:	sub	r0, r1, r0
   19fa4:	str	r0, [fp, #-4]
   19fa8:	b	19fd0 <close@plt+0x8f50>
   19fac:	ldr	r0, [sp, #20]
   19fb0:	cmp	r0, #0
   19fb4:	bne	19fc4 <close@plt+0x8f44>
   19fb8:	movw	r0, #1
   19fbc:	str	r0, [fp, #-4]
   19fc0:	b	19fd0 <close@plt+0x8f50>
   19fc4:	b	19ec4 <close@plt+0x8e44>
   19fc8:	ldr	r0, [sp, #16]
   19fcc:	str	r0, [fp, #-4]
   19fd0:	ldr	r0, [fp, #-4]
   19fd4:	mov	sp, fp
   19fd8:	pop	{fp, pc}
   19fdc:	push	{fp, lr}
   19fe0:	mov	fp, sp
   19fe4:	sub	sp, sp, #24
   19fe8:	str	r0, [fp, #-8]
   19fec:	str	r1, [sp, #12]
   19ff0:	str	r2, [sp, #8]
   19ff4:	str	r3, [sp, #4]
   19ff8:	ldr	r0, [sp, #12]
   19ffc:	ldr	r1, [sp, #4]
   1a000:	cmp	r0, r1
   1a004:	bne	1a034 <close@plt+0x8fb4>
   1a008:	ldr	r0, [fp, #-8]
   1a00c:	ldr	r1, [sp, #8]
   1a010:	ldr	r2, [sp, #12]
   1a014:	bl	10eb8 <memcmp@plt>
   1a018:	cmp	r0, #0
   1a01c:	bne	1a034 <close@plt+0x8fb4>
   1a020:	bl	10fc0 <__errno_location@plt>
   1a024:	movw	lr, #0
   1a028:	str	lr, [r0]
   1a02c:	str	lr, [fp, #-4]
   1a030:	b	1a04c <close@plt+0x8fcc>
   1a034:	ldr	r0, [fp, #-8]
   1a038:	ldr	r1, [sp, #12]
   1a03c:	ldr	r2, [sp, #8]
   1a040:	ldr	r3, [sp, #4]
   1a044:	bl	19ea8 <close@plt+0x8e28>
   1a048:	str	r0, [fp, #-4]
   1a04c:	ldr	r0, [fp, #-4]
   1a050:	mov	sp, fp
   1a054:	pop	{fp, pc}
   1a058:	push	{fp, lr}
   1a05c:	mov	fp, sp
   1a060:	sub	sp, sp, #176	; 0xb0
   1a064:	str	r0, [fp, #-8]
   1a068:	str	r1, [fp, #-12]
   1a06c:	str	r2, [fp, #-16]
   1a070:	b	1a428 <close@plt+0x93a8>
   1a074:	b	1a248 <close@plt+0x91c8>
   1a078:	ldr	r0, [fp, #-16]
   1a07c:	cmp	r0, #0
   1a080:	bcs	1a184 <close@plt+0x9104>
   1a084:	ldr	r0, [fp, #-12]
   1a088:	cmp	r0, #0
   1a08c:	bcs	1a114 <close@plt+0x9094>
   1a090:	b	1a0b0 <close@plt+0x9030>
   1a094:	ldr	r0, [fp, #-12]
   1a098:	ldr	r1, [fp, #-16]
   1a09c:	movw	r2, #127	; 0x7f
   1a0a0:	udiv	r1, r2, r1
   1a0a4:	cmp	r0, r1
   1a0a8:	bcc	1a218 <close@plt+0x9198>
   1a0ac:	b	1a230 <close@plt+0x91b0>
   1a0b0:	b	1a0c4 <close@plt+0x9044>
   1a0b4:	ldr	r0, [fp, #-16]
   1a0b8:	cmp	r0, #1
   1a0bc:	bcc	1a0d4 <close@plt+0x9054>
   1a0c0:	b	1a0e0 <close@plt+0x9060>
   1a0c4:	ldr	r0, [fp, #-16]
   1a0c8:	movw	r1, #0
   1a0cc:	cmp	r1, r0
   1a0d0:	bcs	1a0e0 <close@plt+0x9060>
   1a0d4:	movw	r0, #0
   1a0d8:	str	r0, [fp, #-24]	; 0xffffffe8
   1a0dc:	b	1a0f8 <close@plt+0x9078>
   1a0e0:	ldr	r0, [fp, #-16]
   1a0e4:	movw	r1, #0
   1a0e8:	sub	r0, r1, r0
   1a0ec:	movw	r1, #127	; 0x7f
   1a0f0:	udiv	r0, r1, r0
   1a0f4:	str	r0, [fp, #-24]	; 0xffffffe8
   1a0f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a0fc:	ldr	r1, [fp, #-12]
   1a100:	mvn	r2, #0
   1a104:	sub	r1, r2, r1
   1a108:	cmp	r0, r1
   1a10c:	bls	1a218 <close@plt+0x9198>
   1a110:	b	1a230 <close@plt+0x91b0>
   1a114:	ldr	r0, [fp, #-16]
   1a118:	cmn	r0, #1
   1a11c:	bne	1a168 <close@plt+0x90e8>
   1a120:	b	1a140 <close@plt+0x90c0>
   1a124:	ldr	r0, [fp, #-12]
   1a128:	mvn	r1, #127	; 0x7f
   1a12c:	add	r0, r0, r1
   1a130:	movw	r1, #0
   1a134:	cmp	r1, r0
   1a138:	bcc	1a218 <close@plt+0x9198>
   1a13c:	b	1a230 <close@plt+0x91b0>
   1a140:	ldr	r0, [fp, #-12]
   1a144:	movw	r1, #0
   1a148:	cmp	r1, r0
   1a14c:	bcs	1a230 <close@plt+0x91b0>
   1a150:	ldr	r0, [fp, #-12]
   1a154:	sub	r0, r0, #1
   1a158:	movw	r1, #127	; 0x7f
   1a15c:	cmp	r1, r0
   1a160:	bcc	1a218 <close@plt+0x9198>
   1a164:	b	1a230 <close@plt+0x91b0>
   1a168:	ldr	r0, [fp, #-16]
   1a16c:	mvn	r1, #127	; 0x7f
   1a170:	udiv	r0, r1, r0
   1a174:	ldr	r1, [fp, #-12]
   1a178:	cmp	r0, r1
   1a17c:	bcc	1a218 <close@plt+0x9198>
   1a180:	b	1a230 <close@plt+0x91b0>
   1a184:	ldr	r0, [fp, #-16]
   1a188:	cmp	r0, #0
   1a18c:	bne	1a194 <close@plt+0x9114>
   1a190:	b	1a230 <close@plt+0x91b0>
   1a194:	ldr	r0, [fp, #-12]
   1a198:	cmp	r0, #0
   1a19c:	bcs	1a200 <close@plt+0x9180>
   1a1a0:	ldr	r0, [fp, #-12]
   1a1a4:	cmn	r0, #1
   1a1a8:	bne	1a1e4 <close@plt+0x9164>
   1a1ac:	b	1a1cc <close@plt+0x914c>
   1a1b0:	ldr	r0, [fp, #-16]
   1a1b4:	mvn	r1, #127	; 0x7f
   1a1b8:	add	r0, r0, r1
   1a1bc:	movw	r1, #0
   1a1c0:	cmp	r1, r0
   1a1c4:	bcc	1a218 <close@plt+0x9198>
   1a1c8:	b	1a230 <close@plt+0x91b0>
   1a1cc:	ldr	r0, [fp, #-16]
   1a1d0:	sub	r0, r0, #1
   1a1d4:	movw	r1, #127	; 0x7f
   1a1d8:	cmp	r1, r0
   1a1dc:	bcc	1a218 <close@plt+0x9198>
   1a1e0:	b	1a230 <close@plt+0x91b0>
   1a1e4:	ldr	r0, [fp, #-12]
   1a1e8:	mvn	r1, #127	; 0x7f
   1a1ec:	udiv	r0, r1, r0
   1a1f0:	ldr	r1, [fp, #-16]
   1a1f4:	cmp	r0, r1
   1a1f8:	bcc	1a218 <close@plt+0x9198>
   1a1fc:	b	1a230 <close@plt+0x91b0>
   1a200:	ldr	r0, [fp, #-16]
   1a204:	movw	r1, #127	; 0x7f
   1a208:	udiv	r0, r1, r0
   1a20c:	ldr	r1, [fp, #-12]
   1a210:	cmp	r0, r1
   1a214:	bcs	1a230 <close@plt+0x91b0>
   1a218:	ldr	r0, [fp, #-12]
   1a21c:	ldr	r1, [fp, #-16]
   1a220:	mul	r0, r0, r1
   1a224:	sxtb	r0, r0
   1a228:	str	r0, [fp, #-20]	; 0xffffffec
   1a22c:	b	1b3a8 <close@plt+0xa328>
   1a230:	ldr	r0, [fp, #-12]
   1a234:	ldr	r1, [fp, #-16]
   1a238:	mul	r0, r0, r1
   1a23c:	sxtb	r0, r0
   1a240:	str	r0, [fp, #-20]	; 0xffffffec
   1a244:	b	1b3c0 <close@plt+0xa340>
   1a248:	ldr	r0, [fp, #-16]
   1a24c:	cmp	r0, #0
   1a250:	bcs	1a35c <close@plt+0x92dc>
   1a254:	ldr	r0, [fp, #-12]
   1a258:	cmp	r0, #0
   1a25c:	bcs	1a2e4 <close@plt+0x9264>
   1a260:	b	1a280 <close@plt+0x9200>
   1a264:	ldr	r0, [fp, #-12]
   1a268:	ldr	r1, [fp, #-16]
   1a26c:	movw	r2, #255	; 0xff
   1a270:	udiv	r1, r2, r1
   1a274:	cmp	r0, r1
   1a278:	bcc	1a3f8 <close@plt+0x9378>
   1a27c:	b	1a410 <close@plt+0x9390>
   1a280:	b	1a294 <close@plt+0x9214>
   1a284:	ldr	r0, [fp, #-16]
   1a288:	cmp	r0, #1
   1a28c:	bcc	1a2a4 <close@plt+0x9224>
   1a290:	b	1a2b0 <close@plt+0x9230>
   1a294:	ldr	r0, [fp, #-16]
   1a298:	movw	r1, #0
   1a29c:	cmp	r1, r0
   1a2a0:	bcs	1a2b0 <close@plt+0x9230>
   1a2a4:	movw	r0, #0
   1a2a8:	str	r0, [fp, #-28]	; 0xffffffe4
   1a2ac:	b	1a2c8 <close@plt+0x9248>
   1a2b0:	ldr	r0, [fp, #-16]
   1a2b4:	movw	r1, #0
   1a2b8:	sub	r0, r1, r0
   1a2bc:	movw	r1, #255	; 0xff
   1a2c0:	udiv	r0, r1, r0
   1a2c4:	str	r0, [fp, #-28]	; 0xffffffe4
   1a2c8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a2cc:	ldr	r1, [fp, #-12]
   1a2d0:	mvn	r2, #0
   1a2d4:	sub	r1, r2, r1
   1a2d8:	cmp	r0, r1
   1a2dc:	bls	1a3f8 <close@plt+0x9378>
   1a2e0:	b	1a410 <close@plt+0x9390>
   1a2e4:	b	1a2ec <close@plt+0x926c>
   1a2e8:	b	1a2f0 <close@plt+0x9270>
   1a2ec:	b	1a340 <close@plt+0x92c0>
   1a2f0:	ldr	r0, [fp, #-16]
   1a2f4:	cmn	r0, #1
   1a2f8:	bne	1a340 <close@plt+0x92c0>
   1a2fc:	b	1a318 <close@plt+0x9298>
   1a300:	ldr	r0, [fp, #-12]
   1a304:	add	r0, r0, #0
   1a308:	movw	r1, #0
   1a30c:	cmp	r1, r0
   1a310:	bcc	1a3f8 <close@plt+0x9378>
   1a314:	b	1a410 <close@plt+0x9390>
   1a318:	ldr	r0, [fp, #-12]
   1a31c:	movw	r1, #0
   1a320:	cmp	r1, r0
   1a324:	bcs	1a410 <close@plt+0x9390>
   1a328:	ldr	r0, [fp, #-12]
   1a32c:	sub	r0, r0, #1
   1a330:	mvn	r1, #0
   1a334:	cmp	r1, r0
   1a338:	bcc	1a3f8 <close@plt+0x9378>
   1a33c:	b	1a410 <close@plt+0x9390>
   1a340:	ldr	r0, [fp, #-16]
   1a344:	movw	r1, #0
   1a348:	udiv	r0, r1, r0
   1a34c:	ldr	r1, [fp, #-12]
   1a350:	cmp	r0, r1
   1a354:	bcc	1a3f8 <close@plt+0x9378>
   1a358:	b	1a410 <close@plt+0x9390>
   1a35c:	ldr	r0, [fp, #-16]
   1a360:	cmp	r0, #0
   1a364:	bne	1a36c <close@plt+0x92ec>
   1a368:	b	1a410 <close@plt+0x9390>
   1a36c:	ldr	r0, [fp, #-12]
   1a370:	cmp	r0, #0
   1a374:	bcs	1a3e0 <close@plt+0x9360>
   1a378:	b	1a380 <close@plt+0x9300>
   1a37c:	b	1a384 <close@plt+0x9304>
   1a380:	b	1a3c4 <close@plt+0x9344>
   1a384:	ldr	r0, [fp, #-12]
   1a388:	cmn	r0, #1
   1a38c:	bne	1a3c4 <close@plt+0x9344>
   1a390:	b	1a3ac <close@plt+0x932c>
   1a394:	ldr	r0, [fp, #-16]
   1a398:	add	r0, r0, #0
   1a39c:	movw	r1, #0
   1a3a0:	cmp	r1, r0
   1a3a4:	bcc	1a3f8 <close@plt+0x9378>
   1a3a8:	b	1a410 <close@plt+0x9390>
   1a3ac:	ldr	r0, [fp, #-16]
   1a3b0:	sub	r0, r0, #1
   1a3b4:	mvn	r1, #0
   1a3b8:	cmp	r1, r0
   1a3bc:	bcc	1a3f8 <close@plt+0x9378>
   1a3c0:	b	1a410 <close@plt+0x9390>
   1a3c4:	ldr	r0, [fp, #-12]
   1a3c8:	movw	r1, #0
   1a3cc:	udiv	r0, r1, r0
   1a3d0:	ldr	r1, [fp, #-16]
   1a3d4:	cmp	r0, r1
   1a3d8:	bcc	1a3f8 <close@plt+0x9378>
   1a3dc:	b	1a410 <close@plt+0x9390>
   1a3e0:	ldr	r0, [fp, #-16]
   1a3e4:	movw	r1, #255	; 0xff
   1a3e8:	udiv	r0, r1, r0
   1a3ec:	ldr	r1, [fp, #-12]
   1a3f0:	cmp	r0, r1
   1a3f4:	bcs	1a410 <close@plt+0x9390>
   1a3f8:	ldr	r0, [fp, #-12]
   1a3fc:	ldr	r1, [fp, #-16]
   1a400:	mul	r0, r0, r1
   1a404:	and	r0, r0, #255	; 0xff
   1a408:	str	r0, [fp, #-20]	; 0xffffffec
   1a40c:	b	1b3a8 <close@plt+0xa328>
   1a410:	ldr	r0, [fp, #-12]
   1a414:	ldr	r1, [fp, #-16]
   1a418:	mul	r0, r0, r1
   1a41c:	and	r0, r0, #255	; 0xff
   1a420:	str	r0, [fp, #-20]	; 0xffffffec
   1a424:	b	1b3c0 <close@plt+0xa340>
   1a428:	b	1a7e0 <close@plt+0x9760>
   1a42c:	b	1a600 <close@plt+0x9580>
   1a430:	ldr	r0, [fp, #-16]
   1a434:	cmp	r0, #0
   1a438:	bcs	1a53c <close@plt+0x94bc>
   1a43c:	ldr	r0, [fp, #-12]
   1a440:	cmp	r0, #0
   1a444:	bcs	1a4cc <close@plt+0x944c>
   1a448:	b	1a468 <close@plt+0x93e8>
   1a44c:	ldr	r0, [fp, #-12]
   1a450:	ldr	r1, [fp, #-16]
   1a454:	movw	r2, #32767	; 0x7fff
   1a458:	udiv	r1, r2, r1
   1a45c:	cmp	r0, r1
   1a460:	bcc	1a5d0 <close@plt+0x9550>
   1a464:	b	1a5e8 <close@plt+0x9568>
   1a468:	b	1a47c <close@plt+0x93fc>
   1a46c:	ldr	r0, [fp, #-16]
   1a470:	cmp	r0, #1
   1a474:	bcc	1a48c <close@plt+0x940c>
   1a478:	b	1a498 <close@plt+0x9418>
   1a47c:	ldr	r0, [fp, #-16]
   1a480:	movw	r1, #0
   1a484:	cmp	r1, r0
   1a488:	bcs	1a498 <close@plt+0x9418>
   1a48c:	movw	r0, #0
   1a490:	str	r0, [fp, #-32]	; 0xffffffe0
   1a494:	b	1a4b0 <close@plt+0x9430>
   1a498:	ldr	r0, [fp, #-16]
   1a49c:	movw	r1, #0
   1a4a0:	sub	r0, r1, r0
   1a4a4:	movw	r1, #32767	; 0x7fff
   1a4a8:	udiv	r0, r1, r0
   1a4ac:	str	r0, [fp, #-32]	; 0xffffffe0
   1a4b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a4b4:	ldr	r1, [fp, #-12]
   1a4b8:	mvn	r2, #0
   1a4bc:	sub	r1, r2, r1
   1a4c0:	cmp	r0, r1
   1a4c4:	bls	1a5d0 <close@plt+0x9550>
   1a4c8:	b	1a5e8 <close@plt+0x9568>
   1a4cc:	ldr	r0, [fp, #-16]
   1a4d0:	cmn	r0, #1
   1a4d4:	bne	1a520 <close@plt+0x94a0>
   1a4d8:	b	1a4f8 <close@plt+0x9478>
   1a4dc:	ldr	r0, [pc, #3840]	; 1b3e4 <close@plt+0xa364>
   1a4e0:	ldr	r1, [fp, #-12]
   1a4e4:	add	r0, r1, r0
   1a4e8:	movw	r1, #0
   1a4ec:	cmp	r1, r0
   1a4f0:	bcc	1a5d0 <close@plt+0x9550>
   1a4f4:	b	1a5e8 <close@plt+0x9568>
   1a4f8:	ldr	r0, [fp, #-12]
   1a4fc:	movw	r1, #0
   1a500:	cmp	r1, r0
   1a504:	bcs	1a5e8 <close@plt+0x9568>
   1a508:	ldr	r0, [fp, #-12]
   1a50c:	sub	r0, r0, #1
   1a510:	movw	r1, #32767	; 0x7fff
   1a514:	cmp	r1, r0
   1a518:	bcc	1a5d0 <close@plt+0x9550>
   1a51c:	b	1a5e8 <close@plt+0x9568>
   1a520:	ldr	r0, [pc, #3772]	; 1b3e4 <close@plt+0xa364>
   1a524:	ldr	r1, [fp, #-16]
   1a528:	udiv	r0, r0, r1
   1a52c:	ldr	r1, [fp, #-12]
   1a530:	cmp	r0, r1
   1a534:	bcc	1a5d0 <close@plt+0x9550>
   1a538:	b	1a5e8 <close@plt+0x9568>
   1a53c:	ldr	r0, [fp, #-16]
   1a540:	cmp	r0, #0
   1a544:	bne	1a54c <close@plt+0x94cc>
   1a548:	b	1a5e8 <close@plt+0x9568>
   1a54c:	ldr	r0, [fp, #-12]
   1a550:	cmp	r0, #0
   1a554:	bcs	1a5b8 <close@plt+0x9538>
   1a558:	ldr	r0, [fp, #-12]
   1a55c:	cmn	r0, #1
   1a560:	bne	1a59c <close@plt+0x951c>
   1a564:	b	1a584 <close@plt+0x9504>
   1a568:	ldr	r0, [pc, #3700]	; 1b3e4 <close@plt+0xa364>
   1a56c:	ldr	r1, [fp, #-16]
   1a570:	add	r0, r1, r0
   1a574:	movw	r1, #0
   1a578:	cmp	r1, r0
   1a57c:	bcc	1a5d0 <close@plt+0x9550>
   1a580:	b	1a5e8 <close@plt+0x9568>
   1a584:	ldr	r0, [fp, #-16]
   1a588:	sub	r0, r0, #1
   1a58c:	movw	r1, #32767	; 0x7fff
   1a590:	cmp	r1, r0
   1a594:	bcc	1a5d0 <close@plt+0x9550>
   1a598:	b	1a5e8 <close@plt+0x9568>
   1a59c:	ldr	r0, [pc, #3648]	; 1b3e4 <close@plt+0xa364>
   1a5a0:	ldr	r1, [fp, #-12]
   1a5a4:	udiv	r0, r0, r1
   1a5a8:	ldr	r1, [fp, #-16]
   1a5ac:	cmp	r0, r1
   1a5b0:	bcc	1a5d0 <close@plt+0x9550>
   1a5b4:	b	1a5e8 <close@plt+0x9568>
   1a5b8:	ldr	r0, [fp, #-16]
   1a5bc:	movw	r1, #32767	; 0x7fff
   1a5c0:	udiv	r0, r1, r0
   1a5c4:	ldr	r1, [fp, #-12]
   1a5c8:	cmp	r0, r1
   1a5cc:	bcs	1a5e8 <close@plt+0x9568>
   1a5d0:	ldr	r0, [fp, #-12]
   1a5d4:	ldr	r1, [fp, #-16]
   1a5d8:	mul	r0, r0, r1
   1a5dc:	sxth	r0, r0
   1a5e0:	str	r0, [fp, #-20]	; 0xffffffec
   1a5e4:	b	1b3a8 <close@plt+0xa328>
   1a5e8:	ldr	r0, [fp, #-12]
   1a5ec:	ldr	r1, [fp, #-16]
   1a5f0:	mul	r0, r0, r1
   1a5f4:	sxth	r0, r0
   1a5f8:	str	r0, [fp, #-20]	; 0xffffffec
   1a5fc:	b	1b3c0 <close@plt+0xa340>
   1a600:	ldr	r0, [fp, #-16]
   1a604:	cmp	r0, #0
   1a608:	bcs	1a714 <close@plt+0x9694>
   1a60c:	ldr	r0, [fp, #-12]
   1a610:	cmp	r0, #0
   1a614:	bcs	1a69c <close@plt+0x961c>
   1a618:	b	1a638 <close@plt+0x95b8>
   1a61c:	ldr	r0, [fp, #-12]
   1a620:	ldr	r1, [fp, #-16]
   1a624:	movw	r2, #65535	; 0xffff
   1a628:	udiv	r1, r2, r1
   1a62c:	cmp	r0, r1
   1a630:	bcc	1a7b0 <close@plt+0x9730>
   1a634:	b	1a7c8 <close@plt+0x9748>
   1a638:	b	1a64c <close@plt+0x95cc>
   1a63c:	ldr	r0, [fp, #-16]
   1a640:	cmp	r0, #1
   1a644:	bcc	1a65c <close@plt+0x95dc>
   1a648:	b	1a668 <close@plt+0x95e8>
   1a64c:	ldr	r0, [fp, #-16]
   1a650:	movw	r1, #0
   1a654:	cmp	r1, r0
   1a658:	bcs	1a668 <close@plt+0x95e8>
   1a65c:	movw	r0, #0
   1a660:	str	r0, [fp, #-36]	; 0xffffffdc
   1a664:	b	1a680 <close@plt+0x9600>
   1a668:	ldr	r0, [fp, #-16]
   1a66c:	movw	r1, #0
   1a670:	sub	r0, r1, r0
   1a674:	movw	r1, #65535	; 0xffff
   1a678:	udiv	r0, r1, r0
   1a67c:	str	r0, [fp, #-36]	; 0xffffffdc
   1a680:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a684:	ldr	r1, [fp, #-12]
   1a688:	mvn	r2, #0
   1a68c:	sub	r1, r2, r1
   1a690:	cmp	r0, r1
   1a694:	bls	1a7b0 <close@plt+0x9730>
   1a698:	b	1a7c8 <close@plt+0x9748>
   1a69c:	b	1a6a4 <close@plt+0x9624>
   1a6a0:	b	1a6a8 <close@plt+0x9628>
   1a6a4:	b	1a6f8 <close@plt+0x9678>
   1a6a8:	ldr	r0, [fp, #-16]
   1a6ac:	cmn	r0, #1
   1a6b0:	bne	1a6f8 <close@plt+0x9678>
   1a6b4:	b	1a6d0 <close@plt+0x9650>
   1a6b8:	ldr	r0, [fp, #-12]
   1a6bc:	add	r0, r0, #0
   1a6c0:	movw	r1, #0
   1a6c4:	cmp	r1, r0
   1a6c8:	bcc	1a7b0 <close@plt+0x9730>
   1a6cc:	b	1a7c8 <close@plt+0x9748>
   1a6d0:	ldr	r0, [fp, #-12]
   1a6d4:	movw	r1, #0
   1a6d8:	cmp	r1, r0
   1a6dc:	bcs	1a7c8 <close@plt+0x9748>
   1a6e0:	ldr	r0, [fp, #-12]
   1a6e4:	sub	r0, r0, #1
   1a6e8:	mvn	r1, #0
   1a6ec:	cmp	r1, r0
   1a6f0:	bcc	1a7b0 <close@plt+0x9730>
   1a6f4:	b	1a7c8 <close@plt+0x9748>
   1a6f8:	ldr	r0, [fp, #-16]
   1a6fc:	movw	r1, #0
   1a700:	udiv	r0, r1, r0
   1a704:	ldr	r1, [fp, #-12]
   1a708:	cmp	r0, r1
   1a70c:	bcc	1a7b0 <close@plt+0x9730>
   1a710:	b	1a7c8 <close@plt+0x9748>
   1a714:	ldr	r0, [fp, #-16]
   1a718:	cmp	r0, #0
   1a71c:	bne	1a724 <close@plt+0x96a4>
   1a720:	b	1a7c8 <close@plt+0x9748>
   1a724:	ldr	r0, [fp, #-12]
   1a728:	cmp	r0, #0
   1a72c:	bcs	1a798 <close@plt+0x9718>
   1a730:	b	1a738 <close@plt+0x96b8>
   1a734:	b	1a73c <close@plt+0x96bc>
   1a738:	b	1a77c <close@plt+0x96fc>
   1a73c:	ldr	r0, [fp, #-12]
   1a740:	cmn	r0, #1
   1a744:	bne	1a77c <close@plt+0x96fc>
   1a748:	b	1a764 <close@plt+0x96e4>
   1a74c:	ldr	r0, [fp, #-16]
   1a750:	add	r0, r0, #0
   1a754:	movw	r1, #0
   1a758:	cmp	r1, r0
   1a75c:	bcc	1a7b0 <close@plt+0x9730>
   1a760:	b	1a7c8 <close@plt+0x9748>
   1a764:	ldr	r0, [fp, #-16]
   1a768:	sub	r0, r0, #1
   1a76c:	mvn	r1, #0
   1a770:	cmp	r1, r0
   1a774:	bcc	1a7b0 <close@plt+0x9730>
   1a778:	b	1a7c8 <close@plt+0x9748>
   1a77c:	ldr	r0, [fp, #-12]
   1a780:	movw	r1, #0
   1a784:	udiv	r0, r1, r0
   1a788:	ldr	r1, [fp, #-16]
   1a78c:	cmp	r0, r1
   1a790:	bcc	1a7b0 <close@plt+0x9730>
   1a794:	b	1a7c8 <close@plt+0x9748>
   1a798:	ldr	r0, [fp, #-16]
   1a79c:	movw	r1, #65535	; 0xffff
   1a7a0:	udiv	r0, r1, r0
   1a7a4:	ldr	r1, [fp, #-12]
   1a7a8:	cmp	r0, r1
   1a7ac:	bcs	1a7c8 <close@plt+0x9748>
   1a7b0:	ldr	r0, [fp, #-12]
   1a7b4:	ldr	r1, [fp, #-16]
   1a7b8:	mul	r0, r0, r1
   1a7bc:	uxth	r0, r0
   1a7c0:	str	r0, [fp, #-20]	; 0xffffffec
   1a7c4:	b	1b3a8 <close@plt+0xa328>
   1a7c8:	ldr	r0, [fp, #-12]
   1a7cc:	ldr	r1, [fp, #-16]
   1a7d0:	mul	r0, r0, r1
   1a7d4:	uxth	r0, r0
   1a7d8:	str	r0, [fp, #-20]	; 0xffffffec
   1a7dc:	b	1b3c0 <close@plt+0xa340>
   1a7e0:	b	1a7e4 <close@plt+0x9764>
   1a7e4:	b	1a9a8 <close@plt+0x9928>
   1a7e8:	ldr	r0, [fp, #-16]
   1a7ec:	cmp	r0, #0
   1a7f0:	bcs	1a8f0 <close@plt+0x9870>
   1a7f4:	ldr	r0, [fp, #-12]
   1a7f8:	cmp	r0, #0
   1a7fc:	bcs	1a884 <close@plt+0x9804>
   1a800:	b	1a820 <close@plt+0x97a0>
   1a804:	ldr	r0, [pc, #3024]	; 1b3dc <close@plt+0xa35c>
   1a808:	ldr	r1, [fp, #-12]
   1a80c:	ldr	r2, [fp, #-16]
   1a810:	udiv	r0, r0, r2
   1a814:	cmp	r1, r0
   1a818:	bcc	1a980 <close@plt+0x9900>
   1a81c:	b	1a994 <close@plt+0x9914>
   1a820:	b	1a834 <close@plt+0x97b4>
   1a824:	ldr	r0, [fp, #-16]
   1a828:	cmp	r0, #1
   1a82c:	bcc	1a844 <close@plt+0x97c4>
   1a830:	b	1a850 <close@plt+0x97d0>
   1a834:	ldr	r0, [fp, #-16]
   1a838:	movw	r1, #0
   1a83c:	cmp	r1, r0
   1a840:	bcs	1a850 <close@plt+0x97d0>
   1a844:	movw	r0, #0
   1a848:	str	r0, [fp, #-40]	; 0xffffffd8
   1a84c:	b	1a868 <close@plt+0x97e8>
   1a850:	ldr	r0, [pc, #2948]	; 1b3dc <close@plt+0xa35c>
   1a854:	ldr	r1, [fp, #-16]
   1a858:	movw	r2, #0
   1a85c:	sub	r1, r2, r1
   1a860:	udiv	r0, r0, r1
   1a864:	str	r0, [fp, #-40]	; 0xffffffd8
   1a868:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a86c:	ldr	r1, [fp, #-12]
   1a870:	mvn	r2, #0
   1a874:	sub	r1, r2, r1
   1a878:	cmp	r0, r1
   1a87c:	bls	1a980 <close@plt+0x9900>
   1a880:	b	1a994 <close@plt+0x9914>
   1a884:	ldr	r0, [fp, #-16]
   1a888:	cmn	r0, #1
   1a88c:	bne	1a8d4 <close@plt+0x9854>
   1a890:	b	1a8ac <close@plt+0x982c>
   1a894:	ldr	r0, [fp, #-12]
   1a898:	add	r0, r0, #-2147483648	; 0x80000000
   1a89c:	movw	r1, #0
   1a8a0:	cmp	r1, r0
   1a8a4:	bcc	1a980 <close@plt+0x9900>
   1a8a8:	b	1a994 <close@plt+0x9914>
   1a8ac:	ldr	r0, [fp, #-12]
   1a8b0:	movw	r1, #0
   1a8b4:	cmp	r1, r0
   1a8b8:	bcs	1a994 <close@plt+0x9914>
   1a8bc:	ldr	r0, [pc, #2840]	; 1b3dc <close@plt+0xa35c>
   1a8c0:	ldr	r1, [fp, #-12]
   1a8c4:	sub	r1, r1, #1
   1a8c8:	cmp	r0, r1
   1a8cc:	bcc	1a980 <close@plt+0x9900>
   1a8d0:	b	1a994 <close@plt+0x9914>
   1a8d4:	ldr	r0, [pc, #2820]	; 1b3e0 <close@plt+0xa360>
   1a8d8:	ldr	r1, [fp, #-16]
   1a8dc:	udiv	r0, r0, r1
   1a8e0:	ldr	r1, [fp, #-12]
   1a8e4:	cmp	r0, r1
   1a8e8:	bcc	1a980 <close@plt+0x9900>
   1a8ec:	b	1a994 <close@plt+0x9914>
   1a8f0:	ldr	r0, [fp, #-16]
   1a8f4:	cmp	r0, #0
   1a8f8:	bne	1a900 <close@plt+0x9880>
   1a8fc:	b	1a994 <close@plt+0x9914>
   1a900:	ldr	r0, [fp, #-12]
   1a904:	cmp	r0, #0
   1a908:	bcs	1a968 <close@plt+0x98e8>
   1a90c:	ldr	r0, [fp, #-12]
   1a910:	cmn	r0, #1
   1a914:	bne	1a94c <close@plt+0x98cc>
   1a918:	b	1a934 <close@plt+0x98b4>
   1a91c:	ldr	r0, [fp, #-16]
   1a920:	add	r0, r0, #-2147483648	; 0x80000000
   1a924:	movw	r1, #0
   1a928:	cmp	r1, r0
   1a92c:	bcc	1a980 <close@plt+0x9900>
   1a930:	b	1a994 <close@plt+0x9914>
   1a934:	ldr	r0, [pc, #2720]	; 1b3dc <close@plt+0xa35c>
   1a938:	ldr	r1, [fp, #-16]
   1a93c:	sub	r1, r1, #1
   1a940:	cmp	r0, r1
   1a944:	bcc	1a980 <close@plt+0x9900>
   1a948:	b	1a994 <close@plt+0x9914>
   1a94c:	ldr	r0, [pc, #2700]	; 1b3e0 <close@plt+0xa360>
   1a950:	ldr	r1, [fp, #-12]
   1a954:	udiv	r0, r0, r1
   1a958:	ldr	r1, [fp, #-16]
   1a95c:	cmp	r0, r1
   1a960:	bcc	1a980 <close@plt+0x9900>
   1a964:	b	1a994 <close@plt+0x9914>
   1a968:	ldr	r0, [pc, #2668]	; 1b3dc <close@plt+0xa35c>
   1a96c:	ldr	r1, [fp, #-16]
   1a970:	udiv	r0, r0, r1
   1a974:	ldr	r1, [fp, #-12]
   1a978:	cmp	r0, r1
   1a97c:	bcs	1a994 <close@plt+0x9914>
   1a980:	ldr	r0, [fp, #-12]
   1a984:	ldr	r1, [fp, #-16]
   1a988:	mul	r0, r0, r1
   1a98c:	str	r0, [fp, #-20]	; 0xffffffec
   1a990:	b	1b3a8 <close@plt+0xa328>
   1a994:	ldr	r0, [fp, #-12]
   1a998:	ldr	r1, [fp, #-16]
   1a99c:	mul	r0, r0, r1
   1a9a0:	str	r0, [fp, #-20]	; 0xffffffec
   1a9a4:	b	1b3c0 <close@plt+0xa340>
   1a9a8:	ldr	r0, [fp, #-16]
   1a9ac:	cmp	r0, #0
   1a9b0:	bcs	1aabc <close@plt+0x9a3c>
   1a9b4:	ldr	r0, [fp, #-12]
   1a9b8:	cmp	r0, #0
   1a9bc:	bcs	1aa44 <close@plt+0x99c4>
   1a9c0:	b	1a9e0 <close@plt+0x9960>
   1a9c4:	ldr	r0, [fp, #-12]
   1a9c8:	ldr	r1, [fp, #-16]
   1a9cc:	mvn	r2, #0
   1a9d0:	udiv	r1, r2, r1
   1a9d4:	cmp	r0, r1
   1a9d8:	bcc	1ab58 <close@plt+0x9ad8>
   1a9dc:	b	1ab6c <close@plt+0x9aec>
   1a9e0:	b	1a9f4 <close@plt+0x9974>
   1a9e4:	ldr	r0, [fp, #-16]
   1a9e8:	cmp	r0, #1
   1a9ec:	bcc	1aa04 <close@plt+0x9984>
   1a9f0:	b	1aa10 <close@plt+0x9990>
   1a9f4:	ldr	r0, [fp, #-16]
   1a9f8:	movw	r1, #0
   1a9fc:	cmp	r1, r0
   1aa00:	bcs	1aa10 <close@plt+0x9990>
   1aa04:	movw	r0, #1
   1aa08:	str	r0, [fp, #-44]	; 0xffffffd4
   1aa0c:	b	1aa28 <close@plt+0x99a8>
   1aa10:	ldr	r0, [fp, #-16]
   1aa14:	movw	r1, #0
   1aa18:	sub	r0, r1, r0
   1aa1c:	mvn	r1, #0
   1aa20:	udiv	r0, r1, r0
   1aa24:	str	r0, [fp, #-44]	; 0xffffffd4
   1aa28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1aa2c:	ldr	r1, [fp, #-12]
   1aa30:	mvn	r2, #0
   1aa34:	sub	r1, r2, r1
   1aa38:	cmp	r0, r1
   1aa3c:	bls	1ab58 <close@plt+0x9ad8>
   1aa40:	b	1ab6c <close@plt+0x9aec>
   1aa44:	b	1aa4c <close@plt+0x99cc>
   1aa48:	b	1aa50 <close@plt+0x99d0>
   1aa4c:	b	1aaa0 <close@plt+0x9a20>
   1aa50:	ldr	r0, [fp, #-16]
   1aa54:	cmn	r0, #1
   1aa58:	bne	1aaa0 <close@plt+0x9a20>
   1aa5c:	b	1aa78 <close@plt+0x99f8>
   1aa60:	ldr	r0, [fp, #-12]
   1aa64:	add	r0, r0, #0
   1aa68:	movw	r1, #0
   1aa6c:	cmp	r1, r0
   1aa70:	bcc	1ab58 <close@plt+0x9ad8>
   1aa74:	b	1ab6c <close@plt+0x9aec>
   1aa78:	ldr	r0, [fp, #-12]
   1aa7c:	movw	r1, #0
   1aa80:	cmp	r1, r0
   1aa84:	bcs	1ab6c <close@plt+0x9aec>
   1aa88:	ldr	r0, [fp, #-12]
   1aa8c:	sub	r0, r0, #1
   1aa90:	mvn	r1, #0
   1aa94:	cmp	r1, r0
   1aa98:	bcc	1ab58 <close@plt+0x9ad8>
   1aa9c:	b	1ab6c <close@plt+0x9aec>
   1aaa0:	ldr	r0, [fp, #-16]
   1aaa4:	movw	r1, #0
   1aaa8:	udiv	r0, r1, r0
   1aaac:	ldr	r1, [fp, #-12]
   1aab0:	cmp	r0, r1
   1aab4:	bcc	1ab58 <close@plt+0x9ad8>
   1aab8:	b	1ab6c <close@plt+0x9aec>
   1aabc:	ldr	r0, [fp, #-16]
   1aac0:	cmp	r0, #0
   1aac4:	bne	1aacc <close@plt+0x9a4c>
   1aac8:	b	1ab6c <close@plt+0x9aec>
   1aacc:	ldr	r0, [fp, #-12]
   1aad0:	cmp	r0, #0
   1aad4:	bcs	1ab40 <close@plt+0x9ac0>
   1aad8:	b	1aae0 <close@plt+0x9a60>
   1aadc:	b	1aae4 <close@plt+0x9a64>
   1aae0:	b	1ab24 <close@plt+0x9aa4>
   1aae4:	ldr	r0, [fp, #-12]
   1aae8:	cmn	r0, #1
   1aaec:	bne	1ab24 <close@plt+0x9aa4>
   1aaf0:	b	1ab0c <close@plt+0x9a8c>
   1aaf4:	ldr	r0, [fp, #-16]
   1aaf8:	add	r0, r0, #0
   1aafc:	movw	r1, #0
   1ab00:	cmp	r1, r0
   1ab04:	bcc	1ab58 <close@plt+0x9ad8>
   1ab08:	b	1ab6c <close@plt+0x9aec>
   1ab0c:	ldr	r0, [fp, #-16]
   1ab10:	sub	r0, r0, #1
   1ab14:	mvn	r1, #0
   1ab18:	cmp	r1, r0
   1ab1c:	bcc	1ab58 <close@plt+0x9ad8>
   1ab20:	b	1ab6c <close@plt+0x9aec>
   1ab24:	ldr	r0, [fp, #-12]
   1ab28:	movw	r1, #0
   1ab2c:	udiv	r0, r1, r0
   1ab30:	ldr	r1, [fp, #-16]
   1ab34:	cmp	r0, r1
   1ab38:	bcc	1ab58 <close@plt+0x9ad8>
   1ab3c:	b	1ab6c <close@plt+0x9aec>
   1ab40:	ldr	r0, [fp, #-16]
   1ab44:	mvn	r1, #0
   1ab48:	udiv	r0, r1, r0
   1ab4c:	ldr	r1, [fp, #-12]
   1ab50:	cmp	r0, r1
   1ab54:	bcs	1ab6c <close@plt+0x9aec>
   1ab58:	ldr	r0, [fp, #-12]
   1ab5c:	ldr	r1, [fp, #-16]
   1ab60:	mul	r0, r0, r1
   1ab64:	str	r0, [fp, #-20]	; 0xffffffec
   1ab68:	b	1b3a8 <close@plt+0xa328>
   1ab6c:	ldr	r0, [fp, #-12]
   1ab70:	ldr	r1, [fp, #-16]
   1ab74:	mul	r0, r0, r1
   1ab78:	str	r0, [fp, #-20]	; 0xffffffec
   1ab7c:	b	1b3c0 <close@plt+0xa340>
   1ab80:	b	1ab84 <close@plt+0x9b04>
   1ab84:	b	1ad48 <close@plt+0x9cc8>
   1ab88:	ldr	r0, [fp, #-16]
   1ab8c:	cmp	r0, #0
   1ab90:	bcs	1ac90 <close@plt+0x9c10>
   1ab94:	ldr	r0, [fp, #-12]
   1ab98:	cmp	r0, #0
   1ab9c:	bcs	1ac24 <close@plt+0x9ba4>
   1aba0:	b	1abc0 <close@plt+0x9b40>
   1aba4:	ldr	r0, [pc, #2096]	; 1b3dc <close@plt+0xa35c>
   1aba8:	ldr	r1, [fp, #-12]
   1abac:	ldr	r2, [fp, #-16]
   1abb0:	udiv	r0, r0, r2
   1abb4:	cmp	r1, r0
   1abb8:	bcc	1ad20 <close@plt+0x9ca0>
   1abbc:	b	1ad34 <close@plt+0x9cb4>
   1abc0:	b	1abd4 <close@plt+0x9b54>
   1abc4:	ldr	r0, [fp, #-16]
   1abc8:	cmp	r0, #1
   1abcc:	bcc	1abe4 <close@plt+0x9b64>
   1abd0:	b	1abf0 <close@plt+0x9b70>
   1abd4:	ldr	r0, [fp, #-16]
   1abd8:	movw	r1, #0
   1abdc:	cmp	r1, r0
   1abe0:	bcs	1abf0 <close@plt+0x9b70>
   1abe4:	movw	r0, #0
   1abe8:	str	r0, [fp, #-48]	; 0xffffffd0
   1abec:	b	1ac08 <close@plt+0x9b88>
   1abf0:	ldr	r0, [pc, #2020]	; 1b3dc <close@plt+0xa35c>
   1abf4:	ldr	r1, [fp, #-16]
   1abf8:	movw	r2, #0
   1abfc:	sub	r1, r2, r1
   1ac00:	udiv	r0, r0, r1
   1ac04:	str	r0, [fp, #-48]	; 0xffffffd0
   1ac08:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1ac0c:	ldr	r1, [fp, #-12]
   1ac10:	mvn	r2, #0
   1ac14:	sub	r1, r2, r1
   1ac18:	cmp	r0, r1
   1ac1c:	bls	1ad20 <close@plt+0x9ca0>
   1ac20:	b	1ad34 <close@plt+0x9cb4>
   1ac24:	ldr	r0, [fp, #-16]
   1ac28:	cmn	r0, #1
   1ac2c:	bne	1ac74 <close@plt+0x9bf4>
   1ac30:	b	1ac4c <close@plt+0x9bcc>
   1ac34:	ldr	r0, [fp, #-12]
   1ac38:	add	r0, r0, #-2147483648	; 0x80000000
   1ac3c:	movw	r1, #0
   1ac40:	cmp	r1, r0
   1ac44:	bcc	1ad20 <close@plt+0x9ca0>
   1ac48:	b	1ad34 <close@plt+0x9cb4>
   1ac4c:	ldr	r0, [fp, #-12]
   1ac50:	movw	r1, #0
   1ac54:	cmp	r1, r0
   1ac58:	bcs	1ad34 <close@plt+0x9cb4>
   1ac5c:	ldr	r0, [pc, #1912]	; 1b3dc <close@plt+0xa35c>
   1ac60:	ldr	r1, [fp, #-12]
   1ac64:	sub	r1, r1, #1
   1ac68:	cmp	r0, r1
   1ac6c:	bcc	1ad20 <close@plt+0x9ca0>
   1ac70:	b	1ad34 <close@plt+0x9cb4>
   1ac74:	ldr	r0, [pc, #1892]	; 1b3e0 <close@plt+0xa360>
   1ac78:	ldr	r1, [fp, #-16]
   1ac7c:	udiv	r0, r0, r1
   1ac80:	ldr	r1, [fp, #-12]
   1ac84:	cmp	r0, r1
   1ac88:	bcc	1ad20 <close@plt+0x9ca0>
   1ac8c:	b	1ad34 <close@plt+0x9cb4>
   1ac90:	ldr	r0, [fp, #-16]
   1ac94:	cmp	r0, #0
   1ac98:	bne	1aca0 <close@plt+0x9c20>
   1ac9c:	b	1ad34 <close@plt+0x9cb4>
   1aca0:	ldr	r0, [fp, #-12]
   1aca4:	cmp	r0, #0
   1aca8:	bcs	1ad08 <close@plt+0x9c88>
   1acac:	ldr	r0, [fp, #-12]
   1acb0:	cmn	r0, #1
   1acb4:	bne	1acec <close@plt+0x9c6c>
   1acb8:	b	1acd4 <close@plt+0x9c54>
   1acbc:	ldr	r0, [fp, #-16]
   1acc0:	add	r0, r0, #-2147483648	; 0x80000000
   1acc4:	movw	r1, #0
   1acc8:	cmp	r1, r0
   1accc:	bcc	1ad20 <close@plt+0x9ca0>
   1acd0:	b	1ad34 <close@plt+0x9cb4>
   1acd4:	ldr	r0, [pc, #1792]	; 1b3dc <close@plt+0xa35c>
   1acd8:	ldr	r1, [fp, #-16]
   1acdc:	sub	r1, r1, #1
   1ace0:	cmp	r0, r1
   1ace4:	bcc	1ad20 <close@plt+0x9ca0>
   1ace8:	b	1ad34 <close@plt+0x9cb4>
   1acec:	ldr	r0, [pc, #1772]	; 1b3e0 <close@plt+0xa360>
   1acf0:	ldr	r1, [fp, #-12]
   1acf4:	udiv	r0, r0, r1
   1acf8:	ldr	r1, [fp, #-16]
   1acfc:	cmp	r0, r1
   1ad00:	bcc	1ad20 <close@plt+0x9ca0>
   1ad04:	b	1ad34 <close@plt+0x9cb4>
   1ad08:	ldr	r0, [pc, #1740]	; 1b3dc <close@plt+0xa35c>
   1ad0c:	ldr	r1, [fp, #-16]
   1ad10:	udiv	r0, r0, r1
   1ad14:	ldr	r1, [fp, #-12]
   1ad18:	cmp	r0, r1
   1ad1c:	bcs	1ad34 <close@plt+0x9cb4>
   1ad20:	ldr	r0, [fp, #-12]
   1ad24:	ldr	r1, [fp, #-16]
   1ad28:	mul	r0, r0, r1
   1ad2c:	str	r0, [fp, #-20]	; 0xffffffec
   1ad30:	b	1b3a8 <close@plt+0xa328>
   1ad34:	ldr	r0, [fp, #-12]
   1ad38:	ldr	r1, [fp, #-16]
   1ad3c:	mul	r0, r0, r1
   1ad40:	str	r0, [fp, #-20]	; 0xffffffec
   1ad44:	b	1b3c0 <close@plt+0xa340>
   1ad48:	ldr	r0, [fp, #-16]
   1ad4c:	cmp	r0, #0
   1ad50:	bcs	1ae5c <close@plt+0x9ddc>
   1ad54:	ldr	r0, [fp, #-12]
   1ad58:	cmp	r0, #0
   1ad5c:	bcs	1ade4 <close@plt+0x9d64>
   1ad60:	b	1ad80 <close@plt+0x9d00>
   1ad64:	ldr	r0, [fp, #-12]
   1ad68:	ldr	r1, [fp, #-16]
   1ad6c:	mvn	r2, #0
   1ad70:	udiv	r1, r2, r1
   1ad74:	cmp	r0, r1
   1ad78:	bcc	1aef8 <close@plt+0x9e78>
   1ad7c:	b	1af0c <close@plt+0x9e8c>
   1ad80:	b	1ad94 <close@plt+0x9d14>
   1ad84:	ldr	r0, [fp, #-16]
   1ad88:	cmp	r0, #1
   1ad8c:	bcc	1ada4 <close@plt+0x9d24>
   1ad90:	b	1adb0 <close@plt+0x9d30>
   1ad94:	ldr	r0, [fp, #-16]
   1ad98:	movw	r1, #0
   1ad9c:	cmp	r1, r0
   1ada0:	bcs	1adb0 <close@plt+0x9d30>
   1ada4:	movw	r0, #1
   1ada8:	str	r0, [fp, #-52]	; 0xffffffcc
   1adac:	b	1adc8 <close@plt+0x9d48>
   1adb0:	ldr	r0, [fp, #-16]
   1adb4:	movw	r1, #0
   1adb8:	sub	r0, r1, r0
   1adbc:	mvn	r1, #0
   1adc0:	udiv	r0, r1, r0
   1adc4:	str	r0, [fp, #-52]	; 0xffffffcc
   1adc8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1adcc:	ldr	r1, [fp, #-12]
   1add0:	mvn	r2, #0
   1add4:	sub	r1, r2, r1
   1add8:	cmp	r0, r1
   1addc:	bls	1aef8 <close@plt+0x9e78>
   1ade0:	b	1af0c <close@plt+0x9e8c>
   1ade4:	b	1adec <close@plt+0x9d6c>
   1ade8:	b	1adf0 <close@plt+0x9d70>
   1adec:	b	1ae40 <close@plt+0x9dc0>
   1adf0:	ldr	r0, [fp, #-16]
   1adf4:	cmn	r0, #1
   1adf8:	bne	1ae40 <close@plt+0x9dc0>
   1adfc:	b	1ae18 <close@plt+0x9d98>
   1ae00:	ldr	r0, [fp, #-12]
   1ae04:	add	r0, r0, #0
   1ae08:	movw	r1, #0
   1ae0c:	cmp	r1, r0
   1ae10:	bcc	1aef8 <close@plt+0x9e78>
   1ae14:	b	1af0c <close@plt+0x9e8c>
   1ae18:	ldr	r0, [fp, #-12]
   1ae1c:	movw	r1, #0
   1ae20:	cmp	r1, r0
   1ae24:	bcs	1af0c <close@plt+0x9e8c>
   1ae28:	ldr	r0, [fp, #-12]
   1ae2c:	sub	r0, r0, #1
   1ae30:	mvn	r1, #0
   1ae34:	cmp	r1, r0
   1ae38:	bcc	1aef8 <close@plt+0x9e78>
   1ae3c:	b	1af0c <close@plt+0x9e8c>
   1ae40:	ldr	r0, [fp, #-16]
   1ae44:	movw	r1, #0
   1ae48:	udiv	r0, r1, r0
   1ae4c:	ldr	r1, [fp, #-12]
   1ae50:	cmp	r0, r1
   1ae54:	bcc	1aef8 <close@plt+0x9e78>
   1ae58:	b	1af0c <close@plt+0x9e8c>
   1ae5c:	ldr	r0, [fp, #-16]
   1ae60:	cmp	r0, #0
   1ae64:	bne	1ae6c <close@plt+0x9dec>
   1ae68:	b	1af0c <close@plt+0x9e8c>
   1ae6c:	ldr	r0, [fp, #-12]
   1ae70:	cmp	r0, #0
   1ae74:	bcs	1aee0 <close@plt+0x9e60>
   1ae78:	b	1ae80 <close@plt+0x9e00>
   1ae7c:	b	1ae84 <close@plt+0x9e04>
   1ae80:	b	1aec4 <close@plt+0x9e44>
   1ae84:	ldr	r0, [fp, #-12]
   1ae88:	cmn	r0, #1
   1ae8c:	bne	1aec4 <close@plt+0x9e44>
   1ae90:	b	1aeac <close@plt+0x9e2c>
   1ae94:	ldr	r0, [fp, #-16]
   1ae98:	add	r0, r0, #0
   1ae9c:	movw	r1, #0
   1aea0:	cmp	r1, r0
   1aea4:	bcc	1aef8 <close@plt+0x9e78>
   1aea8:	b	1af0c <close@plt+0x9e8c>
   1aeac:	ldr	r0, [fp, #-16]
   1aeb0:	sub	r0, r0, #1
   1aeb4:	mvn	r1, #0
   1aeb8:	cmp	r1, r0
   1aebc:	bcc	1aef8 <close@plt+0x9e78>
   1aec0:	b	1af0c <close@plt+0x9e8c>
   1aec4:	ldr	r0, [fp, #-12]
   1aec8:	movw	r1, #0
   1aecc:	udiv	r0, r1, r0
   1aed0:	ldr	r1, [fp, #-16]
   1aed4:	cmp	r0, r1
   1aed8:	bcc	1aef8 <close@plt+0x9e78>
   1aedc:	b	1af0c <close@plt+0x9e8c>
   1aee0:	ldr	r0, [fp, #-16]
   1aee4:	mvn	r1, #0
   1aee8:	udiv	r0, r1, r0
   1aeec:	ldr	r1, [fp, #-12]
   1aef0:	cmp	r0, r1
   1aef4:	bcs	1af0c <close@plt+0x9e8c>
   1aef8:	ldr	r0, [fp, #-12]
   1aefc:	ldr	r1, [fp, #-16]
   1af00:	mul	r0, r0, r1
   1af04:	str	r0, [fp, #-20]	; 0xffffffec
   1af08:	b	1b3a8 <close@plt+0xa328>
   1af0c:	ldr	r0, [fp, #-12]
   1af10:	ldr	r1, [fp, #-16]
   1af14:	mul	r0, r0, r1
   1af18:	str	r0, [fp, #-20]	; 0xffffffec
   1af1c:	b	1b3c0 <close@plt+0xa340>
   1af20:	b	1b174 <close@plt+0xa0f4>
   1af24:	ldr	r0, [fp, #-16]
   1af28:	cmp	r0, #0
   1af2c:	bcs	1b08c <close@plt+0xa00c>
   1af30:	ldr	r0, [fp, #-12]
   1af34:	cmp	r0, #0
   1af38:	bcs	1b008 <close@plt+0x9f88>
   1af3c:	b	1af40 <close@plt+0x9ec0>
   1af40:	ldr	r0, [fp, #-12]
   1af44:	ldr	r2, [fp, #-16]
   1af48:	mvn	r1, #0
   1af4c:	mvn	r3, #-2147483648	; 0x80000000
   1af50:	mov	ip, #0
   1af54:	str	r0, [fp, #-56]	; 0xffffffc8
   1af58:	mov	r0, r1
   1af5c:	mov	r1, r3
   1af60:	mov	r3, ip
   1af64:	bl	1bafc <close@plt+0xaa7c>
   1af68:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1af6c:	subs	r0, r2, r0
   1af70:	rscs	r1, r1, #0
   1af74:	str	r0, [fp, #-60]	; 0xffffffc4
   1af78:	str	r1, [fp, #-64]	; 0xffffffc0
   1af7c:	blt	1b14c <close@plt+0xa0cc>
   1af80:	b	1b160 <close@plt+0xa0e0>
   1af84:	b	1af98 <close@plt+0x9f18>
   1af88:	ldr	r0, [fp, #-16]
   1af8c:	cmp	r0, #1
   1af90:	bcc	1afa8 <close@plt+0x9f28>
   1af94:	b	1afbc <close@plt+0x9f3c>
   1af98:	ldr	r0, [fp, #-16]
   1af9c:	movw	r1, #0
   1afa0:	cmp	r1, r0
   1afa4:	bcs	1afbc <close@plt+0x9f3c>
   1afa8:	mov	r0, #0
   1afac:	mvn	r1, #0
   1afb0:	str	r1, [fp, #-68]	; 0xffffffbc
   1afb4:	str	r0, [fp, #-72]	; 0xffffffb8
   1afb8:	b	1afe0 <close@plt+0x9f60>
   1afbc:	ldr	r0, [fp, #-16]
   1afc0:	rsb	r2, r0, #0
   1afc4:	mvn	r0, #0
   1afc8:	mvn	r1, #-2147483648	; 0x80000000
   1afcc:	mov	r3, #0
   1afd0:	bl	1bafc <close@plt+0xaa7c>
   1afd4:	str	r0, [fp, #-68]	; 0xffffffbc
   1afd8:	str	r1, [fp, #-72]	; 0xffffffb8
   1afdc:	b	1afe0 <close@plt+0x9f60>
   1afe0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1afe4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1afe8:	ldr	r2, [fp, #-12]
   1afec:	mvn	r2, r2
   1aff0:	subs	r1, r2, r1
   1aff4:	rscs	r0, r0, #0
   1aff8:	str	r1, [fp, #-76]	; 0xffffffb4
   1affc:	str	r0, [fp, #-80]	; 0xffffffb0
   1b000:	bge	1b14c <close@plt+0xa0cc>
   1b004:	b	1b160 <close@plt+0xa0e0>
   1b008:	ldr	r0, [fp, #-16]
   1b00c:	cmn	r0, #1
   1b010:	bne	1b058 <close@plt+0x9fd8>
   1b014:	b	1b038 <close@plt+0x9fb8>
   1b018:	ldr	r0, [fp, #-12]
   1b01c:	rsbs	r0, r0, #0
   1b020:	mov	r1, #0
   1b024:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1b028:	str	r0, [fp, #-84]	; 0xffffffac
   1b02c:	str	r1, [sp, #88]	; 0x58
   1b030:	blt	1b14c <close@plt+0xa0cc>
   1b034:	b	1b160 <close@plt+0xa0e0>
   1b038:	ldr	r0, [fp, #-12]
   1b03c:	movw	r1, #0
   1b040:	cmp	r1, r0
   1b044:	bcs	1b160 <close@plt+0xa0e0>
   1b048:	mov	r0, #0
   1b04c:	cmp	r0, #0
   1b050:	bne	1b14c <close@plt+0xa0cc>
   1b054:	b	1b160 <close@plt+0xa0e0>
   1b058:	ldr	r2, [fp, #-16]
   1b05c:	mov	r1, #-2147483648	; 0x80000000
   1b060:	mov	r0, #0
   1b064:	str	r0, [sp, #84]	; 0x54
   1b068:	ldr	r3, [sp, #84]	; 0x54
   1b06c:	bl	1ba28 <close@plt+0xa9a8>
   1b070:	ldr	r2, [fp, #-12]
   1b074:	subs	r0, r0, r2
   1b078:	sbcs	r1, r1, #0
   1b07c:	str	r0, [sp, #80]	; 0x50
   1b080:	str	r1, [sp, #76]	; 0x4c
   1b084:	blt	1b14c <close@plt+0xa0cc>
   1b088:	b	1b160 <close@plt+0xa0e0>
   1b08c:	ldr	r0, [fp, #-16]
   1b090:	cmp	r0, #0
   1b094:	bne	1b09c <close@plt+0xa01c>
   1b098:	b	1b160 <close@plt+0xa0e0>
   1b09c:	ldr	r0, [fp, #-12]
   1b0a0:	cmp	r0, #0
   1b0a4:	bcs	1b11c <close@plt+0xa09c>
   1b0a8:	ldr	r0, [fp, #-12]
   1b0ac:	cmn	r0, #1
   1b0b0:	bne	1b0e8 <close@plt+0xa068>
   1b0b4:	b	1b0d8 <close@plt+0xa058>
   1b0b8:	ldr	r0, [fp, #-16]
   1b0bc:	rsbs	r0, r0, #0
   1b0c0:	mov	r1, #0
   1b0c4:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1b0c8:	str	r0, [sp, #72]	; 0x48
   1b0cc:	str	r1, [sp, #68]	; 0x44
   1b0d0:	blt	1b14c <close@plt+0xa0cc>
   1b0d4:	b	1b160 <close@plt+0xa0e0>
   1b0d8:	mov	r0, #0
   1b0dc:	cmp	r0, #0
   1b0e0:	bne	1b14c <close@plt+0xa0cc>
   1b0e4:	b	1b160 <close@plt+0xa0e0>
   1b0e8:	ldr	r2, [fp, #-12]
   1b0ec:	mov	r1, #-2147483648	; 0x80000000
   1b0f0:	mov	r0, #0
   1b0f4:	str	r0, [sp, #64]	; 0x40
   1b0f8:	ldr	r3, [sp, #64]	; 0x40
   1b0fc:	bl	1ba28 <close@plt+0xa9a8>
   1b100:	ldr	r2, [fp, #-16]
   1b104:	subs	r0, r0, r2
   1b108:	sbcs	r1, r1, #0
   1b10c:	str	r0, [sp, #60]	; 0x3c
   1b110:	str	r1, [sp, #56]	; 0x38
   1b114:	blt	1b14c <close@plt+0xa0cc>
   1b118:	b	1b160 <close@plt+0xa0e0>
   1b11c:	ldr	r2, [fp, #-16]
   1b120:	mvn	r0, #0
   1b124:	mvn	r1, #-2147483648	; 0x80000000
   1b128:	mov	r3, #0
   1b12c:	bl	1bafc <close@plt+0xaa7c>
   1b130:	ldr	r2, [fp, #-12]
   1b134:	subs	r0, r0, r2
   1b138:	sbcs	r1, r1, #0
   1b13c:	str	r0, [sp, #52]	; 0x34
   1b140:	str	r1, [sp, #48]	; 0x30
   1b144:	bge	1b160 <close@plt+0xa0e0>
   1b148:	b	1b14c <close@plt+0xa0cc>
   1b14c:	ldr	r0, [fp, #-12]
   1b150:	ldr	r1, [fp, #-16]
   1b154:	mul	r0, r0, r1
   1b158:	str	r0, [fp, #-20]	; 0xffffffec
   1b15c:	b	1b3a8 <close@plt+0xa328>
   1b160:	ldr	r0, [fp, #-12]
   1b164:	ldr	r1, [fp, #-16]
   1b168:	mul	r0, r0, r1
   1b16c:	str	r0, [fp, #-20]	; 0xffffffec
   1b170:	b	1b3c0 <close@plt+0xa340>
   1b174:	ldr	r0, [fp, #-16]
   1b178:	cmp	r0, #0
   1b17c:	bcs	1b2c8 <close@plt+0xa248>
   1b180:	ldr	r0, [fp, #-12]
   1b184:	cmp	r0, #0
   1b188:	bcs	1b250 <close@plt+0xa1d0>
   1b18c:	b	1b1c8 <close@plt+0xa148>
   1b190:	ldr	r0, [fp, #-12]
   1b194:	ldr	r2, [fp, #-16]
   1b198:	mvn	r1, #0
   1b19c:	mov	r3, #0
   1b1a0:	str	r0, [sp, #44]	; 0x2c
   1b1a4:	mov	r0, r1
   1b1a8:	bl	1bafc <close@plt+0xaa7c>
   1b1ac:	ldr	r2, [sp, #44]	; 0x2c
   1b1b0:	subs	r0, r2, r0
   1b1b4:	rscs	r1, r1, #0
   1b1b8:	str	r0, [sp, #40]	; 0x28
   1b1bc:	str	r1, [sp, #36]	; 0x24
   1b1c0:	bcc	1b380 <close@plt+0xa300>
   1b1c4:	b	1b394 <close@plt+0xa314>
   1b1c8:	b	1b1dc <close@plt+0xa15c>
   1b1cc:	ldr	r0, [fp, #-16]
   1b1d0:	cmp	r0, #1
   1b1d4:	bcc	1b1ec <close@plt+0xa16c>
   1b1d8:	b	1b200 <close@plt+0xa180>
   1b1dc:	ldr	r0, [fp, #-16]
   1b1e0:	movw	r1, #0
   1b1e4:	cmp	r1, r0
   1b1e8:	bcs	1b200 <close@plt+0xa180>
   1b1ec:	mov	r0, #1
   1b1f0:	mvn	r1, #0
   1b1f4:	str	r1, [sp, #32]
   1b1f8:	str	r0, [sp, #28]
   1b1fc:	b	1b228 <close@plt+0xa1a8>
   1b200:	ldr	r0, [fp, #-16]
   1b204:	rsb	r2, r0, #0
   1b208:	mvn	r0, #0
   1b20c:	mov	r3, #0
   1b210:	str	r0, [sp, #24]
   1b214:	ldr	r1, [sp, #24]
   1b218:	bl	1bafc <close@plt+0xaa7c>
   1b21c:	str	r0, [sp, #32]
   1b220:	str	r1, [sp, #28]
   1b224:	b	1b228 <close@plt+0xa1a8>
   1b228:	ldr	r0, [sp, #28]
   1b22c:	ldr	r1, [sp, #32]
   1b230:	ldr	r2, [fp, #-12]
   1b234:	mvn	r2, r2
   1b238:	subs	r1, r2, r1
   1b23c:	rscs	r0, r0, #0
   1b240:	str	r1, [sp, #20]
   1b244:	str	r0, [sp, #16]
   1b248:	bcs	1b380 <close@plt+0xa300>
   1b24c:	b	1b394 <close@plt+0xa314>
   1b250:	b	1b258 <close@plt+0xa1d8>
   1b254:	b	1b25c <close@plt+0xa1dc>
   1b258:	b	1b2ac <close@plt+0xa22c>
   1b25c:	ldr	r0, [fp, #-16]
   1b260:	cmn	r0, #1
   1b264:	bne	1b2ac <close@plt+0xa22c>
   1b268:	b	1b284 <close@plt+0xa204>
   1b26c:	ldr	r0, [fp, #-12]
   1b270:	add	r0, r0, #0
   1b274:	movw	r1, #0
   1b278:	cmp	r1, r0
   1b27c:	bcc	1b380 <close@plt+0xa300>
   1b280:	b	1b394 <close@plt+0xa314>
   1b284:	ldr	r0, [fp, #-12]
   1b288:	movw	r1, #0
   1b28c:	cmp	r1, r0
   1b290:	bcs	1b394 <close@plt+0xa314>
   1b294:	ldr	r0, [fp, #-12]
   1b298:	sub	r0, r0, #1
   1b29c:	mvn	r1, #0
   1b2a0:	cmp	r1, r0
   1b2a4:	bcc	1b380 <close@plt+0xa300>
   1b2a8:	b	1b394 <close@plt+0xa314>
   1b2ac:	ldr	r0, [fp, #-16]
   1b2b0:	movw	r1, #0
   1b2b4:	udiv	r0, r1, r0
   1b2b8:	ldr	r1, [fp, #-12]
   1b2bc:	cmp	r0, r1
   1b2c0:	bcc	1b380 <close@plt+0xa300>
   1b2c4:	b	1b394 <close@plt+0xa314>
   1b2c8:	ldr	r0, [fp, #-16]
   1b2cc:	cmp	r0, #0
   1b2d0:	bne	1b2d8 <close@plt+0xa258>
   1b2d4:	b	1b394 <close@plt+0xa314>
   1b2d8:	ldr	r0, [fp, #-12]
   1b2dc:	cmp	r0, #0
   1b2e0:	bcs	1b34c <close@plt+0xa2cc>
   1b2e4:	b	1b2ec <close@plt+0xa26c>
   1b2e8:	b	1b2f0 <close@plt+0xa270>
   1b2ec:	b	1b330 <close@plt+0xa2b0>
   1b2f0:	ldr	r0, [fp, #-12]
   1b2f4:	cmn	r0, #1
   1b2f8:	bne	1b330 <close@plt+0xa2b0>
   1b2fc:	b	1b318 <close@plt+0xa298>
   1b300:	ldr	r0, [fp, #-16]
   1b304:	add	r0, r0, #0
   1b308:	movw	r1, #0
   1b30c:	cmp	r1, r0
   1b310:	bcc	1b380 <close@plt+0xa300>
   1b314:	b	1b394 <close@plt+0xa314>
   1b318:	ldr	r0, [fp, #-16]
   1b31c:	sub	r0, r0, #1
   1b320:	mvn	r1, #0
   1b324:	cmp	r1, r0
   1b328:	bcc	1b380 <close@plt+0xa300>
   1b32c:	b	1b394 <close@plt+0xa314>
   1b330:	ldr	r0, [fp, #-12]
   1b334:	movw	r1, #0
   1b338:	udiv	r0, r1, r0
   1b33c:	ldr	r1, [fp, #-16]
   1b340:	cmp	r0, r1
   1b344:	bcc	1b380 <close@plt+0xa300>
   1b348:	b	1b394 <close@plt+0xa314>
   1b34c:	ldr	r2, [fp, #-16]
   1b350:	mvn	r0, #0
   1b354:	mov	r3, #0
   1b358:	str	r0, [sp, #12]
   1b35c:	ldr	r1, [sp, #12]
   1b360:	bl	1bafc <close@plt+0xaa7c>
   1b364:	ldr	r2, [fp, #-12]
   1b368:	subs	r0, r0, r2
   1b36c:	sbcs	r1, r1, #0
   1b370:	str	r0, [sp, #8]
   1b374:	str	r1, [sp, #4]
   1b378:	bcs	1b394 <close@plt+0xa314>
   1b37c:	b	1b380 <close@plt+0xa300>
   1b380:	ldr	r0, [fp, #-12]
   1b384:	ldr	r1, [fp, #-16]
   1b388:	mul	r0, r0, r1
   1b38c:	str	r0, [fp, #-20]	; 0xffffffec
   1b390:	b	1b3a8 <close@plt+0xa328>
   1b394:	ldr	r0, [fp, #-12]
   1b398:	ldr	r1, [fp, #-16]
   1b39c:	mul	r0, r0, r1
   1b3a0:	str	r0, [fp, #-20]	; 0xffffffec
   1b3a4:	b	1b3c0 <close@plt+0xa340>
   1b3a8:	bl	10fc0 <__errno_location@plt>
   1b3ac:	movw	lr, #12
   1b3b0:	str	lr, [r0]
   1b3b4:	movw	r0, #0
   1b3b8:	str	r0, [fp, #-4]
   1b3bc:	b	1b3d0 <close@plt+0xa350>
   1b3c0:	ldr	r0, [fp, #-8]
   1b3c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b3c8:	bl	19484 <close@plt+0x8404>
   1b3cc:	str	r0, [fp, #-4]
   1b3d0:	ldr	r0, [fp, #-4]
   1b3d4:	mov	sp, fp
   1b3d8:	pop	{fp, pc}
   1b3dc:	svcvc	0x00ffffff
   1b3e0:	andhi	r0, r0, r0
   1b3e4:			; <UNDEFINED> instruction: 0xffff8000
   1b3e8:	sub	sp, sp, #12
   1b3ec:	str	r0, [sp, #4]
   1b3f0:	ldr	r0, [sp, #4]
   1b3f4:	sub	r1, r0, #48	; 0x30
   1b3f8:	cmp	r1, #10
   1b3fc:	str	r0, [sp]
   1b400:	bcc	1b430 <close@plt+0xa3b0>
   1b404:	b	1b408 <close@plt+0xa388>
   1b408:	ldr	r0, [sp]
   1b40c:	sub	r1, r0, #65	; 0x41
   1b410:	cmp	r1, #26
   1b414:	bcc	1b430 <close@plt+0xa3b0>
   1b418:	b	1b41c <close@plt+0xa39c>
   1b41c:	ldr	r0, [sp]
   1b420:	sub	r1, r0, #97	; 0x61
   1b424:	cmp	r1, #25
   1b428:	bhi	1b440 <close@plt+0xa3c0>
   1b42c:	b	1b430 <close@plt+0xa3b0>
   1b430:	movw	r0, #1
   1b434:	and	r0, r0, #1
   1b438:	strb	r0, [sp, #11]
   1b43c:	b	1b44c <close@plt+0xa3cc>
   1b440:	movw	r0, #0
   1b444:	and	r0, r0, #1
   1b448:	strb	r0, [sp, #11]
   1b44c:	ldrb	r0, [sp, #11]
   1b450:	and	r0, r0, #1
   1b454:	add	sp, sp, #12
   1b458:	bx	lr
   1b45c:	sub	sp, sp, #12
   1b460:	str	r0, [sp, #4]
   1b464:	ldr	r0, [sp, #4]
   1b468:	sub	r1, r0, #65	; 0x41
   1b46c:	cmp	r1, #26
   1b470:	str	r0, [sp]
   1b474:	bcc	1b490 <close@plt+0xa410>
   1b478:	b	1b47c <close@plt+0xa3fc>
   1b47c:	ldr	r0, [sp]
   1b480:	sub	r1, r0, #97	; 0x61
   1b484:	cmp	r1, #25
   1b488:	bhi	1b4a0 <close@plt+0xa420>
   1b48c:	b	1b490 <close@plt+0xa410>
   1b490:	movw	r0, #1
   1b494:	and	r0, r0, #1
   1b498:	strb	r0, [sp, #11]
   1b49c:	b	1b4ac <close@plt+0xa42c>
   1b4a0:	movw	r0, #0
   1b4a4:	and	r0, r0, #1
   1b4a8:	strb	r0, [sp, #11]
   1b4ac:	ldrb	r0, [sp, #11]
   1b4b0:	and	r0, r0, #1
   1b4b4:	add	sp, sp, #12
   1b4b8:	bx	lr
   1b4bc:	sub	sp, sp, #8
   1b4c0:	str	r0, [sp]
   1b4c4:	ldr	r0, [sp]
   1b4c8:	cmp	r0, #127	; 0x7f
   1b4cc:	bhi	1b4e4 <close@plt+0xa464>
   1b4d0:	b	1b4d4 <close@plt+0xa454>
   1b4d4:	movw	r0, #1
   1b4d8:	and	r0, r0, #1
   1b4dc:	strb	r0, [sp, #7]
   1b4e0:	b	1b4f0 <close@plt+0xa470>
   1b4e4:	movw	r0, #0
   1b4e8:	and	r0, r0, #1
   1b4ec:	strb	r0, [sp, #7]
   1b4f0:	ldrb	r0, [sp, #7]
   1b4f4:	and	r0, r0, #1
   1b4f8:	add	sp, sp, #8
   1b4fc:	bx	lr
   1b500:	sub	sp, sp, #8
   1b504:	str	r0, [sp, #4]
   1b508:	ldr	r0, [sp, #4]
   1b50c:	cmp	r0, #32
   1b510:	movw	r0, #1
   1b514:	str	r0, [sp]
   1b518:	beq	1b530 <close@plt+0xa4b0>
   1b51c:	ldr	r0, [sp, #4]
   1b520:	cmp	r0, #9
   1b524:	movw	r0, #0
   1b528:	moveq	r0, #1
   1b52c:	str	r0, [sp]
   1b530:	ldr	r0, [sp]
   1b534:	and	r0, r0, #1
   1b538:	add	sp, sp, #8
   1b53c:	bx	lr
   1b540:	sub	sp, sp, #12
   1b544:	str	r0, [sp, #4]
   1b548:	ldr	r0, [sp, #4]
   1b54c:	cmp	r0, #32
   1b550:	str	r0, [sp]
   1b554:	bcc	1b56c <close@plt+0xa4ec>
   1b558:	b	1b55c <close@plt+0xa4dc>
   1b55c:	ldr	r0, [sp]
   1b560:	cmp	r0, #127	; 0x7f
   1b564:	bne	1b57c <close@plt+0xa4fc>
   1b568:	b	1b56c <close@plt+0xa4ec>
   1b56c:	movw	r0, #1
   1b570:	and	r0, r0, #1
   1b574:	strb	r0, [sp, #11]
   1b578:	b	1b588 <close@plt+0xa508>
   1b57c:	movw	r0, #0
   1b580:	and	r0, r0, #1
   1b584:	strb	r0, [sp, #11]
   1b588:	ldrb	r0, [sp, #11]
   1b58c:	and	r0, r0, #1
   1b590:	add	sp, sp, #12
   1b594:	bx	lr
   1b598:	sub	sp, sp, #8
   1b59c:	str	r0, [sp]
   1b5a0:	ldr	r0, [sp]
   1b5a4:	sub	r0, r0, #48	; 0x30
   1b5a8:	cmp	r0, #9
   1b5ac:	bhi	1b5c4 <close@plt+0xa544>
   1b5b0:	b	1b5b4 <close@plt+0xa534>
   1b5b4:	movw	r0, #1
   1b5b8:	and	r0, r0, #1
   1b5bc:	strb	r0, [sp, #7]
   1b5c0:	b	1b5d0 <close@plt+0xa550>
   1b5c4:	movw	r0, #0
   1b5c8:	and	r0, r0, #1
   1b5cc:	strb	r0, [sp, #7]
   1b5d0:	ldrb	r0, [sp, #7]
   1b5d4:	and	r0, r0, #1
   1b5d8:	add	sp, sp, #8
   1b5dc:	bx	lr
   1b5e0:	sub	sp, sp, #8
   1b5e4:	str	r0, [sp]
   1b5e8:	ldr	r0, [sp]
   1b5ec:	sub	r0, r0, #33	; 0x21
   1b5f0:	cmp	r0, #93	; 0x5d
   1b5f4:	bhi	1b60c <close@plt+0xa58c>
   1b5f8:	b	1b5fc <close@plt+0xa57c>
   1b5fc:	movw	r0, #1
   1b600:	and	r0, r0, #1
   1b604:	strb	r0, [sp, #7]
   1b608:	b	1b618 <close@plt+0xa598>
   1b60c:	movw	r0, #0
   1b610:	and	r0, r0, #1
   1b614:	strb	r0, [sp, #7]
   1b618:	ldrb	r0, [sp, #7]
   1b61c:	and	r0, r0, #1
   1b620:	add	sp, sp, #8
   1b624:	bx	lr
   1b628:	sub	sp, sp, #8
   1b62c:	str	r0, [sp]
   1b630:	ldr	r0, [sp]
   1b634:	sub	r0, r0, #97	; 0x61
   1b638:	cmp	r0, #25
   1b63c:	bhi	1b654 <close@plt+0xa5d4>
   1b640:	b	1b644 <close@plt+0xa5c4>
   1b644:	movw	r0, #1
   1b648:	and	r0, r0, #1
   1b64c:	strb	r0, [sp, #7]
   1b650:	b	1b660 <close@plt+0xa5e0>
   1b654:	movw	r0, #0
   1b658:	and	r0, r0, #1
   1b65c:	strb	r0, [sp, #7]
   1b660:	ldrb	r0, [sp, #7]
   1b664:	and	r0, r0, #1
   1b668:	add	sp, sp, #8
   1b66c:	bx	lr
   1b670:	sub	sp, sp, #8
   1b674:	str	r0, [sp]
   1b678:	ldr	r0, [sp]
   1b67c:	sub	r0, r0, #32
   1b680:	cmp	r0, #94	; 0x5e
   1b684:	bhi	1b69c <close@plt+0xa61c>
   1b688:	b	1b68c <close@plt+0xa60c>
   1b68c:	movw	r0, #1
   1b690:	and	r0, r0, #1
   1b694:	strb	r0, [sp, #7]
   1b698:	b	1b6a8 <close@plt+0xa628>
   1b69c:	movw	r0, #0
   1b6a0:	and	r0, r0, #1
   1b6a4:	strb	r0, [sp, #7]
   1b6a8:	ldrb	r0, [sp, #7]
   1b6ac:	and	r0, r0, #1
   1b6b0:	add	sp, sp, #8
   1b6b4:	bx	lr
   1b6b8:	sub	sp, sp, #12
   1b6bc:	str	r0, [sp, #4]
   1b6c0:	ldr	r0, [sp, #4]
   1b6c4:	sub	r0, r0, #33	; 0x21
   1b6c8:	cmp	r0, #93	; 0x5d
   1b6cc:	str	r0, [sp]
   1b6d0:	bhi	1b86c <close@plt+0xa7ec>
   1b6d4:	add	r0, pc, #8
   1b6d8:	ldr	r1, [sp]
   1b6dc:	ldr	r0, [r0, r1, lsl #2]
   1b6e0:	mov	pc, r0
   1b6e4:	andeq	fp, r1, ip, asr r8
   1b6e8:	andeq	fp, r1, ip, asr r8
   1b6ec:	andeq	fp, r1, ip, asr r8
   1b6f0:	andeq	fp, r1, ip, asr r8
   1b6f4:	andeq	fp, r1, ip, asr r8
   1b6f8:	andeq	fp, r1, ip, asr r8
   1b6fc:	andeq	fp, r1, ip, asr r8
   1b700:	andeq	fp, r1, ip, asr r8
   1b704:	andeq	fp, r1, ip, asr r8
   1b708:	andeq	fp, r1, ip, asr r8
   1b70c:	andeq	fp, r1, ip, asr r8
   1b710:	andeq	fp, r1, ip, asr r8
   1b714:	andeq	fp, r1, ip, asr r8
   1b718:	andeq	fp, r1, ip, asr r8
   1b71c:	andeq	fp, r1, ip, asr r8
   1b720:	andeq	fp, r1, ip, ror #16
   1b724:	andeq	fp, r1, ip, ror #16
   1b728:	andeq	fp, r1, ip, ror #16
   1b72c:	andeq	fp, r1, ip, ror #16
   1b730:	andeq	fp, r1, ip, ror #16
   1b734:	andeq	fp, r1, ip, ror #16
   1b738:	andeq	fp, r1, ip, ror #16
   1b73c:	andeq	fp, r1, ip, ror #16
   1b740:	andeq	fp, r1, ip, ror #16
   1b744:	andeq	fp, r1, ip, ror #16
   1b748:	andeq	fp, r1, ip, asr r8
   1b74c:	andeq	fp, r1, ip, asr r8
   1b750:	andeq	fp, r1, ip, asr r8
   1b754:	andeq	fp, r1, ip, asr r8
   1b758:	andeq	fp, r1, ip, asr r8
   1b75c:	andeq	fp, r1, ip, asr r8
   1b760:	andeq	fp, r1, ip, asr r8
   1b764:	andeq	fp, r1, ip, ror #16
   1b768:	andeq	fp, r1, ip, ror #16
   1b76c:	andeq	fp, r1, ip, ror #16
   1b770:	andeq	fp, r1, ip, ror #16
   1b774:	andeq	fp, r1, ip, ror #16
   1b778:	andeq	fp, r1, ip, ror #16
   1b77c:	andeq	fp, r1, ip, ror #16
   1b780:	andeq	fp, r1, ip, ror #16
   1b784:	andeq	fp, r1, ip, ror #16
   1b788:	andeq	fp, r1, ip, ror #16
   1b78c:	andeq	fp, r1, ip, ror #16
   1b790:	andeq	fp, r1, ip, ror #16
   1b794:	andeq	fp, r1, ip, ror #16
   1b798:	andeq	fp, r1, ip, ror #16
   1b79c:	andeq	fp, r1, ip, ror #16
   1b7a0:	andeq	fp, r1, ip, ror #16
   1b7a4:	andeq	fp, r1, ip, ror #16
   1b7a8:	andeq	fp, r1, ip, ror #16
   1b7ac:	andeq	fp, r1, ip, ror #16
   1b7b0:	andeq	fp, r1, ip, ror #16
   1b7b4:	andeq	fp, r1, ip, ror #16
   1b7b8:	andeq	fp, r1, ip, ror #16
   1b7bc:	andeq	fp, r1, ip, ror #16
   1b7c0:	andeq	fp, r1, ip, ror #16
   1b7c4:	andeq	fp, r1, ip, ror #16
   1b7c8:	andeq	fp, r1, ip, ror #16
   1b7cc:	andeq	fp, r1, ip, asr r8
   1b7d0:	andeq	fp, r1, ip, asr r8
   1b7d4:	andeq	fp, r1, ip, asr r8
   1b7d8:	andeq	fp, r1, ip, asr r8
   1b7dc:	andeq	fp, r1, ip, asr r8
   1b7e0:	andeq	fp, r1, ip, asr r8
   1b7e4:	andeq	fp, r1, ip, ror #16
   1b7e8:	andeq	fp, r1, ip, ror #16
   1b7ec:	andeq	fp, r1, ip, ror #16
   1b7f0:	andeq	fp, r1, ip, ror #16
   1b7f4:	andeq	fp, r1, ip, ror #16
   1b7f8:	andeq	fp, r1, ip, ror #16
   1b7fc:	andeq	fp, r1, ip, ror #16
   1b800:	andeq	fp, r1, ip, ror #16
   1b804:	andeq	fp, r1, ip, ror #16
   1b808:	andeq	fp, r1, ip, ror #16
   1b80c:	andeq	fp, r1, ip, ror #16
   1b810:	andeq	fp, r1, ip, ror #16
   1b814:	andeq	fp, r1, ip, ror #16
   1b818:	andeq	fp, r1, ip, ror #16
   1b81c:	andeq	fp, r1, ip, ror #16
   1b820:	andeq	fp, r1, ip, ror #16
   1b824:	andeq	fp, r1, ip, ror #16
   1b828:	andeq	fp, r1, ip, ror #16
   1b82c:	andeq	fp, r1, ip, ror #16
   1b830:	andeq	fp, r1, ip, ror #16
   1b834:	andeq	fp, r1, ip, ror #16
   1b838:	andeq	fp, r1, ip, ror #16
   1b83c:	andeq	fp, r1, ip, ror #16
   1b840:	andeq	fp, r1, ip, ror #16
   1b844:	andeq	fp, r1, ip, ror #16
   1b848:	andeq	fp, r1, ip, ror #16
   1b84c:	andeq	fp, r1, ip, asr r8
   1b850:	andeq	fp, r1, ip, asr r8
   1b854:	andeq	fp, r1, ip, asr r8
   1b858:	andeq	fp, r1, ip, asr r8
   1b85c:	movw	r0, #1
   1b860:	and	r0, r0, #1
   1b864:	strb	r0, [sp, #11]
   1b868:	b	1b878 <close@plt+0xa7f8>
   1b86c:	movw	r0, #0
   1b870:	and	r0, r0, #1
   1b874:	strb	r0, [sp, #11]
   1b878:	ldrb	r0, [sp, #11]
   1b87c:	and	r0, r0, #1
   1b880:	add	sp, sp, #12
   1b884:	bx	lr
   1b888:	sub	sp, sp, #12
   1b88c:	str	r0, [sp, #4]
   1b890:	ldr	r0, [sp, #4]
   1b894:	sub	r1, r0, #9
   1b898:	cmp	r1, #5
   1b89c:	str	r0, [sp]
   1b8a0:	bcc	1b8b8 <close@plt+0xa838>
   1b8a4:	b	1b8a8 <close@plt+0xa828>
   1b8a8:	ldr	r0, [sp]
   1b8ac:	cmp	r0, #32
   1b8b0:	bne	1b8c8 <close@plt+0xa848>
   1b8b4:	b	1b8b8 <close@plt+0xa838>
   1b8b8:	movw	r0, #1
   1b8bc:	and	r0, r0, #1
   1b8c0:	strb	r0, [sp, #11]
   1b8c4:	b	1b8d4 <close@plt+0xa854>
   1b8c8:	movw	r0, #0
   1b8cc:	and	r0, r0, #1
   1b8d0:	strb	r0, [sp, #11]
   1b8d4:	ldrb	r0, [sp, #11]
   1b8d8:	and	r0, r0, #1
   1b8dc:	add	sp, sp, #12
   1b8e0:	bx	lr
   1b8e4:	sub	sp, sp, #8
   1b8e8:	str	r0, [sp]
   1b8ec:	ldr	r0, [sp]
   1b8f0:	sub	r0, r0, #65	; 0x41
   1b8f4:	cmp	r0, #25
   1b8f8:	bhi	1b910 <close@plt+0xa890>
   1b8fc:	b	1b900 <close@plt+0xa880>
   1b900:	movw	r0, #1
   1b904:	and	r0, r0, #1
   1b908:	strb	r0, [sp, #7]
   1b90c:	b	1b91c <close@plt+0xa89c>
   1b910:	movw	r0, #0
   1b914:	and	r0, r0, #1
   1b918:	strb	r0, [sp, #7]
   1b91c:	ldrb	r0, [sp, #7]
   1b920:	and	r0, r0, #1
   1b924:	add	sp, sp, #8
   1b928:	bx	lr
   1b92c:	sub	sp, sp, #12
   1b930:	str	r0, [sp, #4]
   1b934:	ldr	r0, [sp, #4]
   1b938:	sub	r1, r0, #48	; 0x30
   1b93c:	cmp	r1, #10
   1b940:	str	r0, [sp]
   1b944:	bcc	1b974 <close@plt+0xa8f4>
   1b948:	b	1b94c <close@plt+0xa8cc>
   1b94c:	ldr	r0, [sp]
   1b950:	sub	r1, r0, #65	; 0x41
   1b954:	cmp	r1, #6
   1b958:	bcc	1b974 <close@plt+0xa8f4>
   1b95c:	b	1b960 <close@plt+0xa8e0>
   1b960:	ldr	r0, [sp]
   1b964:	sub	r1, r0, #97	; 0x61
   1b968:	cmp	r1, #5
   1b96c:	bhi	1b984 <close@plt+0xa904>
   1b970:	b	1b974 <close@plt+0xa8f4>
   1b974:	movw	r0, #1
   1b978:	and	r0, r0, #1
   1b97c:	strb	r0, [sp, #11]
   1b980:	b	1b990 <close@plt+0xa910>
   1b984:	movw	r0, #0
   1b988:	and	r0, r0, #1
   1b98c:	strb	r0, [sp, #11]
   1b990:	ldrb	r0, [sp, #11]
   1b994:	and	r0, r0, #1
   1b998:	add	sp, sp, #12
   1b99c:	bx	lr
   1b9a0:	sub	sp, sp, #8
   1b9a4:	str	r0, [sp]
   1b9a8:	ldr	r0, [sp]
   1b9ac:	sub	r0, r0, #65	; 0x41
   1b9b0:	cmp	r0, #25
   1b9b4:	bhi	1b9d0 <close@plt+0xa950>
   1b9b8:	b	1b9bc <close@plt+0xa93c>
   1b9bc:	ldr	r0, [sp]
   1b9c0:	sub	r0, r0, #65	; 0x41
   1b9c4:	add	r0, r0, #97	; 0x61
   1b9c8:	str	r0, [sp, #4]
   1b9cc:	b	1b9d8 <close@plt+0xa958>
   1b9d0:	ldr	r0, [sp]
   1b9d4:	str	r0, [sp, #4]
   1b9d8:	ldr	r0, [sp, #4]
   1b9dc:	add	sp, sp, #8
   1b9e0:	bx	lr
   1b9e4:	sub	sp, sp, #8
   1b9e8:	str	r0, [sp]
   1b9ec:	ldr	r0, [sp]
   1b9f0:	sub	r0, r0, #97	; 0x61
   1b9f4:	cmp	r0, #25
   1b9f8:	bhi	1ba14 <close@plt+0xa994>
   1b9fc:	b	1ba00 <close@plt+0xa980>
   1ba00:	ldr	r0, [sp]
   1ba04:	sub	r0, r0, #97	; 0x61
   1ba08:	add	r0, r0, #65	; 0x41
   1ba0c:	str	r0, [sp, #4]
   1ba10:	b	1ba1c <close@plt+0xa99c>
   1ba14:	ldr	r0, [sp]
   1ba18:	str	r0, [sp, #4]
   1ba1c:	ldr	r0, [sp, #4]
   1ba20:	add	sp, sp, #8
   1ba24:	bx	lr
   1ba28:	cmp	r3, #0
   1ba2c:	cmpeq	r2, #0
   1ba30:	bne	1ba54 <close@plt+0xa9d4>
   1ba34:	cmp	r1, #0
   1ba38:	movlt	r1, #-2147483648	; 0x80000000
   1ba3c:	movlt	r0, #0
   1ba40:	blt	1ba50 <close@plt+0xa9d0>
   1ba44:	cmpeq	r0, #0
   1ba48:	mvnne	r1, #-2147483648	; 0x80000000
   1ba4c:	mvnne	r0, #0
   1ba50:	b	1bb38 <close@plt+0xaab8>
   1ba54:	sub	sp, sp, #8
   1ba58:	push	{sp, lr}
   1ba5c:	cmp	r1, #0
   1ba60:	blt	1ba80 <close@plt+0xaa00>
   1ba64:	cmp	r3, #0
   1ba68:	blt	1bab4 <close@plt+0xaa34>
   1ba6c:	bl	1bb48 <close@plt+0xaac8>
   1ba70:	ldr	lr, [sp, #4]
   1ba74:	add	sp, sp, #8
   1ba78:	pop	{r2, r3}
   1ba7c:	bx	lr
   1ba80:	rsbs	r0, r0, #0
   1ba84:	sbc	r1, r1, r1, lsl #1
   1ba88:	cmp	r3, #0
   1ba8c:	blt	1bad8 <close@plt+0xaa58>
   1ba90:	bl	1bb48 <close@plt+0xaac8>
   1ba94:	ldr	lr, [sp, #4]
   1ba98:	add	sp, sp, #8
   1ba9c:	pop	{r2, r3}
   1baa0:	rsbs	r0, r0, #0
   1baa4:	sbc	r1, r1, r1, lsl #1
   1baa8:	rsbs	r2, r2, #0
   1baac:	sbc	r3, r3, r3, lsl #1
   1bab0:	bx	lr
   1bab4:	rsbs	r2, r2, #0
   1bab8:	sbc	r3, r3, r3, lsl #1
   1babc:	bl	1bb48 <close@plt+0xaac8>
   1bac0:	ldr	lr, [sp, #4]
   1bac4:	add	sp, sp, #8
   1bac8:	pop	{r2, r3}
   1bacc:	rsbs	r0, r0, #0
   1bad0:	sbc	r1, r1, r1, lsl #1
   1bad4:	bx	lr
   1bad8:	rsbs	r2, r2, #0
   1badc:	sbc	r3, r3, r3, lsl #1
   1bae0:	bl	1bb48 <close@plt+0xaac8>
   1bae4:	ldr	lr, [sp, #4]
   1bae8:	add	sp, sp, #8
   1baec:	pop	{r2, r3}
   1baf0:	rsbs	r2, r2, #0
   1baf4:	sbc	r3, r3, r3, lsl #1
   1baf8:	bx	lr
   1bafc:	cmp	r3, #0
   1bb00:	cmpeq	r2, #0
   1bb04:	bne	1bb1c <close@plt+0xaa9c>
   1bb08:	cmp	r1, #0
   1bb0c:	cmpeq	r0, #0
   1bb10:	mvnne	r1, #0
   1bb14:	mvnne	r0, #0
   1bb18:	b	1bb38 <close@plt+0xaab8>
   1bb1c:	sub	sp, sp, #8
   1bb20:	push	{sp, lr}
   1bb24:	bl	1bb48 <close@plt+0xaac8>
   1bb28:	ldr	lr, [sp, #4]
   1bb2c:	add	sp, sp, #8
   1bb30:	pop	{r2, r3}
   1bb34:	bx	lr
   1bb38:	push	{r1, lr}
   1bb3c:	mov	r0, #8
   1bb40:	bl	10e40 <raise@plt>
   1bb44:	pop	{r1, pc}
   1bb48:	cmp	r1, r3
   1bb4c:	cmpeq	r0, r2
   1bb50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bb54:	mov	r4, r0
   1bb58:	movcc	r0, #0
   1bb5c:	mov	r5, r1
   1bb60:	ldr	lr, [sp, #36]	; 0x24
   1bb64:	movcc	r1, r0
   1bb68:	bcc	1bc64 <close@plt+0xabe4>
   1bb6c:	cmp	r3, #0
   1bb70:	clzeq	ip, r2
   1bb74:	clzne	ip, r3
   1bb78:	addeq	ip, ip, #32
   1bb7c:	cmp	r5, #0
   1bb80:	clzeq	r1, r4
   1bb84:	addeq	r1, r1, #32
   1bb88:	clzne	r1, r5
   1bb8c:	sub	ip, ip, r1
   1bb90:	sub	sl, ip, #32
   1bb94:	lsl	r9, r3, ip
   1bb98:	rsb	fp, ip, #32
   1bb9c:	orr	r9, r9, r2, lsl sl
   1bba0:	orr	r9, r9, r2, lsr fp
   1bba4:	lsl	r8, r2, ip
   1bba8:	cmp	r5, r9
   1bbac:	cmpeq	r4, r8
   1bbb0:	movcc	r0, #0
   1bbb4:	movcc	r1, r0
   1bbb8:	bcc	1bbd4 <close@plt+0xab54>
   1bbbc:	mov	r0, #1
   1bbc0:	subs	r4, r4, r8
   1bbc4:	lsl	r1, r0, sl
   1bbc8:	orr	r1, r1, r0, lsr fp
   1bbcc:	lsl	r0, r0, ip
   1bbd0:	sbc	r5, r5, r9
   1bbd4:	cmp	ip, #0
   1bbd8:	beq	1bc64 <close@plt+0xabe4>
   1bbdc:	lsr	r6, r8, #1
   1bbe0:	orr	r6, r6, r9, lsl #31
   1bbe4:	lsr	r7, r9, #1
   1bbe8:	mov	r2, ip
   1bbec:	b	1bc10 <close@plt+0xab90>
   1bbf0:	subs	r3, r4, r6
   1bbf4:	sbc	r8, r5, r7
   1bbf8:	adds	r3, r3, r3
   1bbfc:	adc	r8, r8, r8
   1bc00:	adds	r4, r3, #1
   1bc04:	adc	r5, r8, #0
   1bc08:	subs	r2, r2, #1
   1bc0c:	beq	1bc2c <close@plt+0xabac>
   1bc10:	cmp	r5, r7
   1bc14:	cmpeq	r4, r6
   1bc18:	bcs	1bbf0 <close@plt+0xab70>
   1bc1c:	adds	r4, r4, r4
   1bc20:	adc	r5, r5, r5
   1bc24:	subs	r2, r2, #1
   1bc28:	bne	1bc10 <close@plt+0xab90>
   1bc2c:	lsr	r3, r4, ip
   1bc30:	orr	r3, r3, r5, lsl fp
   1bc34:	lsr	r2, r5, ip
   1bc38:	orr	r3, r3, r5, lsr sl
   1bc3c:	adds	r0, r0, r4
   1bc40:	mov	r4, r3
   1bc44:	lsl	r3, r2, ip
   1bc48:	orr	r3, r3, r4, lsl sl
   1bc4c:	lsl	ip, r4, ip
   1bc50:	orr	r3, r3, r4, lsr fp
   1bc54:	adc	r1, r1, r5
   1bc58:	subs	r0, r0, ip
   1bc5c:	mov	r5, r2
   1bc60:	sbc	r1, r1, r3
   1bc64:	cmp	lr, #0
   1bc68:	strdne	r4, [lr]
   1bc6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bc70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bc74:	mov	r7, r0
   1bc78:	ldr	r6, [pc, #72]	; 1bcc8 <close@plt+0xac48>
   1bc7c:	ldr	r5, [pc, #72]	; 1bccc <close@plt+0xac4c>
   1bc80:	add	r6, pc, r6
   1bc84:	add	r5, pc, r5
   1bc88:	sub	r6, r6, r5
   1bc8c:	mov	r8, r1
   1bc90:	mov	r9, r2
   1bc94:	bl	10dfc <fdopen@plt-0x20>
   1bc98:	asrs	r6, r6, #2
   1bc9c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bca0:	mov	r4, #0
   1bca4:	add	r4, r4, #1
   1bca8:	ldr	r3, [r5], #4
   1bcac:	mov	r2, r9
   1bcb0:	mov	r1, r8
   1bcb4:	mov	r0, r7
   1bcb8:	blx	r3
   1bcbc:	cmp	r6, r4
   1bcc0:	bne	1bca4 <close@plt+0xac24>
   1bcc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bcc8:	andeq	r1, r1, r4, lsl #5
   1bccc:	andeq	r1, r1, ip, ror r2
   1bcd0:	bx	lr
   1bcd4:	ldr	r3, [pc, #12]	; 1bce8 <close@plt+0xac68>
   1bcd8:	mov	r1, #0
   1bcdc:	add	r3, pc, r3
   1bce0:	ldr	r2, [r3]
   1bce4:	b	10fcc <__cxa_atexit@plt>
   1bce8:	andeq	r1, r1, r0, lsl #8

Disassembly of section .fini:

0001bcec <.fini>:
   1bcec:	push	{r3, lr}
   1bcf0:	pop	{r3, pc}
