
RTOS_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009898  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  08009a48  08009a48  0000aa48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fa0  08009fa0  0000b078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009fa0  08009fa0  0000afa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fa8  08009fa8  0000b078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fa8  08009fa8  0000afa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009fac  08009fac  0000afac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08009fb0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b078  2**0
                  CONTENTS
 10 .bss          00005a84  20000078  20000078  0000b078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005afc  20005afc  0000b078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf75  00000000  00000000  0000b0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d2c  00000000  00000000  0002701d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001688  00000000  00000000  0002ad50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001164  00000000  00000000  0002c3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002656f  00000000  00000000  0002d53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000193db  00000000  00000000  00053aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7404  00000000  00000000  0006ce86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015428a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006820  00000000  00000000  001542d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  0015aaf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009a30 	.word	0x08009a30

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08009a30 	.word	0x08009a30

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_uldivmod>:
 8000bcc:	b953      	cbnz	r3, 8000be4 <__aeabi_uldivmod+0x18>
 8000bce:	b94a      	cbnz	r2, 8000be4 <__aeabi_uldivmod+0x18>
 8000bd0:	2900      	cmp	r1, #0
 8000bd2:	bf08      	it	eq
 8000bd4:	2800      	cmpeq	r0, #0
 8000bd6:	bf1c      	itt	ne
 8000bd8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bdc:	f04f 30ff 	movne.w	r0, #4294967295
 8000be0:	f000 b988 	b.w	8000ef4 <__aeabi_idiv0>
 8000be4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bec:	f000 f806 	bl	8000bfc <__udivmoddi4>
 8000bf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf8:	b004      	add	sp, #16
 8000bfa:	4770      	bx	lr

08000bfc <__udivmoddi4>:
 8000bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c00:	9d08      	ldr	r5, [sp, #32]
 8000c02:	468e      	mov	lr, r1
 8000c04:	4604      	mov	r4, r0
 8000c06:	4688      	mov	r8, r1
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14a      	bne.n	8000ca2 <__udivmoddi4+0xa6>
 8000c0c:	428a      	cmp	r2, r1
 8000c0e:	4617      	mov	r7, r2
 8000c10:	d962      	bls.n	8000cd8 <__udivmoddi4+0xdc>
 8000c12:	fab2 f682 	clz	r6, r2
 8000c16:	b14e      	cbz	r6, 8000c2c <__udivmoddi4+0x30>
 8000c18:	f1c6 0320 	rsb	r3, r6, #32
 8000c1c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c20:	fa20 f303 	lsr.w	r3, r0, r3
 8000c24:	40b7      	lsls	r7, r6
 8000c26:	ea43 0808 	orr.w	r8, r3, r8
 8000c2a:	40b4      	lsls	r4, r6
 8000c2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c30:	fa1f fc87 	uxth.w	ip, r7
 8000c34:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c38:	0c23      	lsrs	r3, r4, #16
 8000c3a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c42:	fb01 f20c 	mul.w	r2, r1, ip
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d909      	bls.n	8000c5e <__udivmoddi4+0x62>
 8000c4a:	18fb      	adds	r3, r7, r3
 8000c4c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c50:	f080 80ea 	bcs.w	8000e28 <__udivmoddi4+0x22c>
 8000c54:	429a      	cmp	r2, r3
 8000c56:	f240 80e7 	bls.w	8000e28 <__udivmoddi4+0x22c>
 8000c5a:	3902      	subs	r1, #2
 8000c5c:	443b      	add	r3, r7
 8000c5e:	1a9a      	subs	r2, r3, r2
 8000c60:	b2a3      	uxth	r3, r4
 8000c62:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c66:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c72:	459c      	cmp	ip, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x8e>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c7c:	f080 80d6 	bcs.w	8000e2c <__udivmoddi4+0x230>
 8000c80:	459c      	cmp	ip, r3
 8000c82:	f240 80d3 	bls.w	8000e2c <__udivmoddi4+0x230>
 8000c86:	443b      	add	r3, r7
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8e:	eba3 030c 	sub.w	r3, r3, ip
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa2>
 8000c96:	40f3      	lsrs	r3, r6
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xb6>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb0>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa2>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x14c>
 8000cba:	4573      	cmp	r3, lr
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xc8>
 8000cbe:	4282      	cmp	r2, r0
 8000cc0:	f200 8105 	bhi.w	8000ece <__udivmoddi4+0x2d2>
 8000cc4:	1a84      	subs	r4, r0, r2
 8000cc6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	4690      	mov	r8, r2
 8000cce:	2d00      	cmp	r5, #0
 8000cd0:	d0e5      	beq.n	8000c9e <__udivmoddi4+0xa2>
 8000cd2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd6:	e7e2      	b.n	8000c9e <__udivmoddi4+0xa2>
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f000 8090 	beq.w	8000dfe <__udivmoddi4+0x202>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f040 80a4 	bne.w	8000e30 <__udivmoddi4+0x234>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	0c03      	lsrs	r3, r0, #16
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	b280      	uxth	r0, r0
 8000cf2:	b2bc      	uxth	r4, r7
 8000cf4:	2101      	movs	r1, #1
 8000cf6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cfa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d02:	fb04 f20c 	mul.w	r2, r4, ip
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d907      	bls.n	8000d1a <__udivmoddi4+0x11e>
 8000d0a:	18fb      	adds	r3, r7, r3
 8000d0c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d10:	d202      	bcs.n	8000d18 <__udivmoddi4+0x11c>
 8000d12:	429a      	cmp	r2, r3
 8000d14:	f200 80e0 	bhi.w	8000ed8 <__udivmoddi4+0x2dc>
 8000d18:	46c4      	mov	ip, r8
 8000d1a:	1a9b      	subs	r3, r3, r2
 8000d1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d28:	fb02 f404 	mul.w	r4, r2, r4
 8000d2c:	429c      	cmp	r4, r3
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0x144>
 8000d30:	18fb      	adds	r3, r7, r3
 8000d32:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x142>
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	f200 80ca 	bhi.w	8000ed2 <__udivmoddi4+0x2d6>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	1b1b      	subs	r3, r3, r4
 8000d42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x98>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa0e f401 	lsl.w	r4, lr, r1
 8000d58:	fa20 f306 	lsr.w	r3, r0, r6
 8000d5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d64:	4323      	orrs	r3, r4
 8000d66:	fa00 f801 	lsl.w	r8, r0, r1
 8000d6a:	fa1f fc87 	uxth.w	ip, r7
 8000d6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d72:	0c1c      	lsrs	r4, r3, #16
 8000d74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d80:	45a6      	cmp	lr, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d909      	bls.n	8000d9c <__udivmoddi4+0x1a0>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8e:	f080 809c 	bcs.w	8000eca <__udivmoddi4+0x2ce>
 8000d92:	45a6      	cmp	lr, r4
 8000d94:	f240 8099 	bls.w	8000eca <__udivmoddi4+0x2ce>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	443c      	add	r4, r7
 8000d9c:	eba4 040e 	sub.w	r4, r4, lr
 8000da0:	fa1f fe83 	uxth.w	lr, r3
 8000da4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da8:	fb09 4413 	mls	r4, r9, r3, r4
 8000dac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000db0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db4:	45a4      	cmp	ip, r4
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1ce>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dbe:	f080 8082 	bcs.w	8000ec6 <__udivmoddi4+0x2ca>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d97f      	bls.n	8000ec6 <__udivmoddi4+0x2ca>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dce:	eba4 040c 	sub.w	r4, r4, ip
 8000dd2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd6:	4564      	cmp	r4, ip
 8000dd8:	4673      	mov	r3, lr
 8000dda:	46e1      	mov	r9, ip
 8000ddc:	d362      	bcc.n	8000ea4 <__udivmoddi4+0x2a8>
 8000dde:	d05f      	beq.n	8000ea0 <__udivmoddi4+0x2a4>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x1fe>
 8000de2:	ebb8 0203 	subs.w	r2, r8, r3
 8000de6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	fa22 f301 	lsr.w	r3, r2, r1
 8000df2:	431e      	orrs	r6, r3
 8000df4:	40cc      	lsrs	r4, r1
 8000df6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	e74f      	b.n	8000c9e <__udivmoddi4+0xa2>
 8000dfe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e02:	0c01      	lsrs	r1, r0, #16
 8000e04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e08:	b280      	uxth	r0, r0
 8000e0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0e:	463b      	mov	r3, r7
 8000e10:	4638      	mov	r0, r7
 8000e12:	463c      	mov	r4, r7
 8000e14:	46b8      	mov	r8, r7
 8000e16:	46be      	mov	lr, r7
 8000e18:	2620      	movs	r6, #32
 8000e1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1e:	eba2 0208 	sub.w	r2, r2, r8
 8000e22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e26:	e766      	b.n	8000cf6 <__udivmoddi4+0xfa>
 8000e28:	4601      	mov	r1, r0
 8000e2a:	e718      	b.n	8000c5e <__udivmoddi4+0x62>
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	e72c      	b.n	8000c8a <__udivmoddi4+0x8e>
 8000e30:	f1c6 0220 	rsb	r2, r6, #32
 8000e34:	fa2e f302 	lsr.w	r3, lr, r2
 8000e38:	40b7      	lsls	r7, r6
 8000e3a:	40b1      	lsls	r1, r6
 8000e3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e44:	430a      	orrs	r2, r1
 8000e46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e4a:	b2bc      	uxth	r4, r7
 8000e4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e50:	0c11      	lsrs	r1, r2, #16
 8000e52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e56:	fb08 f904 	mul.w	r9, r8, r4
 8000e5a:	40b0      	lsls	r0, r6
 8000e5c:	4589      	cmp	r9, r1
 8000e5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e62:	b280      	uxth	r0, r0
 8000e64:	d93e      	bls.n	8000ee4 <__udivmoddi4+0x2e8>
 8000e66:	1879      	adds	r1, r7, r1
 8000e68:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e6c:	d201      	bcs.n	8000e72 <__udivmoddi4+0x276>
 8000e6e:	4589      	cmp	r9, r1
 8000e70:	d81f      	bhi.n	8000eb2 <__udivmoddi4+0x2b6>
 8000e72:	eba1 0109 	sub.w	r1, r1, r9
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fb09 f804 	mul.w	r8, r9, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	b292      	uxth	r2, r2
 8000e84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e88:	4542      	cmp	r2, r8
 8000e8a:	d229      	bcs.n	8000ee0 <__udivmoddi4+0x2e4>
 8000e8c:	18ba      	adds	r2, r7, r2
 8000e8e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e92:	d2c4      	bcs.n	8000e1e <__udivmoddi4+0x222>
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d2c2      	bcs.n	8000e1e <__udivmoddi4+0x222>
 8000e98:	f1a9 0102 	sub.w	r1, r9, #2
 8000e9c:	443a      	add	r2, r7
 8000e9e:	e7be      	b.n	8000e1e <__udivmoddi4+0x222>
 8000ea0:	45f0      	cmp	r8, lr
 8000ea2:	d29d      	bcs.n	8000de0 <__udivmoddi4+0x1e4>
 8000ea4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eac:	3801      	subs	r0, #1
 8000eae:	46e1      	mov	r9, ip
 8000eb0:	e796      	b.n	8000de0 <__udivmoddi4+0x1e4>
 8000eb2:	eba7 0909 	sub.w	r9, r7, r9
 8000eb6:	4449      	add	r1, r9
 8000eb8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ebc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec0:	fb09 f804 	mul.w	r8, r9, r4
 8000ec4:	e7db      	b.n	8000e7e <__udivmoddi4+0x282>
 8000ec6:	4673      	mov	r3, lr
 8000ec8:	e77f      	b.n	8000dca <__udivmoddi4+0x1ce>
 8000eca:	4650      	mov	r0, sl
 8000ecc:	e766      	b.n	8000d9c <__udivmoddi4+0x1a0>
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e6fd      	b.n	8000cce <__udivmoddi4+0xd2>
 8000ed2:	443b      	add	r3, r7
 8000ed4:	3a02      	subs	r2, #2
 8000ed6:	e733      	b.n	8000d40 <__udivmoddi4+0x144>
 8000ed8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000edc:	443b      	add	r3, r7
 8000ede:	e71c      	b.n	8000d1a <__udivmoddi4+0x11e>
 8000ee0:	4649      	mov	r1, r9
 8000ee2:	e79c      	b.n	8000e1e <__udivmoddi4+0x222>
 8000ee4:	eba1 0109 	sub.w	r1, r1, r9
 8000ee8:	46c4      	mov	ip, r8
 8000eea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eee:	fb09 f804 	mul.w	r8, r9, r4
 8000ef2:	e7c4      	b.n	8000e7e <__udivmoddi4+0x282>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b089      	sub	sp, #36	@ 0x24
 8000efc:	af02      	add	r7, sp, #8
 8000efe:	4604      	mov	r4, r0
 8000f00:	4608      	mov	r0, r1
 8000f02:	4611      	mov	r1, r2
 8000f04:	461a      	mov	r2, r3
 8000f06:	4623      	mov	r3, r4
 8000f08:	80fb      	strh	r3, [r7, #6]
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	80bb      	strh	r3, [r7, #4]
 8000f0e:	460b      	mov	r3, r1
 8000f10:	807b      	strh	r3, [r7, #2]
 8000f12:	4613      	mov	r3, r2
 8000f14:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000f32:	887a      	ldrh	r2, [r7, #2]
 8000f34:	88fb      	ldrh	r3, [r7, #6]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	da01      	bge.n	8000f44 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8000f40:	2301      	movs	r3, #1
 8000f42:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 8000f48:	883a      	ldrh	r2, [r7, #0]
 8000f4a:	88bb      	ldrh	r3, [r7, #4]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da01      	bge.n	8000f5a <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8000f56:	2301      	movs	r3, #1
 8000f58:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8000f5a:	7cfb      	ldrb	r3, [r7, #19]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d106      	bne.n	8000f6e <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000f60:	887a      	ldrh	r2, [r7, #2]
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8000f68:	88fb      	ldrh	r3, [r7, #6]
 8000f6a:	823b      	strh	r3, [r7, #16]
 8000f6c:	e005      	b.n	8000f7a <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000f6e:	88fa      	ldrh	r2, [r7, #6]
 8000f70:	887b      	ldrh	r3, [r7, #2]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8000f76:	887b      	ldrh	r3, [r7, #2]
 8000f78:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8000f7a:	7cbb      	ldrb	r3, [r7, #18]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d106      	bne.n	8000f8e <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8000f80:	883a      	ldrh	r2, [r7, #0]
 8000f82:	88bb      	ldrh	r3, [r7, #4]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 8000f88:	88bb      	ldrh	r3, [r7, #4]
 8000f8a:	81fb      	strh	r3, [r7, #14]
 8000f8c:	e005      	b.n	8000f9a <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 8000f8e:	88ba      	ldrh	r2, [r7, #4]
 8000f90:	883b      	ldrh	r3, [r7, #0]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 8000f96:	883b      	ldrh	r3, [r7, #0]
 8000f98:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 8000f9a:	8abc      	ldrh	r4, [r7, #20]
 8000f9c:	8afa      	ldrh	r2, [r7, #22]
 8000f9e:	89f9      	ldrh	r1, [r7, #14]
 8000fa0:	8a38      	ldrh	r0, [r7, #16]
 8000fa2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	4623      	mov	r3, r4
 8000fa8:	f000 fc8e 	bl	80018c8 <ILI9341_Draw_Rectangle>
}
 8000fac:	bf00      	nop
 8000fae:	371c      	adds	r7, #28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd90      	pop	{r4, r7, pc}

08000fb4 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b089      	sub	sp, #36	@ 0x24
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	4604      	mov	r4, r0
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4623      	mov	r3, r4
 8000fc4:	71fb      	strb	r3, [r7, #7]
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71bb      	strb	r3, [r7, #6]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	717b      	strb	r3, [r7, #5]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8000fd6:	7dfb      	ldrb	r3, [r7, #23]
 8000fd8:	2b1f      	cmp	r3, #31
 8000fda:	d802      	bhi.n	8000fe2 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	71fb      	strb	r3, [r7, #7]
 8000fe0:	e002      	b.n	8000fe8 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8000fe2:	7dfb      	ldrb	r3, [r7, #23]
 8000fe4:	3b20      	subs	r3, #32
 8000fe6:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000fe8:	2300      	movs	r3, #0
 8000fea:	753b      	strb	r3, [r7, #20]
 8000fec:	e012      	b.n	8001014 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000fee:	7dfa      	ldrb	r2, [r7, #23]
 8000ff0:	7d38      	ldrb	r0, [r7, #20]
 8000ff2:	7d39      	ldrb	r1, [r7, #20]
 8000ff4:	4c3b      	ldr	r4, [pc, #236]	@ (80010e4 <ILI9341_Draw_Char+0x130>)
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	4413      	add	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4423      	add	r3, r4
 8001000:	4403      	add	r3, r0
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	f101 0318 	add.w	r3, r1, #24
 8001008:	443b      	add	r3, r7
 800100a:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800100e:	7d3b      	ldrb	r3, [r7, #20]
 8001010:	3301      	adds	r3, #1
 8001012:	753b      	strb	r3, [r7, #20]
 8001014:	7d3b      	ldrb	r3, [r7, #20]
 8001016:	2b05      	cmp	r3, #5
 8001018:	d9e9      	bls.n	8000fee <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800101a:	79bb      	ldrb	r3, [r7, #6]
 800101c:	b298      	uxth	r0, r3
 800101e:	797b      	ldrb	r3, [r7, #5]
 8001020:	b299      	uxth	r1, r3
 8001022:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001024:	461a      	mov	r2, r3
 8001026:	0052      	lsls	r2, r2, #1
 8001028:	4413      	add	r3, r2
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	b29a      	uxth	r2, r3
 800102e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	b29c      	uxth	r4, r3
 8001034:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	4623      	mov	r3, r4
 800103a:	f000 fc45 	bl	80018c8 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800103e:	2300      	movs	r3, #0
 8001040:	757b      	strb	r3, [r7, #21]
 8001042:	e047      	b.n	80010d4 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001044:	2300      	movs	r3, #0
 8001046:	75bb      	strb	r3, [r7, #22]
 8001048:	e03e      	b.n	80010c8 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 800104a:	7d7b      	ldrb	r3, [r7, #21]
 800104c:	3318      	adds	r3, #24
 800104e:	443b      	add	r3, r7
 8001050:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001054:	461a      	mov	r2, r3
 8001056:	7dbb      	ldrb	r3, [r7, #22]
 8001058:	fa42 f303 	asr.w	r3, r2, r3
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	2b00      	cmp	r3, #0
 8001062:	d02e      	beq.n	80010c2 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8001064:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001066:	2b01      	cmp	r3, #1
 8001068:	d110      	bne.n	800108c <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800106a:	79bb      	ldrb	r3, [r7, #6]
 800106c:	b29a      	uxth	r2, r3
 800106e:	7d7b      	ldrb	r3, [r7, #21]
 8001070:	b29b      	uxth	r3, r3
 8001072:	4413      	add	r3, r2
 8001074:	b298      	uxth	r0, r3
 8001076:	797b      	ldrb	r3, [r7, #5]
 8001078:	b29a      	uxth	r2, r3
 800107a:	7dbb      	ldrb	r3, [r7, #22]
 800107c:	b29b      	uxth	r3, r3
 800107e:	4413      	add	r3, r2
 8001080:	b29b      	uxth	r3, r3
 8001082:	887a      	ldrh	r2, [r7, #2]
 8001084:	4619      	mov	r1, r3
 8001086:	f000 fb55 	bl	8001734 <ILI9341_Draw_Pixel>
 800108a:	e01a      	b.n	80010c2 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 800108c:	79bb      	ldrb	r3, [r7, #6]
 800108e:	b29a      	uxth	r2, r3
 8001090:	7d7b      	ldrb	r3, [r7, #21]
 8001092:	b29b      	uxth	r3, r3
 8001094:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001096:	fb11 f303 	smulbb	r3, r1, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	4413      	add	r3, r2
 800109e:	b298      	uxth	r0, r3
 80010a0:	797b      	ldrb	r3, [r7, #5]
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	7dbb      	ldrb	r3, [r7, #22]
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 80010aa:	fb11 f303 	smulbb	r3, r1, r3
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	4413      	add	r3, r2
 80010b2:	b299      	uxth	r1, r3
 80010b4:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80010b6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80010b8:	887b      	ldrh	r3, [r7, #2]
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	4623      	mov	r3, r4
 80010be:	f000 fc03 	bl	80018c8 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80010c2:	7dbb      	ldrb	r3, [r7, #22]
 80010c4:	3301      	adds	r3, #1
 80010c6:	75bb      	strb	r3, [r7, #22]
 80010c8:	7dbb      	ldrb	r3, [r7, #22]
 80010ca:	2b07      	cmp	r3, #7
 80010cc:	d9bd      	bls.n	800104a <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80010ce:	7d7b      	ldrb	r3, [r7, #21]
 80010d0:	3301      	adds	r3, #1
 80010d2:	757b      	strb	r3, [r7, #21]
 80010d4:	7d7b      	ldrb	r3, [r7, #21]
 80010d6:	2b05      	cmp	r3, #5
 80010d8:	d9b4      	bls.n	8001044 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 80010da:	bf00      	nop
 80010dc:	bf00      	nop
 80010de:	371c      	adds	r7, #28
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd90      	pop	{r4, r7, pc}
 80010e4:	08009b3c 	.word	0x08009b3c

080010e8 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80010e8:	b590      	push	{r4, r7, lr}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af02      	add	r7, sp, #8
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	4608      	mov	r0, r1
 80010f2:	4611      	mov	r1, r2
 80010f4:	461a      	mov	r2, r3
 80010f6:	4603      	mov	r3, r0
 80010f8:	70fb      	strb	r3, [r7, #3]
 80010fa:	460b      	mov	r3, r1
 80010fc:	70bb      	strb	r3, [r7, #2]
 80010fe:	4613      	mov	r3, r2
 8001100:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001102:	e017      	b.n	8001134 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	1c5a      	adds	r2, r3, #1
 8001108:	607a      	str	r2, [r7, #4]
 800110a:	7818      	ldrb	r0, [r3, #0]
 800110c:	883c      	ldrh	r4, [r7, #0]
 800110e:	78ba      	ldrb	r2, [r7, #2]
 8001110:	78f9      	ldrb	r1, [r7, #3]
 8001112:	8bbb      	ldrh	r3, [r7, #28]
 8001114:	9301      	str	r3, [sp, #4]
 8001116:	8b3b      	ldrh	r3, [r7, #24]
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	4623      	mov	r3, r4
 800111c:	f7ff ff4a 	bl	8000fb4 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001120:	8b3b      	ldrh	r3, [r7, #24]
 8001122:	b2db      	uxtb	r3, r3
 8001124:	461a      	mov	r2, r3
 8001126:	0052      	lsls	r2, r2, #1
 8001128:	4413      	add	r3, r2
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	b2da      	uxtb	r2, r3
 800112e:	78fb      	ldrb	r3, [r7, #3]
 8001130:	4413      	add	r3, r2
 8001132:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1e3      	bne.n	8001104 <ILI9341_Draw_Text+0x1c>
    }
}
 800113c:	bf00      	nop
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	bd90      	pop	{r4, r7, pc}
	...

08001148 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800114c:	2200      	movs	r2, #0
 800114e:	2101      	movs	r1, #1
 8001150:	4802      	ldr	r0, [pc, #8]	@ (800115c <ILI9341_SPI_Init+0x14>)
 8001152:	f002 fc75 	bl	8003a40 <HAL_GPIO_WritePin>
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40021800 	.word	0x40021800

08001160 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 100);
 800116a:	1df9      	adds	r1, r7, #7
 800116c:	2364      	movs	r3, #100	@ 0x64
 800116e:	2201      	movs	r2, #1
 8001170:	4803      	ldr	r0, [pc, #12]	@ (8001180 <ILI9341_SPI_Send+0x20>)
 8001172:	f003 fac8 	bl	8004706 <HAL_SPI_Transmit>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200002bc 	.word	0x200002bc

08001184 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	2101      	movs	r1, #1
 8001192:	480a      	ldr	r0, [pc, #40]	@ (80011bc <ILI9341_Write_Command+0x38>)
 8001194:	f002 fc54 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001198:	2200      	movs	r2, #0
 800119a:	2101      	movs	r1, #1
 800119c:	4808      	ldr	r0, [pc, #32]	@ (80011c0 <ILI9341_Write_Command+0x3c>)
 800119e:	f002 fc4f 	bl	8003a40 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff ffdb 	bl	8001160 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80011aa:	2201      	movs	r2, #1
 80011ac:	2101      	movs	r1, #1
 80011ae:	4803      	ldr	r0, [pc, #12]	@ (80011bc <ILI9341_Write_Command+0x38>)
 80011b0:	f002 fc46 	bl	8003a40 <HAL_GPIO_WritePin>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021800 	.word	0x40021800
 80011c0:	40020c00 	.word	0x40020c00

080011c4 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80011ce:	2201      	movs	r2, #1
 80011d0:	2101      	movs	r1, #1
 80011d2:	480a      	ldr	r0, [pc, #40]	@ (80011fc <ILI9341_Write_Data+0x38>)
 80011d4:	f002 fc34 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80011d8:	2200      	movs	r2, #0
 80011da:	2101      	movs	r1, #1
 80011dc:	4808      	ldr	r0, [pc, #32]	@ (8001200 <ILI9341_Write_Data+0x3c>)
 80011de:	f002 fc2f 	bl	8003a40 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffbb 	bl	8001160 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2101      	movs	r1, #1
 80011ee:	4804      	ldr	r0, [pc, #16]	@ (8001200 <ILI9341_Write_Data+0x3c>)
 80011f0:	f002 fc26 	bl	8003a40 <HAL_GPIO_WritePin>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40020c00 	.word	0x40020c00
 8001200:	40021800 	.word	0x40021800

08001204 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4604      	mov	r4, r0
 800120c:	4608      	mov	r0, r1
 800120e:	4611      	mov	r1, r2
 8001210:	461a      	mov	r2, r3
 8001212:	4623      	mov	r3, r4
 8001214:	80fb      	strh	r3, [r7, #6]
 8001216:	4603      	mov	r3, r0
 8001218:	80bb      	strh	r3, [r7, #4]
 800121a:	460b      	mov	r3, r1
 800121c:	807b      	strh	r3, [r7, #2]
 800121e:	4613      	mov	r3, r2
 8001220:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001222:	202a      	movs	r0, #42	@ 0x2a
 8001224:	f7ff ffae 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	0a1b      	lsrs	r3, r3, #8
 800122c:	b29b      	uxth	r3, r3
 800122e:	b2db      	uxtb	r3, r3
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ffc7 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ffc2 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8001240:	887b      	ldrh	r3, [r7, #2]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ffbb 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	b2db      	uxtb	r3, r3
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff ffb6 	bl	80011c4 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8001258:	202b      	movs	r0, #43	@ 0x2b
 800125a:	f7ff ff93 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 800125e:	88bb      	ldrh	r3, [r7, #4]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	b29b      	uxth	r3, r3
 8001264:	b2db      	uxtb	r3, r3
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff ffac 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 800126c:	88bb      	ldrh	r3, [r7, #4]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ffa7 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8001276:	883b      	ldrh	r3, [r7, #0]
 8001278:	0a1b      	lsrs	r3, r3, #8
 800127a:	b29b      	uxth	r3, r3
 800127c:	b2db      	uxtb	r3, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ffa0 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001284:	883b      	ldrh	r3, [r7, #0]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff9b 	bl	80011c4 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 800128e:	202c      	movs	r0, #44	@ 0x2c
 8001290:	f7ff ff78 	bl	8001184 <ILI9341_Write_Command>
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	bd90      	pop	{r4, r7, pc}

0800129c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80012a0:	2200      	movs	r2, #0
 80012a2:	2102      	movs	r1, #2
 80012a4:	480a      	ldr	r0, [pc, #40]	@ (80012d0 <ILI9341_Reset+0x34>)
 80012a6:	f002 fbcb 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80012aa:	20c8      	movs	r0, #200	@ 0xc8
 80012ac:	f001 fd96 	bl	8002ddc <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2101      	movs	r1, #1
 80012b4:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <ILI9341_Reset+0x38>)
 80012b6:	f002 fbc3 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80012ba:	20c8      	movs	r0, #200	@ 0xc8
 80012bc:	f001 fd8e 	bl	8002ddc <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80012c0:	2201      	movs	r2, #1
 80012c2:	2102      	movs	r1, #2
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <ILI9341_Reset+0x34>)
 80012c6:	f002 fbbb 	bl	8003a40 <HAL_GPIO_WritePin>
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40020c00 	.word	0x40020c00
 80012d4:	40021800 	.word	0x40021800

080012d8 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 80012e6:	2036      	movs	r0, #54	@ 0x36
 80012e8:	f7ff ff4c 	bl	8001184 <ILI9341_Write_Command>
HAL_Delay(1);
 80012ec:	2001      	movs	r0, #1
 80012ee:	f001 fd75 	bl	8002ddc <HAL_Delay>
	
switch(screen_rotation) 
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	2b03      	cmp	r3, #3
 80012f6:	d837      	bhi.n	8001368 <ILI9341_Set_Rotation+0x90>
 80012f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001300 <ILI9341_Set_Rotation+0x28>)
 80012fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fe:	bf00      	nop
 8001300:	08001311 	.word	0x08001311
 8001304:	08001327 	.word	0x08001327
 8001308:	0800133d 	.word	0x0800133d
 800130c:	08001353 	.word	0x08001353
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001310:	2048      	movs	r0, #72	@ 0x48
 8001312:	f7ff ff57 	bl	80011c4 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <ILI9341_Set_Rotation+0x9c>)
 8001318:	22f0      	movs	r2, #240	@ 0xf0
 800131a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800131c:	4b16      	ldr	r3, [pc, #88]	@ (8001378 <ILI9341_Set_Rotation+0xa0>)
 800131e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001322:	801a      	strh	r2, [r3, #0]
			break;
 8001324:	e021      	b.n	800136a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001326:	2028      	movs	r0, #40	@ 0x28
 8001328:	f7ff ff4c 	bl	80011c4 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800132c:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <ILI9341_Set_Rotation+0x9c>)
 800132e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001332:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001334:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <ILI9341_Set_Rotation+0xa0>)
 8001336:	22f0      	movs	r2, #240	@ 0xf0
 8001338:	801a      	strh	r2, [r3, #0]
			break;
 800133a:	e016      	b.n	800136a <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 800133c:	2088      	movs	r0, #136	@ 0x88
 800133e:	f7ff ff41 	bl	80011c4 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8001342:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <ILI9341_Set_Rotation+0x9c>)
 8001344:	22f0      	movs	r2, #240	@ 0xf0
 8001346:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <ILI9341_Set_Rotation+0xa0>)
 800134a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800134e:	801a      	strh	r2, [r3, #0]
			break;
 8001350:	e00b      	b.n	800136a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8001352:	20e8      	movs	r0, #232	@ 0xe8
 8001354:	f7ff ff36 	bl	80011c4 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <ILI9341_Set_Rotation+0x9c>)
 800135a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800135e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001360:	4b05      	ldr	r3, [pc, #20]	@ (8001378 <ILI9341_Set_Rotation+0xa0>)
 8001362:	22f0      	movs	r2, #240	@ 0xf0
 8001364:	801a      	strh	r2, [r3, #0]
			break;
 8001366:	e000      	b.n	800136a <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8001368:	bf00      	nop
	}
}
 800136a:	bf00      	nop
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000002 	.word	0x20000002
 8001378:	20000000 	.word	0x20000000

0800137c <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001380:	2201      	movs	r2, #1
 8001382:	2102      	movs	r1, #2
 8001384:	4802      	ldr	r0, [pc, #8]	@ (8001390 <ILI9341_Enable+0x14>)
 8001386:	f002 fb5b 	bl	8003a40 <HAL_GPIO_WritePin>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40020c00 	.word	0x40020c00

08001394 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8001398:	f7ff fff0 	bl	800137c <ILI9341_Enable>
ILI9341_SPI_Init();
 800139c:	f7ff fed4 	bl	8001148 <ILI9341_SPI_Init>
ILI9341_Reset();
 80013a0:	f7ff ff7c 	bl	800129c <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80013a4:	2001      	movs	r0, #1
 80013a6:	f7ff feed 	bl	8001184 <ILI9341_Write_Command>
HAL_Delay(1000);
 80013aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013ae:	f001 fd15 	bl	8002ddc <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80013b2:	20cb      	movs	r0, #203	@ 0xcb
 80013b4:	f7ff fee6 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80013b8:	2039      	movs	r0, #57	@ 0x39
 80013ba:	f7ff ff03 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80013be:	202c      	movs	r0, #44	@ 0x2c
 80013c0:	f7ff ff00 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80013c4:	2000      	movs	r0, #0
 80013c6:	f7ff fefd 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80013ca:	2034      	movs	r0, #52	@ 0x34
 80013cc:	f7ff fefa 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80013d0:	2002      	movs	r0, #2
 80013d2:	f7ff fef7 	bl	80011c4 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80013d6:	20cf      	movs	r0, #207	@ 0xcf
 80013d8:	f7ff fed4 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80013dc:	2000      	movs	r0, #0
 80013de:	f7ff fef1 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80013e2:	20c1      	movs	r0, #193	@ 0xc1
 80013e4:	f7ff feee 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 80013e8:	2030      	movs	r0, #48	@ 0x30
 80013ea:	f7ff feeb 	bl	80011c4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 80013ee:	20e8      	movs	r0, #232	@ 0xe8
 80013f0:	f7ff fec8 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 80013f4:	2085      	movs	r0, #133	@ 0x85
 80013f6:	f7ff fee5 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80013fa:	2000      	movs	r0, #0
 80013fc:	f7ff fee2 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001400:	2078      	movs	r0, #120	@ 0x78
 8001402:	f7ff fedf 	bl	80011c4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001406:	20ea      	movs	r0, #234	@ 0xea
 8001408:	f7ff febc 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800140c:	2000      	movs	r0, #0
 800140e:	f7ff fed9 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001412:	2000      	movs	r0, #0
 8001414:	f7ff fed6 	bl	80011c4 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001418:	20ed      	movs	r0, #237	@ 0xed
 800141a:	f7ff feb3 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800141e:	2064      	movs	r0, #100	@ 0x64
 8001420:	f7ff fed0 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001424:	2003      	movs	r0, #3
 8001426:	f7ff fecd 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800142a:	2012      	movs	r0, #18
 800142c:	f7ff feca 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001430:	2081      	movs	r0, #129	@ 0x81
 8001432:	f7ff fec7 	bl	80011c4 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001436:	20f7      	movs	r0, #247	@ 0xf7
 8001438:	f7ff fea4 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 800143c:	2020      	movs	r0, #32
 800143e:	f7ff fec1 	bl	80011c4 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001442:	20c0      	movs	r0, #192	@ 0xc0
 8001444:	f7ff fe9e 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8001448:	2023      	movs	r0, #35	@ 0x23
 800144a:	f7ff febb 	bl	80011c4 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 800144e:	20c1      	movs	r0, #193	@ 0xc1
 8001450:	f7ff fe98 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8001454:	2010      	movs	r0, #16
 8001456:	f7ff feb5 	bl	80011c4 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 800145a:	20c5      	movs	r0, #197	@ 0xc5
 800145c:	f7ff fe92 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8001460:	203e      	movs	r0, #62	@ 0x3e
 8001462:	f7ff feaf 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8001466:	2028      	movs	r0, #40	@ 0x28
 8001468:	f7ff feac 	bl	80011c4 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 800146c:	20c7      	movs	r0, #199	@ 0xc7
 800146e:	f7ff fe89 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001472:	2086      	movs	r0, #134	@ 0x86
 8001474:	f7ff fea6 	bl	80011c4 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8001478:	2036      	movs	r0, #54	@ 0x36
 800147a:	f7ff fe83 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 800147e:	2048      	movs	r0, #72	@ 0x48
 8001480:	f7ff fea0 	bl	80011c4 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001484:	203a      	movs	r0, #58	@ 0x3a
 8001486:	f7ff fe7d 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 800148a:	2055      	movs	r0, #85	@ 0x55
 800148c:	f7ff fe9a 	bl	80011c4 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001490:	20b1      	movs	r0, #177	@ 0xb1
 8001492:	f7ff fe77 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001496:	2000      	movs	r0, #0
 8001498:	f7ff fe94 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 800149c:	2018      	movs	r0, #24
 800149e:	f7ff fe91 	bl	80011c4 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 80014a2:	20b6      	movs	r0, #182	@ 0xb6
 80014a4:	f7ff fe6e 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 80014a8:	2008      	movs	r0, #8
 80014aa:	f7ff fe8b 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 80014ae:	2082      	movs	r0, #130	@ 0x82
 80014b0:	f7ff fe88 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 80014b4:	2027      	movs	r0, #39	@ 0x27
 80014b6:	f7ff fe85 	bl	80011c4 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 80014ba:	20f2      	movs	r0, #242	@ 0xf2
 80014bc:	f7ff fe62 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7ff fe7f 	bl	80011c4 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 80014c6:	2026      	movs	r0, #38	@ 0x26
 80014c8:	f7ff fe5c 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 80014cc:	2001      	movs	r0, #1
 80014ce:	f7ff fe79 	bl	80011c4 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 80014d2:	20e0      	movs	r0, #224	@ 0xe0
 80014d4:	f7ff fe56 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 80014d8:	200f      	movs	r0, #15
 80014da:	f7ff fe73 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80014de:	2031      	movs	r0, #49	@ 0x31
 80014e0:	f7ff fe70 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 80014e4:	202b      	movs	r0, #43	@ 0x2b
 80014e6:	f7ff fe6d 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80014ea:	200c      	movs	r0, #12
 80014ec:	f7ff fe6a 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80014f0:	200e      	movs	r0, #14
 80014f2:	f7ff fe67 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80014f6:	2008      	movs	r0, #8
 80014f8:	f7ff fe64 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 80014fc:	204e      	movs	r0, #78	@ 0x4e
 80014fe:	f7ff fe61 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001502:	20f1      	movs	r0, #241	@ 0xf1
 8001504:	f7ff fe5e 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001508:	2037      	movs	r0, #55	@ 0x37
 800150a:	f7ff fe5b 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800150e:	2007      	movs	r0, #7
 8001510:	f7ff fe58 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001514:	2010      	movs	r0, #16
 8001516:	f7ff fe55 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800151a:	2003      	movs	r0, #3
 800151c:	f7ff fe52 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001520:	200e      	movs	r0, #14
 8001522:	f7ff fe4f 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001526:	2009      	movs	r0, #9
 8001528:	f7ff fe4c 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800152c:	2000      	movs	r0, #0
 800152e:	f7ff fe49 	bl	80011c4 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001532:	20e1      	movs	r0, #225	@ 0xe1
 8001534:	f7ff fe26 	bl	8001184 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001538:	2000      	movs	r0, #0
 800153a:	f7ff fe43 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800153e:	200e      	movs	r0, #14
 8001540:	f7ff fe40 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001544:	2014      	movs	r0, #20
 8001546:	f7ff fe3d 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800154a:	2003      	movs	r0, #3
 800154c:	f7ff fe3a 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001550:	2011      	movs	r0, #17
 8001552:	f7ff fe37 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001556:	2007      	movs	r0, #7
 8001558:	f7ff fe34 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800155c:	2031      	movs	r0, #49	@ 0x31
 800155e:	f7ff fe31 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001562:	20c1      	movs	r0, #193	@ 0xc1
 8001564:	f7ff fe2e 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001568:	2048      	movs	r0, #72	@ 0x48
 800156a:	f7ff fe2b 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 800156e:	2008      	movs	r0, #8
 8001570:	f7ff fe28 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001574:	200f      	movs	r0, #15
 8001576:	f7ff fe25 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800157a:	200c      	movs	r0, #12
 800157c:	f7ff fe22 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001580:	2031      	movs	r0, #49	@ 0x31
 8001582:	f7ff fe1f 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001586:	2036      	movs	r0, #54	@ 0x36
 8001588:	f7ff fe1c 	bl	80011c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 800158c:	200f      	movs	r0, #15
 800158e:	f7ff fe19 	bl	80011c4 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001592:	2011      	movs	r0, #17
 8001594:	f7ff fdf6 	bl	8001184 <ILI9341_Write_Command>
HAL_Delay(120);
 8001598:	2078      	movs	r0, #120	@ 0x78
 800159a:	f001 fc1f 	bl	8002ddc <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 800159e:	2029      	movs	r0, #41	@ 0x29
 80015a0:	f7ff fdf0 	bl	8001184 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80015a4:	2000      	movs	r0, #0
 80015a6:	f7ff fe97 	bl	80012d8 <ILI9341_Set_Rotation>
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
	...

080015b0 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 80015b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015b4:	b08d      	sub	sp, #52	@ 0x34
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4603      	mov	r3, r0
 80015ba:	6039      	str	r1, [r7, #0]
 80015bc:	80fb      	strh	r3, [r7, #6]
 80015be:	466b      	mov	r3, sp
 80015c0:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80015ce:	d202      	bcs.n	80015d6 <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015d4:	e002      	b.n	80015dc <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 80015d6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80015da:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80015dc:	2201      	movs	r2, #1
 80015de:	2101      	movs	r1, #1
 80015e0:	483e      	ldr	r0, [pc, #248]	@ (80016dc <ILI9341_Draw_Colour_Burst+0x12c>)
 80015e2:	f002 fa2d 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2101      	movs	r1, #1
 80015ea:	483d      	ldr	r0, [pc, #244]	@ (80016e0 <ILI9341_Draw_Colour_Burst+0x130>)
 80015ec:	f002 fa28 	bl	8003a40 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	0a1b      	lsrs	r3, r3, #8
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 80015fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80015fc:	460b      	mov	r3, r1
 80015fe:	3b01      	subs	r3, #1
 8001600:	61fb      	str	r3, [r7, #28]
 8001602:	2300      	movs	r3, #0
 8001604:	4688      	mov	r8, r1
 8001606:	4699      	mov	r9, r3
 8001608:	f04f 0200 	mov.w	r2, #0
 800160c:	f04f 0300 	mov.w	r3, #0
 8001610:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001614:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001618:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800161c:	2300      	movs	r3, #0
 800161e:	460c      	mov	r4, r1
 8001620:	461d      	mov	r5, r3
 8001622:	f04f 0200 	mov.w	r2, #0
 8001626:	f04f 0300 	mov.w	r3, #0
 800162a:	00eb      	lsls	r3, r5, #3
 800162c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001630:	00e2      	lsls	r2, r4, #3
 8001632:	1dcb      	adds	r3, r1, #7
 8001634:	08db      	lsrs	r3, r3, #3
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	ebad 0d03 	sub.w	sp, sp, r3
 800163c:	466b      	mov	r3, sp
 800163e:	3300      	adds	r3, #0
 8001640:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001642:	2300      	movs	r3, #0
 8001644:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001646:	e00e      	b.n	8001666 <ILI9341_Draw_Colour_Burst+0xb6>
	{
		burst_buffer[j] = 	chifted;
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800164c:	4413      	add	r3, r2
 800164e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001652:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001656:	3301      	adds	r3, #1
 8001658:	88fa      	ldrh	r2, [r7, #6]
 800165a:	b2d1      	uxtb	r1, r2
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001662:	3302      	adds	r3, #2
 8001664:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001666:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800166a:	429a      	cmp	r2, r3
 800166c:	d3ec      	bcc.n	8001648 <ILI9341_Draw_Colour_Burst+0x98>
	}

uint32_t Sending_Size = Size*2;
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001678:	fbb2 f3f3 	udiv	r3, r2, r3
 800167c:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001682:	fbb3 f2f2 	udiv	r2, r3, r2
 8001686:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001688:	fb01 f202 	mul.w	r2, r1, r2
 800168c:	1a9b      	subs	r3, r3, r2
 800168e:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d010      	beq.n	80016b8 <ILI9341_Draw_Colour_Burst+0x108>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001696:	2300      	movs	r3, #0
 8001698:	627b      	str	r3, [r7, #36]	@ 0x24
 800169a:	e009      	b.n	80016b0 <ILI9341_Draw_Colour_Burst+0x100>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 100);
 800169c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800169e:	b29a      	uxth	r2, r3
 80016a0:	2364      	movs	r3, #100	@ 0x64
 80016a2:	69b9      	ldr	r1, [r7, #24]
 80016a4:	480f      	ldr	r0, [pc, #60]	@ (80016e4 <ILI9341_Draw_Colour_Burst+0x134>)
 80016a6:	f003 f82e 	bl	8004706 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80016aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ac:	3301      	adds	r3, #1
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80016b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d3f1      	bcc.n	800169c <ILI9341_Draw_Colour_Burst+0xec>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 100);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	2364      	movs	r3, #100	@ 0x64
 80016be:	69b9      	ldr	r1, [r7, #24]
 80016c0:	4808      	ldr	r0, [pc, #32]	@ (80016e4 <ILI9341_Draw_Colour_Burst+0x134>)
 80016c2:	f003 f820 	bl	8004706 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80016c6:	2201      	movs	r2, #1
 80016c8:	2101      	movs	r1, #1
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <ILI9341_Draw_Colour_Burst+0x130>)
 80016cc:	f002 f9b8 	bl	8003a40 <HAL_GPIO_WritePin>
 80016d0:	46b5      	mov	sp, r6
}
 80016d2:	bf00      	nop
 80016d4:	3734      	adds	r7, #52	@ 0x34
 80016d6:	46bd      	mov	sp, r7
 80016d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016dc:	40020c00 	.word	0x40020c00
 80016e0:	40021800 	.word	0x40021800
 80016e4:	200002bc 	.word	0x200002bc

080016e8 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 80016f2:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <ILI9341_Fill_Screen+0x44>)
 80016f4:	881b      	ldrh	r3, [r3, #0]
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <ILI9341_Fill_Screen+0x48>)
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	2100      	movs	r1, #0
 8001700:	2000      	movs	r0, #0
 8001702:	f7ff fd7f 	bl	8001204 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001706:	4b09      	ldr	r3, [pc, #36]	@ (800172c <ILI9341_Fill_Screen+0x44>)
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	b29b      	uxth	r3, r3
 800170c:	461a      	mov	r2, r3
 800170e:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <ILI9341_Fill_Screen+0x48>)
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	fb02 f303 	mul.w	r3, r2, r3
 8001718:	461a      	mov	r2, r3
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	4611      	mov	r1, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ff46 	bl	80015b0 <ILI9341_Draw_Colour_Burst>
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000002 	.word	0x20000002
 8001730:	20000000 	.word	0x20000000

08001734 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	80fb      	strh	r3, [r7, #6]
 800173e:	460b      	mov	r3, r1
 8001740:	80bb      	strh	r3, [r7, #4]
 8001742:	4613      	mov	r3, r2
 8001744:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001746:	4b5b      	ldr	r3, [pc, #364]	@ (80018b4 <ILI9341_Draw_Pixel+0x180>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	b29b      	uxth	r3, r3
 800174c:	88fa      	ldrh	r2, [r7, #6]
 800174e:	429a      	cmp	r2, r3
 8001750:	f080 80ac 	bcs.w	80018ac <ILI9341_Draw_Pixel+0x178>
 8001754:	4b58      	ldr	r3, [pc, #352]	@ (80018b8 <ILI9341_Draw_Pixel+0x184>)
 8001756:	881b      	ldrh	r3, [r3, #0]
 8001758:	b29b      	uxth	r3, r3
 800175a:	88ba      	ldrh	r2, [r7, #4]
 800175c:	429a      	cmp	r2, r3
 800175e:	f080 80a5 	bcs.w	80018ac <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001762:	2200      	movs	r2, #0
 8001764:	2101      	movs	r1, #1
 8001766:	4855      	ldr	r0, [pc, #340]	@ (80018bc <ILI9341_Draw_Pixel+0x188>)
 8001768:	f002 f96a 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	2101      	movs	r1, #1
 8001770:	4853      	ldr	r0, [pc, #332]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 8001772:	f002 f965 	bl	8003a40 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8001776:	202a      	movs	r0, #42	@ 0x2a
 8001778:	f7ff fcf2 	bl	8001160 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800177c:	2201      	movs	r2, #1
 800177e:	2101      	movs	r1, #1
 8001780:	484e      	ldr	r0, [pc, #312]	@ (80018bc <ILI9341_Draw_Pixel+0x188>)
 8001782:	f002 f95d 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001786:	2201      	movs	r2, #1
 8001788:	2101      	movs	r1, #1
 800178a:	484d      	ldr	r0, [pc, #308]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 800178c:	f002 f958 	bl	8003a40 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001790:	2200      	movs	r2, #0
 8001792:	2101      	movs	r1, #1
 8001794:	484a      	ldr	r0, [pc, #296]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 8001796:	f002 f953 	bl	8003a40 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	0a1b      	lsrs	r3, r3, #8
 800179e:	b29b      	uxth	r3, r3
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	753b      	strb	r3, [r7, #20]
 80017a4:	88fb      	ldrh	r3, [r7, #6]
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	757b      	strb	r3, [r7, #21]
 80017aa:	88fb      	ldrh	r3, [r7, #6]
 80017ac:	3301      	adds	r3, #1
 80017ae:	121b      	asrs	r3, r3, #8
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	75bb      	strb	r3, [r7, #22]
 80017b4:	88fb      	ldrh	r3, [r7, #6]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	3301      	adds	r3, #1
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 100);
 80017be:	f107 0114 	add.w	r1, r7, #20
 80017c2:	2364      	movs	r3, #100	@ 0x64
 80017c4:	2204      	movs	r2, #4
 80017c6:	483f      	ldr	r0, [pc, #252]	@ (80018c4 <ILI9341_Draw_Pixel+0x190>)
 80017c8:	f002 ff9d 	bl	8004706 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80017cc:	2201      	movs	r2, #1
 80017ce:	2101      	movs	r1, #1
 80017d0:	483b      	ldr	r0, [pc, #236]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 80017d2:	f002 f935 	bl	8003a40 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80017d6:	2200      	movs	r2, #0
 80017d8:	2101      	movs	r1, #1
 80017da:	4838      	ldr	r0, [pc, #224]	@ (80018bc <ILI9341_Draw_Pixel+0x188>)
 80017dc:	f002 f930 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80017e0:	2200      	movs	r2, #0
 80017e2:	2101      	movs	r1, #1
 80017e4:	4836      	ldr	r0, [pc, #216]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 80017e6:	f002 f92b 	bl	8003a40 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 80017ea:	202b      	movs	r0, #43	@ 0x2b
 80017ec:	f7ff fcb8 	bl	8001160 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80017f0:	2201      	movs	r2, #1
 80017f2:	2101      	movs	r1, #1
 80017f4:	4831      	ldr	r0, [pc, #196]	@ (80018bc <ILI9341_Draw_Pixel+0x188>)
 80017f6:	f002 f923 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80017fa:	2201      	movs	r2, #1
 80017fc:	2101      	movs	r1, #1
 80017fe:	4830      	ldr	r0, [pc, #192]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 8001800:	f002 f91e 	bl	8003a40 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001804:	2200      	movs	r2, #0
 8001806:	2101      	movs	r1, #1
 8001808:	482d      	ldr	r0, [pc, #180]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 800180a:	f002 f919 	bl	8003a40 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 800180e:	88bb      	ldrh	r3, [r7, #4]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	b29b      	uxth	r3, r3
 8001814:	b2db      	uxtb	r3, r3
 8001816:	743b      	strb	r3, [r7, #16]
 8001818:	88bb      	ldrh	r3, [r7, #4]
 800181a:	b2db      	uxtb	r3, r3
 800181c:	747b      	strb	r3, [r7, #17]
 800181e:	88bb      	ldrh	r3, [r7, #4]
 8001820:	3301      	adds	r3, #1
 8001822:	121b      	asrs	r3, r3, #8
 8001824:	b2db      	uxtb	r3, r3
 8001826:	74bb      	strb	r3, [r7, #18]
 8001828:	88bb      	ldrh	r3, [r7, #4]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	3301      	adds	r3, #1
 800182e:	b2db      	uxtb	r3, r3
 8001830:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 100);
 8001832:	f107 0110 	add.w	r1, r7, #16
 8001836:	2364      	movs	r3, #100	@ 0x64
 8001838:	2204      	movs	r2, #4
 800183a:	4822      	ldr	r0, [pc, #136]	@ (80018c4 <ILI9341_Draw_Pixel+0x190>)
 800183c:	f002 ff63 	bl	8004706 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	2101      	movs	r1, #1
 8001844:	481e      	ldr	r0, [pc, #120]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 8001846:	f002 f8fb 	bl	8003a40 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800184a:	2200      	movs	r2, #0
 800184c:	2101      	movs	r1, #1
 800184e:	481b      	ldr	r0, [pc, #108]	@ (80018bc <ILI9341_Draw_Pixel+0x188>)
 8001850:	f002 f8f6 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001854:	2200      	movs	r2, #0
 8001856:	2101      	movs	r1, #1
 8001858:	4819      	ldr	r0, [pc, #100]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 800185a:	f002 f8f1 	bl	8003a40 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 800185e:	202c      	movs	r0, #44	@ 0x2c
 8001860:	f7ff fc7e 	bl	8001160 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001864:	2201      	movs	r2, #1
 8001866:	2101      	movs	r1, #1
 8001868:	4814      	ldr	r0, [pc, #80]	@ (80018bc <ILI9341_Draw_Pixel+0x188>)
 800186a:	f002 f8e9 	bl	8003a40 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 800186e:	2201      	movs	r2, #1
 8001870:	2101      	movs	r1, #1
 8001872:	4813      	ldr	r0, [pc, #76]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 8001874:	f002 f8e4 	bl	8003a40 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001878:	2200      	movs	r2, #0
 800187a:	2101      	movs	r1, #1
 800187c:	4810      	ldr	r0, [pc, #64]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 800187e:	f002 f8df 	bl	8003a40 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8001882:	887b      	ldrh	r3, [r7, #2]
 8001884:	0a1b      	lsrs	r3, r3, #8
 8001886:	b29b      	uxth	r3, r3
 8001888:	b2db      	uxtb	r3, r3
 800188a:	733b      	strb	r3, [r7, #12]
 800188c:	887b      	ldrh	r3, [r7, #2]
 800188e:	b2db      	uxtb	r3, r3
 8001890:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 100);
 8001892:	f107 010c 	add.w	r1, r7, #12
 8001896:	2364      	movs	r3, #100	@ 0x64
 8001898:	2202      	movs	r2, #2
 800189a:	480a      	ldr	r0, [pc, #40]	@ (80018c4 <ILI9341_Draw_Pixel+0x190>)
 800189c:	f002 ff33 	bl	8004706 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80018a0:	2201      	movs	r2, #1
 80018a2:	2101      	movs	r1, #1
 80018a4:	4806      	ldr	r0, [pc, #24]	@ (80018c0 <ILI9341_Draw_Pixel+0x18c>)
 80018a6:	f002 f8cb 	bl	8003a40 <HAL_GPIO_WritePin>
 80018aa:	e000      	b.n	80018ae <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80018ac:	bf00      	nop
	
}
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000002 	.word	0x20000002
 80018b8:	20000000 	.word	0x20000000
 80018bc:	40020c00 	.word	0x40020c00
 80018c0:	40021800 	.word	0x40021800
 80018c4:	200002bc 	.word	0x200002bc

080018c8 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4604      	mov	r4, r0
 80018d0:	4608      	mov	r0, r1
 80018d2:	4611      	mov	r1, r2
 80018d4:	461a      	mov	r2, r3
 80018d6:	4623      	mov	r3, r4
 80018d8:	80fb      	strh	r3, [r7, #6]
 80018da:	4603      	mov	r3, r0
 80018dc:	80bb      	strh	r3, [r7, #4]
 80018de:	460b      	mov	r3, r1
 80018e0:	807b      	strh	r3, [r7, #2]
 80018e2:	4613      	mov	r3, r2
 80018e4:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80018e6:	4b24      	ldr	r3, [pc, #144]	@ (8001978 <ILI9341_Draw_Rectangle+0xb0>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	88fa      	ldrh	r2, [r7, #6]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d23d      	bcs.n	800196e <ILI9341_Draw_Rectangle+0xa6>
 80018f2:	4b22      	ldr	r3, [pc, #136]	@ (800197c <ILI9341_Draw_Rectangle+0xb4>)
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	88ba      	ldrh	r2, [r7, #4]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d237      	bcs.n	800196e <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 80018fe:	88fa      	ldrh	r2, [r7, #6]
 8001900:	887b      	ldrh	r3, [r7, #2]
 8001902:	4413      	add	r3, r2
 8001904:	4a1c      	ldr	r2, [pc, #112]	@ (8001978 <ILI9341_Draw_Rectangle+0xb0>)
 8001906:	8812      	ldrh	r2, [r2, #0]
 8001908:	b292      	uxth	r2, r2
 800190a:	4293      	cmp	r3, r2
 800190c:	dd05      	ble.n	800191a <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 800190e:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <ILI9341_Draw_Rectangle+0xb0>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	b29a      	uxth	r2, r3
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800191a:	88ba      	ldrh	r2, [r7, #4]
 800191c:	883b      	ldrh	r3, [r7, #0]
 800191e:	4413      	add	r3, r2
 8001920:	4a16      	ldr	r2, [pc, #88]	@ (800197c <ILI9341_Draw_Rectangle+0xb4>)
 8001922:	8812      	ldrh	r2, [r2, #0]
 8001924:	b292      	uxth	r2, r2
 8001926:	4293      	cmp	r3, r2
 8001928:	dd05      	ble.n	8001936 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 800192a:	4b14      	ldr	r3, [pc, #80]	@ (800197c <ILI9341_Draw_Rectangle+0xb4>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	b29a      	uxth	r2, r3
 8001930:	88bb      	ldrh	r3, [r7, #4]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001936:	88fa      	ldrh	r2, [r7, #6]
 8001938:	887b      	ldrh	r3, [r7, #2]
 800193a:	4413      	add	r3, r2
 800193c:	b29b      	uxth	r3, r3
 800193e:	3b01      	subs	r3, #1
 8001940:	b29c      	uxth	r4, r3
 8001942:	88ba      	ldrh	r2, [r7, #4]
 8001944:	883b      	ldrh	r3, [r7, #0]
 8001946:	4413      	add	r3, r2
 8001948:	b29b      	uxth	r3, r3
 800194a:	3b01      	subs	r3, #1
 800194c:	b29b      	uxth	r3, r3
 800194e:	88b9      	ldrh	r1, [r7, #4]
 8001950:	88f8      	ldrh	r0, [r7, #6]
 8001952:	4622      	mov	r2, r4
 8001954:	f7ff fc56 	bl	8001204 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8001958:	883b      	ldrh	r3, [r7, #0]
 800195a:	887a      	ldrh	r2, [r7, #2]
 800195c:	fb02 f303 	mul.w	r3, r2, r3
 8001960:	461a      	mov	r2, r3
 8001962:	8b3b      	ldrh	r3, [r7, #24]
 8001964:	4611      	mov	r1, r2
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fe22 	bl	80015b0 <ILI9341_Draw_Colour_Burst>
 800196c:	e000      	b.n	8001970 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800196e:	bf00      	nop
}
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	bd90      	pop	{r4, r7, pc}
 8001976:	bf00      	nop
 8001978:	20000002 	.word	0x20000002
 800197c:	20000000 	.word	0x20000000

08001980 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4604      	mov	r4, r0
 8001988:	4608      	mov	r0, r1
 800198a:	4611      	mov	r1, r2
 800198c:	461a      	mov	r2, r3
 800198e:	4623      	mov	r3, r4
 8001990:	80fb      	strh	r3, [r7, #6]
 8001992:	4603      	mov	r3, r0
 8001994:	80bb      	strh	r3, [r7, #4]
 8001996:	460b      	mov	r3, r1
 8001998:	807b      	strh	r3, [r7, #2]
 800199a:	4613      	mov	r3, r2
 800199c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800199e:	4b18      	ldr	r3, [pc, #96]	@ (8001a00 <ILI9341_Draw_Horizontal_Line+0x80>)
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	88fa      	ldrh	r2, [r7, #6]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d225      	bcs.n	80019f6 <ILI9341_Draw_Horizontal_Line+0x76>
 80019aa:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <ILI9341_Draw_Horizontal_Line+0x84>)
 80019ac:	881b      	ldrh	r3, [r3, #0]
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	88ba      	ldrh	r2, [r7, #4]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d21f      	bcs.n	80019f6 <ILI9341_Draw_Horizontal_Line+0x76>
if((X+Width-1)>=LCD_WIDTH)
 80019b6:	88fa      	ldrh	r2, [r7, #6]
 80019b8:	887b      	ldrh	r3, [r7, #2]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a10      	ldr	r2, [pc, #64]	@ (8001a00 <ILI9341_Draw_Horizontal_Line+0x80>)
 80019be:	8812      	ldrh	r2, [r2, #0]
 80019c0:	b292      	uxth	r2, r2
 80019c2:	4293      	cmp	r3, r2
 80019c4:	dd05      	ble.n	80019d2 <ILI9341_Draw_Horizontal_Line+0x52>
	{
		Width=LCD_WIDTH-X;
 80019c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a00 <ILI9341_Draw_Horizontal_Line+0x80>)
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	88fb      	ldrh	r3, [r7, #6]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 80019d2:	88fa      	ldrh	r2, [r7, #6]
 80019d4:	887b      	ldrh	r3, [r7, #2]
 80019d6:	4413      	add	r3, r2
 80019d8:	b29b      	uxth	r3, r3
 80019da:	3b01      	subs	r3, #1
 80019dc:	b29a      	uxth	r2, r3
 80019de:	88bb      	ldrh	r3, [r7, #4]
 80019e0:	88b9      	ldrh	r1, [r7, #4]
 80019e2:	88f8      	ldrh	r0, [r7, #6]
 80019e4:	f7ff fc0e 	bl	8001204 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 80019e8:	887a      	ldrh	r2, [r7, #2]
 80019ea:	883b      	ldrh	r3, [r7, #0]
 80019ec:	4611      	mov	r1, r2
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fdde 	bl	80015b0 <ILI9341_Draw_Colour_Burst>
 80019f4:	e000      	b.n	80019f8 <ILI9341_Draw_Horizontal_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80019f6:	bf00      	nop
}
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd90      	pop	{r4, r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000002 	.word	0x20000002
 8001a04:	20000000 	.word	0x20000000

08001a08 <main>:
	/**
	  * @brief  The application entry point.
	  * @retval int
	  */
	int main(void)
	{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 8001a0c:	f001 f974 	bl	8002cf8 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 8001a10:	f000 f812 	bl	8001a38 <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8001a14:	f000 f956 	bl	8001cc4 <MX_GPIO_Init>
	  MX_ETH_Init();
 8001a18:	f000 f878 	bl	8001b0c <MX_ETH_Init>
	  MX_USART3_UART_Init();
 8001a1c:	f000 f8fa 	bl	8001c14 <MX_USART3_UART_Init>
	  MX_USB_OTG_FS_PCD_Init();
 8001a20:	f000 f922 	bl	8001c68 <MX_USB_OTG_FS_PCD_Init>
	  MX_SPI5_Init();
 8001a24:	f000 f8c0 	bl	8001ba8 <MX_SPI5_Init>
	  /* USER CODE BEGIN 2 */

	  /* USER CODE END 2 */

	  /* Init scheduler */
	  osKernelInitialize();
 8001a28:	f003 fe58 	bl	80056dc <osKernelInitialize>
	  /* creation of LCDTask */
	  //LCDTaskHandle = osThreadNew(LCD_Task, NULL, &LCDTask_attributes);

	  /* USER CODE BEGIN RTOS_THREADS */
	  /* add threads, ... */
	  UI_Init();
 8001a2c:	f000 fc7c 	bl	8002328 <UI_Init>
	  /* USER CODE BEGIN RTOS_EVENTS */
	  /* add events, ... */
	  /* USER CODE END RTOS_EVENTS */

	  /* Start scheduler */
	  vTaskStartScheduler();
 8001a30:	f004 fe72 	bl	8006718 <vTaskStartScheduler>

	  /* We should never get here as control is now taken by the scheduler */

	  /* Infinite loop */
	  /* USER CODE BEGIN WHILE */
	  while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <main+0x2c>

08001a38 <SystemClock_Config>:
	/**
	  * @brief System Clock Configuration
	  * @retval None
	  */
	void SystemClock_Config(void)
	{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b094      	sub	sp, #80	@ 0x50
 8001a3c:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a3e:	f107 0320 	add.w	r3, r7, #32
 8001a42:	2230      	movs	r2, #48	@ 0x30
 8001a44:	2100      	movs	r1, #0
 8001a46:	4618      	mov	r0, r3
 8001a48:	f006 fb50 	bl	80080ec <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	4b28      	ldr	r3, [pc, #160]	@ (8001b04 <SystemClock_Config+0xcc>)
 8001a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a64:	4a27      	ldr	r2, [pc, #156]	@ (8001b04 <SystemClock_Config+0xcc>)
 8001a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6c:	4b25      	ldr	r3, [pc, #148]	@ (8001b04 <SystemClock_Config+0xcc>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	68bb      	ldr	r3, [r7, #8]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	4b22      	ldr	r3, [pc, #136]	@ (8001b08 <SystemClock_Config+0xd0>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a21      	ldr	r2, [pc, #132]	@ (8001b08 <SystemClock_Config+0xd0>)
 8001a82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	4b1f      	ldr	r3, [pc, #124]	@ (8001b08 <SystemClock_Config+0xd0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	687b      	ldr	r3, [r7, #4]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a94:	2301      	movs	r3, #1
 8001a96:	623b      	str	r3, [r7, #32]
	  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a98:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001a9c:	627b      	str	r3, [r7, #36]	@ 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aa2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLM = 4;
 8001aa8:	2304      	movs	r3, #4
 8001aaa:	643b      	str	r3, [r7, #64]	@ 0x40
	  RCC_OscInitStruct.PLL.PLLN = 168;
 8001aac:	23a8      	movs	r3, #168	@ 0xa8
 8001aae:	647b      	str	r3, [r7, #68]	@ 0x44
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ab4:	2307      	movs	r3, #7
 8001ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab8:	f107 0320 	add.w	r3, r7, #32
 8001abc:	4618      	mov	r0, r3
 8001abe:	f002 f901 	bl	8003cc4 <HAL_RCC_OscConfig>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <SystemClock_Config+0x94>
	  {
		Error_Handler();
 8001ac8:	f000 f9d4 	bl	8001e74 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001acc:	230f      	movs	r3, #15
 8001ace:	60fb      	str	r3, [r7, #12]
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ad8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001adc:	61bb      	str	r3, [r7, #24]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ade:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae2:	61fb      	str	r3, [r7, #28]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	2105      	movs	r1, #5
 8001aea:	4618      	mov	r0, r3
 8001aec:	f002 fb62 	bl	80041b4 <HAL_RCC_ClockConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0xc2>
	  {
		Error_Handler();
 8001af6:	f000 f9bd 	bl	8001e74 <Error_Handler>
	  }
	}
 8001afa:	bf00      	nop
 8001afc:	3750      	adds	r7, #80	@ 0x50
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40007000 	.word	0x40007000

08001b0c <MX_ETH_Init>:
	  * @brief ETH Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_ETH_Init(void)
	{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
	   static uint8_t MACAddr[6];

	  /* USER CODE BEGIN ETH_Init 1 */

	  /* USER CODE END ETH_Init 1 */
	  heth.Instance = ETH;
 8001b10:	4b1f      	ldr	r3, [pc, #124]	@ (8001b90 <MX_ETH_Init+0x84>)
 8001b12:	4a20      	ldr	r2, [pc, #128]	@ (8001b94 <MX_ETH_Init+0x88>)
 8001b14:	601a      	str	r2, [r3, #0]
	  MACAddr[0] = 0x00;
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <MX_ETH_Init+0x8c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]
	  MACAddr[1] = 0x80;
 8001b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <MX_ETH_Init+0x8c>)
 8001b1e:	2280      	movs	r2, #128	@ 0x80
 8001b20:	705a      	strb	r2, [r3, #1]
	  MACAddr[2] = 0xE1;
 8001b22:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <MX_ETH_Init+0x8c>)
 8001b24:	22e1      	movs	r2, #225	@ 0xe1
 8001b26:	709a      	strb	r2, [r3, #2]
	  MACAddr[3] = 0x00;
 8001b28:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <MX_ETH_Init+0x8c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	70da      	strb	r2, [r3, #3]
	  MACAddr[4] = 0x00;
 8001b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <MX_ETH_Init+0x8c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	711a      	strb	r2, [r3, #4]
	  MACAddr[5] = 0x00;
 8001b34:	4b18      	ldr	r3, [pc, #96]	@ (8001b98 <MX_ETH_Init+0x8c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	715a      	strb	r2, [r3, #5]
	  heth.Init.MACAddr = &MACAddr[0];
 8001b3a:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <MX_ETH_Init+0x84>)
 8001b3c:	4a16      	ldr	r2, [pc, #88]	@ (8001b98 <MX_ETH_Init+0x8c>)
 8001b3e:	605a      	str	r2, [r3, #4]
	  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001b40:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <MX_ETH_Init+0x84>)
 8001b42:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b46:	609a      	str	r2, [r3, #8]
	  heth.Init.TxDesc = DMATxDscrTab;
 8001b48:	4b11      	ldr	r3, [pc, #68]	@ (8001b90 <MX_ETH_Init+0x84>)
 8001b4a:	4a14      	ldr	r2, [pc, #80]	@ (8001b9c <MX_ETH_Init+0x90>)
 8001b4c:	60da      	str	r2, [r3, #12]
	  heth.Init.RxDesc = DMARxDscrTab;
 8001b4e:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <MX_ETH_Init+0x84>)
 8001b50:	4a13      	ldr	r2, [pc, #76]	@ (8001ba0 <MX_ETH_Init+0x94>)
 8001b52:	611a      	str	r2, [r3, #16]
	  heth.Init.RxBuffLen = 1524;
 8001b54:	4b0e      	ldr	r3, [pc, #56]	@ (8001b90 <MX_ETH_Init+0x84>)
 8001b56:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001b5a:	615a      	str	r2, [r3, #20]

	  /* USER CODE BEGIN MACADDRESS */

	  /* USER CODE END MACADDRESS */

	  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001b5c:	480c      	ldr	r0, [pc, #48]	@ (8001b90 <MX_ETH_Init+0x84>)
 8001b5e:	f001 fa73 	bl	8003048 <HAL_ETH_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_ETH_Init+0x60>
	  {
		Error_Handler();
 8001b68:	f000 f984 	bl	8001e74 <Error_Handler>
	  }

	  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001b6c:	2238      	movs	r2, #56	@ 0x38
 8001b6e:	2100      	movs	r1, #0
 8001b70:	480c      	ldr	r0, [pc, #48]	@ (8001ba4 <MX_ETH_Init+0x98>)
 8001b72:	f006 fabb 	bl	80080ec <memset>
	  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001b76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <MX_ETH_Init+0x98>)
 8001b78:	2221      	movs	r2, #33	@ 0x21
 8001b7a:	601a      	str	r2, [r3, #0]
	  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001b7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <MX_ETH_Init+0x98>)
 8001b7e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001b82:	615a      	str	r2, [r3, #20]
	  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001b84:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <MX_ETH_Init+0x98>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
	  /* USER CODE BEGIN ETH_Init 2 */

	  /* USER CODE END ETH_Init 2 */

	}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	2000020c 	.word	0x2000020c
 8001b94:	40028000 	.word	0x40028000
 8001b98:	20000840 	.word	0x20000840
 8001b9c:	2000016c 	.word	0x2000016c
 8001ba0:	200000cc 	.word	0x200000cc
 8001ba4:	20000094 	.word	0x20000094

08001ba8 <MX_SPI5_Init>:
	  * @brief SPI5 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_SPI5_Init(void)
	{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN SPI5_Init 1 */

	  /* USER CODE END SPI5_Init 1 */
	  /* SPI5 parameter configuration*/
	  hspi5.Instance = SPI5;
 8001bac:	4b17      	ldr	r3, [pc, #92]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bae:	4a18      	ldr	r2, [pc, #96]	@ (8001c10 <MX_SPI5_Init+0x68>)
 8001bb0:	601a      	str	r2, [r3, #0]
	  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001bb2:	4b16      	ldr	r3, [pc, #88]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bb8:	605a      	str	r2, [r3, #4]
	  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001bba:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
	  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
	  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bc6:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
	  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	615a      	str	r2, [r3, #20]
	  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bd8:	619a      	str	r2, [r3, #24]
	  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001bda:	4b0c      	ldr	r3, [pc, #48]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bdc:	2228      	movs	r2, #40	@ 0x28
 8001bde:	61da      	str	r2, [r3, #28]
	  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001be0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	621a      	str	r2, [r3, #32]
	  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001be6:	4b09      	ldr	r3, [pc, #36]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	625a      	str	r2, [r3, #36]	@ 0x24
	  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bec:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	629a      	str	r2, [r3, #40]	@ 0x28
	  hspi5.Init.CRCPolynomial = 10;
 8001bf2:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bf4:	220a      	movs	r2, #10
 8001bf6:	62da      	str	r2, [r3, #44]	@ 0x2c
	  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001bf8:	4804      	ldr	r0, [pc, #16]	@ (8001c0c <MX_SPI5_Init+0x64>)
 8001bfa:	f002 fcfb 	bl	80045f4 <HAL_SPI_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_SPI5_Init+0x60>
	  {
		Error_Handler();
 8001c04:	f000 f936 	bl	8001e74 <Error_Handler>
	  }
	  /* USER CODE BEGIN SPI5_Init 2 */

	  /* USER CODE END SPI5_Init 2 */

	}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	200002bc 	.word	0x200002bc
 8001c10:	40015000 	.word	0x40015000

08001c14 <MX_USART3_UART_Init>:
	  * @brief USART3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART3_UART_Init(void)
	{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
	  /* USER CODE END USART3_Init 0 */

	  /* USER CODE BEGIN USART3_Init 1 */

	  /* USER CODE END USART3_Init 1 */
	  huart3.Instance = USART3;
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c1a:	4a12      	ldr	r2, [pc, #72]	@ (8001c64 <MX_USART3_UART_Init+0x50>)
 8001c1c:	601a      	str	r2, [r3, #0]
	  huart3.Init.BaudRate = 115200;
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c24:	605a      	str	r2, [r3, #4]
	  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c26:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
	  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	60da      	str	r2, [r3, #12]
	  huart3.Init.Parity = UART_PARITY_NONE;
 8001c32:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	611a      	str	r2, [r3, #16]
	  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c38:	4b09      	ldr	r3, [pc, #36]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c3a:	220c      	movs	r2, #12
 8001c3c:	615a      	str	r2, [r3, #20]
	  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c3e:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
	  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c4a:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <MX_USART3_UART_Init+0x4c>)
 8001c4c:	f002 ff7c 	bl	8004b48 <HAL_UART_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_USART3_UART_Init+0x46>
	  {
		Error_Handler();
 8001c56:	f000 f90d 	bl	8001e74 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART3_Init 2 */

	  /* USER CODE END USART3_Init 2 */

	}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000314 	.word	0x20000314
 8001c64:	40004800 	.word	0x40004800

08001c68 <MX_USB_OTG_FS_PCD_Init>:
	  * @brief USB_OTG_FS Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USB_OTG_FS_PCD_Init(void)
	{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
	  /* USER CODE END USB_OTG_FS_Init 0 */

	  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

	  /* USER CODE END USB_OTG_FS_Init 1 */
	  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001c6c:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c6e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001c72:	601a      	str	r2, [r3, #0]
	  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001c74:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c76:	2204      	movs	r2, #4
 8001c78:	711a      	strb	r2, [r3, #4]
	  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001c7a:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c7c:	2202      	movs	r2, #2
 8001c7e:	71da      	strb	r2, [r3, #7]
	  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c80:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	719a      	strb	r2, [r3, #6]
	  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c86:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c88:	2202      	movs	r2, #2
 8001c8a:	725a      	strb	r2, [r3, #9]
	  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	729a      	strb	r2, [r3, #10]
	  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c92:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	72da      	strb	r2, [r3, #11]
	  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c98:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	731a      	strb	r2, [r3, #12]
	  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001c9e:	4b08      	ldr	r3, [pc, #32]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	739a      	strb	r2, [r3, #14]
	  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001ca4:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	73da      	strb	r2, [r3, #15]
	  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001caa:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001cac:	f001 fefa 	bl	8003aa4 <HAL_PCD_Init>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_USB_OTG_FS_PCD_Init+0x52>
	  {
		Error_Handler();
 8001cb6:	f000 f8dd 	bl	8001e74 <Error_Handler>
	  }
	  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

	  /* USER CODE END USB_OTG_FS_Init 2 */

	}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	2000035c 	.word	0x2000035c

08001cc4 <MX_GPIO_Init>:
	  * @brief GPIO Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_GPIO_Init(void)
	{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08c      	sub	sp, #48	@ 0x30
 8001cc8:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cca:	f107 031c 	add.w	r3, r7, #28
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
 8001cd8:	611a      	str	r2, [r3, #16]
	  /* USER CODE BEGIN MX_GPIO_Init_1 */
	  /* USER CODE END MX_GPIO_Init_1 */

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
 8001cde:	4b60      	ldr	r3, [pc, #384]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	4a5f      	ldr	r2, [pc, #380]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cea:	4b5d      	ldr	r3, [pc, #372]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	61bb      	str	r3, [r7, #24]
 8001cf4:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
 8001cfa:	4b59      	ldr	r3, [pc, #356]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a58      	ldr	r2, [pc, #352]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d00:	f043 0320 	orr.w	r3, r3, #32
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b56      	ldr	r3, [pc, #344]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0320 	and.w	r3, r3, #32
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	4b52      	ldr	r3, [pc, #328]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a51      	ldr	r2, [pc, #324]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b4f      	ldr	r3, [pc, #316]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	4b4b      	ldr	r3, [pc, #300]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	4a4a      	ldr	r2, [pc, #296]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3e:	4b48      	ldr	r3, [pc, #288]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	4b44      	ldr	r3, [pc, #272]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	4a43      	ldr	r2, [pc, #268]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d54:	f043 0302 	orr.w	r3, r3, #2
 8001d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5a:	4b41      	ldr	r3, [pc, #260]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
 8001d6a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6e:	4a3c      	ldr	r2, [pc, #240]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d76:	4b3a      	ldr	r3, [pc, #232]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d7e:	607b      	str	r3, [r7, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	603b      	str	r3, [r7, #0]
 8001d86:	4b36      	ldr	r3, [pc, #216]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	4a35      	ldr	r2, [pc, #212]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d8c:	f043 0308 	orr.w	r3, r3, #8
 8001d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d92:	4b33      	ldr	r3, [pc, #204]	@ (8001e60 <MX_GPIO_Init+0x19c>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	603b      	str	r3, [r7, #0]
 8001d9c:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001da4:	482f      	ldr	r0, [pc, #188]	@ (8001e64 <MX_GPIO_Init+0x1a0>)
 8001da6:	f001 fe4b 	bl	8003a40 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOG, CS_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2141      	movs	r1, #65	@ 0x41
 8001dae:	482e      	ldr	r0, [pc, #184]	@ (8001e68 <MX_GPIO_Init+0x1a4>)
 8001db0:	f001 fe46 	bl	8003a40 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, RESET_Pin|DC_RS_Pin, GPIO_PIN_RESET);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2103      	movs	r1, #3
 8001db8:	482c      	ldr	r0, [pc, #176]	@ (8001e6c <MX_GPIO_Init+0x1a8>)
 8001dba:	f001 fe41 	bl	8003a40 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : USER_Btn_Pin */
	  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001dbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dc2:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dc4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001dc8:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	627b      	str	r3, [r7, #36]	@ 0x24
	  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001dce:	f107 031c 	add.w	r3, r7, #28
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4826      	ldr	r0, [pc, #152]	@ (8001e70 <MX_GPIO_Init+0x1ac>)
 8001dd6:	f001 fc87 	bl	80036e8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001dda:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001dde:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de0:	2301      	movs	r3, #1
 8001de2:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de8:	2300      	movs	r3, #0
 8001dea:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	4619      	mov	r1, r3
 8001df2:	481c      	ldr	r0, [pc, #112]	@ (8001e64 <MX_GPIO_Init+0x1a0>)
 8001df4:	f001 fc78 	bl	80036e8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : CS_Pin USB_PowerSwitchOn_Pin */
	  GPIO_InitStruct.Pin = CS_Pin|USB_PowerSwitchOn_Pin;
 8001df8:	2341      	movs	r3, #65	@ 0x41
 8001dfa:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4816      	ldr	r0, [pc, #88]	@ (8001e68 <MX_GPIO_Init+0x1a4>)
 8001e10:	f001 fc6a 	bl	80036e8 <HAL_GPIO_Init>

	  /*Configure GPIO pin : USB_OverCurrent_Pin */
	  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
	  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e20:	f107 031c 	add.w	r3, r7, #28
 8001e24:	4619      	mov	r1, r3
 8001e26:	4810      	ldr	r0, [pc, #64]	@ (8001e68 <MX_GPIO_Init+0x1a4>)
 8001e28:	f001 fc5e 	bl	80036e8 <HAL_GPIO_Init>

	  /*Configure GPIO pins : RESET_Pin DC_RS_Pin */
	  GPIO_InitStruct.Pin = RESET_Pin|DC_RS_Pin;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e30:	2301      	movs	r3, #1
 8001e32:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e3c:	f107 031c 	add.w	r3, r7, #28
 8001e40:	4619      	mov	r1, r3
 8001e42:	480a      	ldr	r0, [pc, #40]	@ (8001e6c <MX_GPIO_Init+0x1a8>)
 8001e44:	f001 fc50 	bl	80036e8 <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2105      	movs	r1, #5
 8001e4c:	2028      	movs	r0, #40	@ 0x28
 8001e4e:	f001 f8c4 	bl	8002fda <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e52:	2028      	movs	r0, #40	@ 0x28
 8001e54:	f001 f8dd 	bl	8003012 <HAL_NVIC_EnableIRQ>

	  /* USER CODE BEGIN MX_GPIO_Init_2 */
	  /* USER CODE END MX_GPIO_Init_2 */
	}
 8001e58:	bf00      	nop
 8001e5a:	3730      	adds	r7, #48	@ 0x30
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40020400 	.word	0x40020400
 8001e68:	40021800 	.word	0x40021800
 8001e6c:	40020c00 	.word	0x40020c00
 8001e70:	40020800 	.word	0x40020800

08001e74 <Error_Handler>:
	/**
	  * @brief  This function is executed in case of error occurrence.
	  * @retval None
	  */
	void Error_Handler(void)
	{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e78:	b672      	cpsid	i
}
 8001e7a:	bf00      	nop
	  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <Error_Handler+0x8>

08001e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <HAL_MspInit+0x54>)
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8e:	4a11      	ldr	r2, [pc, #68]	@ (8001ed4 <HAL_MspInit+0x54>)
 8001e90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_MspInit+0x54>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <HAL_MspInit+0x54>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed4 <HAL_MspInit+0x54>)
 8001eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <HAL_MspInit+0x54>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	210f      	movs	r1, #15
 8001ec2:	f06f 0001 	mvn.w	r0, #1
 8001ec6:	f001 f888 	bl	8002fda <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800

08001ed8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08e      	sub	sp, #56	@ 0x38
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a55      	ldr	r2, [pc, #340]	@ (800204c <HAL_ETH_MspInit+0x174>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	f040 80a4 	bne.w	8002044 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001efc:	2300      	movs	r3, #0
 8001efe:	623b      	str	r3, [r7, #32]
 8001f00:	4b53      	ldr	r3, [pc, #332]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	4a52      	ldr	r2, [pc, #328]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0c:	4b50      	ldr	r3, [pc, #320]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f14:	623b      	str	r3, [r7, #32]
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	61fb      	str	r3, [r7, #28]
 8001f1c:	4b4c      	ldr	r3, [pc, #304]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f20:	4a4b      	ldr	r2, [pc, #300]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f28:	4b49      	ldr	r3, [pc, #292]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	2300      	movs	r3, #0
 8001f36:	61bb      	str	r3, [r7, #24]
 8001f38:	4b45      	ldr	r3, [pc, #276]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3c:	4a44      	ldr	r2, [pc, #272]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f3e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f44:	4b42      	ldr	r3, [pc, #264]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f4c:	61bb      	str	r3, [r7, #24]
 8001f4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	4b3e      	ldr	r3, [pc, #248]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f58:	4a3d      	ldr	r2, [pc, #244]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f5a:	f043 0304 	orr.w	r3, r3, #4
 8001f5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f60:	4b3b      	ldr	r3, [pc, #236]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	4b37      	ldr	r3, [pc, #220]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f74:	4a36      	ldr	r2, [pc, #216]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7c:	4b34      	ldr	r3, [pc, #208]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	4b30      	ldr	r3, [pc, #192]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f90:	4a2f      	ldr	r2, [pc, #188]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f92:	f043 0302 	orr.w	r3, r3, #2
 8001f96:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f98:	4b2d      	ldr	r3, [pc, #180]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	4b29      	ldr	r3, [pc, #164]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fac:	4a28      	ldr	r2, [pc, #160]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001fae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb4:	4b26      	ldr	r3, [pc, #152]	@ (8002050 <HAL_ETH_MspInit+0x178>)
 8001fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001fc0:	2332      	movs	r3, #50	@ 0x32
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001fd0:	230b      	movs	r3, #11
 8001fd2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fd8:	4619      	mov	r1, r3
 8001fda:	481e      	ldr	r0, [pc, #120]	@ (8002054 <HAL_ETH_MspInit+0x17c>)
 8001fdc:	f001 fb84 	bl	80036e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001fe0:	2386      	movs	r3, #134	@ 0x86
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fec:	2303      	movs	r3, #3
 8001fee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ff0:	230b      	movs	r3, #11
 8001ff2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4817      	ldr	r0, [pc, #92]	@ (8002058 <HAL_ETH_MspInit+0x180>)
 8001ffc:	f001 fb74 	bl	80036e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002000:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002004:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002012:	230b      	movs	r3, #11
 8002014:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002016:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800201a:	4619      	mov	r1, r3
 800201c:	480f      	ldr	r0, [pc, #60]	@ (800205c <HAL_ETH_MspInit+0x184>)
 800201e:	f001 fb63 	bl	80036e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002022:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002030:	2303      	movs	r3, #3
 8002032:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002034:	230b      	movs	r3, #11
 8002036:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002038:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800203c:	4619      	mov	r1, r3
 800203e:	4808      	ldr	r0, [pc, #32]	@ (8002060 <HAL_ETH_MspInit+0x188>)
 8002040:	f001 fb52 	bl	80036e8 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002044:	bf00      	nop
 8002046:	3738      	adds	r7, #56	@ 0x38
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40028000 	.word	0x40028000
 8002050:	40023800 	.word	0x40023800
 8002054:	40020800 	.word	0x40020800
 8002058:	40020000 	.word	0x40020000
 800205c:	40020400 	.word	0x40020400
 8002060:	40021800 	.word	0x40021800

08002064 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a19      	ldr	r2, [pc, #100]	@ (80020e8 <HAL_SPI_MspInit+0x84>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d12c      	bne.n	80020e0 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	4a17      	ldr	r2, [pc, #92]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 8002090:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002094:	6453      	str	r3, [r2, #68]	@ 0x44
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	4a10      	ldr	r2, [pc, #64]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 80020ac:	f043 0320 	orr.w	r3, r3, #32
 80020b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b2:	4b0e      	ldr	r3, [pc, #56]	@ (80020ec <HAL_SPI_MspInit+0x88>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	f003 0320 	and.w	r3, r3, #32
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80020be:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80020c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c4:	2302      	movs	r3, #2
 80020c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020cc:	2303      	movs	r3, #3
 80020ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80020d0:	2305      	movs	r3, #5
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	4619      	mov	r1, r3
 80020da:	4805      	ldr	r0, [pc, #20]	@ (80020f0 <HAL_SPI_MspInit+0x8c>)
 80020dc:	f001 fb04 	bl	80036e8 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80020e0:	bf00      	nop
 80020e2:	3728      	adds	r7, #40	@ 0x28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40015000 	.word	0x40015000
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40021400 	.word	0x40021400

080020f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08a      	sub	sp, #40	@ 0x28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a19      	ldr	r2, [pc, #100]	@ (8002178 <HAL_UART_MspInit+0x84>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d12c      	bne.n	8002170 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	613b      	str	r3, [r7, #16]
 800211a:	4b18      	ldr	r3, [pc, #96]	@ (800217c <HAL_UART_MspInit+0x88>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	4a17      	ldr	r2, [pc, #92]	@ (800217c <HAL_UART_MspInit+0x88>)
 8002120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002124:	6413      	str	r3, [r2, #64]	@ 0x40
 8002126:	4b15      	ldr	r3, [pc, #84]	@ (800217c <HAL_UART_MspInit+0x88>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	4b11      	ldr	r3, [pc, #68]	@ (800217c <HAL_UART_MspInit+0x88>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	4a10      	ldr	r2, [pc, #64]	@ (800217c <HAL_UART_MspInit+0x88>)
 800213c:	f043 0308 	orr.w	r3, r3, #8
 8002140:	6313      	str	r3, [r2, #48]	@ 0x30
 8002142:	4b0e      	ldr	r3, [pc, #56]	@ (800217c <HAL_UART_MspInit+0x88>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800214e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002154:	2302      	movs	r3, #2
 8002156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215c:	2303      	movs	r3, #3
 800215e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002160:	2307      	movs	r3, #7
 8002162:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	4619      	mov	r1, r3
 800216a:	4805      	ldr	r0, [pc, #20]	@ (8002180 <HAL_UART_MspInit+0x8c>)
 800216c:	f001 fabc 	bl	80036e8 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002170:	bf00      	nop
 8002172:	3728      	adds	r7, #40	@ 0x28
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40004800 	.word	0x40004800
 800217c:	40023800 	.word	0x40023800
 8002180:	40020c00 	.word	0x40020c00

08002184 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08a      	sub	sp, #40	@ 0x28
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]
 800219a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021a4:	d13f      	bne.n	8002226 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a20      	ldr	r2, [pc, #128]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	613b      	str	r3, [r7, #16]
 80021c0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80021c2:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80021c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d0:	2303      	movs	r3, #3
 80021d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021d4:	230a      	movs	r3, #10
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d8:	f107 0314 	add.w	r3, r7, #20
 80021dc:	4619      	mov	r1, r3
 80021de:	4815      	ldr	r0, [pc, #84]	@ (8002234 <HAL_PCD_MspInit+0xb0>)
 80021e0:	f001 fa82 	bl	80036e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80021e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	4619      	mov	r1, r3
 80021f8:	480e      	ldr	r0, [pc, #56]	@ (8002234 <HAL_PCD_MspInit+0xb0>)
 80021fa:	f001 fa75 	bl	80036e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 8002200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002202:	4a0b      	ldr	r2, [pc, #44]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 8002204:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002208:	6353      	str	r3, [r2, #52]	@ 0x34
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	4b08      	ldr	r3, [pc, #32]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	4a07      	ldr	r2, [pc, #28]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 8002214:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002218:	6453      	str	r3, [r2, #68]	@ 0x44
 800221a:	4b05      	ldr	r3, [pc, #20]	@ (8002230 <HAL_PCD_MspInit+0xac>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002226:	bf00      	nop
 8002228:	3728      	adds	r7, #40	@ 0x28
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800
 8002234:	40020000 	.word	0x40020000

08002238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <NMI_Handler+0x4>

08002240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <HardFault_Handler+0x4>

08002248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <MemManage_Handler+0x4>

08002250 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <BusFault_Handler+0x4>

08002258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <UsageFault_Handler+0x4>

08002260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002272:	f000 fd93 	bl	8002d9c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002276:	f004 fe9d 	bl	8006fb4 <xTaskGetSchedulerState>
 800227a:	4603      	mov	r3, r0
 800227c:	2b01      	cmp	r3, #1
 800227e:	d001      	beq.n	8002284 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002280:	f005 fc92 	bl	8007ba8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}

08002288 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 800228c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002290:	f001 fbf0 	bl	8003a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	bd80      	pop	{r7, pc}

08002298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022a0:	4a14      	ldr	r2, [pc, #80]	@ (80022f4 <_sbrk+0x5c>)
 80022a2:	4b15      	ldr	r3, [pc, #84]	@ (80022f8 <_sbrk+0x60>)
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022ac:	4b13      	ldr	r3, [pc, #76]	@ (80022fc <_sbrk+0x64>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <_sbrk+0x64>)
 80022b6:	4a12      	ldr	r2, [pc, #72]	@ (8002300 <_sbrk+0x68>)
 80022b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ba:	4b10      	ldr	r3, [pc, #64]	@ (80022fc <_sbrk+0x64>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4413      	add	r3, r2
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d207      	bcs.n	80022d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022c8:	f005 ff18 	bl	80080fc <__errno>
 80022cc:	4603      	mov	r3, r0
 80022ce:	220c      	movs	r2, #12
 80022d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022d2:	f04f 33ff 	mov.w	r3, #4294967295
 80022d6:	e009      	b.n	80022ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022d8:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022de:	4b07      	ldr	r3, [pc, #28]	@ (80022fc <_sbrk+0x64>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	4a05      	ldr	r2, [pc, #20]	@ (80022fc <_sbrk+0x64>)
 80022e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ea:	68fb      	ldr	r3, [r7, #12]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20030000 	.word	0x20030000
 80022f8:	00000400 	.word	0x00000400
 80022fc:	20000848 	.word	0x20000848
 8002300:	20005b00 	.word	0x20005b00

08002304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <SystemInit+0x20>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230e:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <SystemInit+0x20>)
 8002310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <UI_Init>:
static void Generate_ADSR_Samples(void);
static void Generate_Sine_Samples(void);
static void draw_main_dashboard(void);
static void draw_dual_graph(uint8_t force_clear);

void UI_Init(void) {
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af02      	add	r7, sp, #8
    // 1.  
    Generate_ADSR_Samples();
 800232e:	f000 f8bb 	bl	80024a8 <Generate_ADSR_Samples>
    Generate_Sine_Samples();
 8002332:	f000 f855 	bl	80023e0 <Generate_Sine_Samples>

    // 2.    
    HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_RESET);
 8002336:	2200      	movs	r2, #0
 8002338:	2101      	movs	r1, #1
 800233a:	4821      	ldr	r0, [pc, #132]	@ (80023c0 <UI_Init+0x98>)
 800233c:	f001 fb80 	bl	8003a40 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8002340:	2064      	movs	r0, #100	@ 0x64
 8002342:	f000 fd4b 	bl	8002ddc <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
 8002346:	2201      	movs	r2, #1
 8002348:	2101      	movs	r1, #1
 800234a:	481d      	ldr	r0, [pc, #116]	@ (80023c0 <UI_Init+0x98>)
 800234c:	f001 fb78 	bl	8003a40 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8002350:	2064      	movs	r0, #100	@ 0x64
 8002352:	f000 fd43 	bl	8002ddc <HAL_Delay>

    ILI9341_Init();
 8002356:	f7ff f81d 	bl	8001394 <ILI9341_Init>
    ILI9341_Fill_Screen(BLACK);
 800235a:	2000      	movs	r0, #0
 800235c:	f7ff f9c4 	bl	80016e8 <ILI9341_Fill_Screen>

    // 3.    
    lcdQueueHandle = xQueueCreate(5, sizeof(uint32_t));
 8002360:	2200      	movs	r2, #0
 8002362:	2104      	movs	r1, #4
 8002364:	2005      	movs	r0, #5
 8002366:	f003 fbac 	bl	8005ac2 <xQueueGenericCreate>
 800236a:	4603      	mov	r3, r0
 800236c:	4a15      	ldr	r2, [pc, #84]	@ (80023c4 <UI_Init+0x9c>)
 800236e:	6013      	str	r3, [r2, #0]
    if(lcdQueueHandle == NULL) {
 8002370:	4b14      	ldr	r3, [pc, #80]	@ (80023c4 <UI_Init+0x9c>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d101      	bne.n	800237c <UI_Init+0x54>
        Error_Handler();
 8002378:	f7ff fd7c 	bl	8001e74 <Error_Handler>
    }
    xQueueReset(lcdQueueHandle); //     
 800237c:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <UI_Init+0x9c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2100      	movs	r1, #0
 8002382:	4618      	mov	r0, r3
 8002384:	f003 fab6 	bl	80058f4 <xQueueGenericReset>

    // 4. [ ]   
    //   MAIN_DASH EXTI    if .
    currentLcdState = LCD_STATE_MAIN_DASH;
 8002388:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <UI_Init+0xa0>)
 800238a:	2201      	movs	r2, #1
 800238c:	701a      	strb	r2, [r3, #0]
    selected_adsr_idx = 0;
 800238e:	4b0f      	ldr	r3, [pc, #60]	@ (80023cc <UI_Init+0xa4>)
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]

    // 5. Task 
    BaseType_t result = xTaskCreate(
 8002394:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <UI_Init+0xa8>)
 8002396:	9301      	str	r3, [sp, #4]
 8002398:	2302      	movs	r3, #2
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	2300      	movs	r3, #0
 800239e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023a2:	490c      	ldr	r1, [pc, #48]	@ (80023d4 <UI_Init+0xac>)
 80023a4:	480c      	ldr	r0, [pc, #48]	@ (80023d8 <UI_Init+0xb0>)
 80023a6:	f004 f83b 	bl	8006420 <xTaskCreate>
 80023aa:	6078      	str	r0, [r7, #4]
        NULL,
        tskIDLE_PRIORITY + 2,
        &lcdTaskHandle
    );

    if(result != pdPASS) {
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d001      	beq.n	80023b6 <UI_Init+0x8e>
        Error_Handler();
 80023b2:	f7ff fd5f 	bl	8001e74 <Error_Handler>
    }
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40020c00 	.word	0x40020c00
 80023c4:	20000850 	.word	0x20000850
 80023c8:	20000854 	.word	0x20000854
 80023cc:	20000855 	.word	0x20000855
 80023d0:	2000084c 	.word	0x2000084c
 80023d4:	08009a64 	.word	0x08009a64
 80023d8:	08002b29 	.word	0x08002b29
 80023dc:	00000000 	.word	0x00000000

080023e0 <Generate_Sine_Samples>:

static void Generate_Sine_Samples(void) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
    for (int i = 0; i < 1024; i++) {
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	e043      	b.n	8002474 <Generate_Sine_Samples+0x94>
        sin_samples[i] = (uint8_t)(127 + 100 * sin(2.0 * M_PI * i / 1024.0 * 5.0));
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7fe f8a1 	bl	8000534 <__aeabi_i2d>
 80023f2:	a32b      	add	r3, pc, #172	@ (adr r3, 80024a0 <Generate_Sine_Samples+0xc0>)
 80023f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f8:	f7fe f906 	bl	8000608 <__aeabi_dmul>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	4610      	mov	r0, r2
 8002402:	4619      	mov	r1, r3
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	4b21      	ldr	r3, [pc, #132]	@ (8002490 <Generate_Sine_Samples+0xb0>)
 800240a:	f7fe fa27 	bl	800085c <__aeabi_ddiv>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4610      	mov	r0, r2
 8002414:	4619      	mov	r1, r3
 8002416:	f04f 0200 	mov.w	r2, #0
 800241a:	4b1e      	ldr	r3, [pc, #120]	@ (8002494 <Generate_Sine_Samples+0xb4>)
 800241c:	f7fe f8f4 	bl	8000608 <__aeabi_dmul>
 8002420:	4602      	mov	r2, r0
 8002422:	460b      	mov	r3, r1
 8002424:	ec43 2b17 	vmov	d7, r2, r3
 8002428:	eeb0 0a47 	vmov.f32	s0, s14
 800242c:	eef0 0a67 	vmov.f32	s1, s15
 8002430:	f006 fada 	bl	80089e8 <sin>
 8002434:	ec51 0b10 	vmov	r0, r1, d0
 8002438:	f04f 0200 	mov.w	r2, #0
 800243c:	4b16      	ldr	r3, [pc, #88]	@ (8002498 <Generate_Sine_Samples+0xb8>)
 800243e:	f7fe f8e3 	bl	8000608 <__aeabi_dmul>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4610      	mov	r0, r2
 8002448:	4619      	mov	r1, r3
 800244a:	a30f      	add	r3, pc, #60	@ (adr r3, 8002488 <Generate_Sine_Samples+0xa8>)
 800244c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002450:	f7fd ff24 	bl	800029c <__adddf3>
 8002454:	4602      	mov	r2, r0
 8002456:	460b      	mov	r3, r1
 8002458:	4610      	mov	r0, r2
 800245a:	4619      	mov	r1, r3
 800245c:	f7fe fb96 	bl	8000b8c <__aeabi_d2uiz>
 8002460:	4603      	mov	r3, r0
 8002462:	b2d9      	uxtb	r1, r3
 8002464:	4a0d      	ldr	r2, [pc, #52]	@ (800249c <Generate_Sine_Samples+0xbc>)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	460a      	mov	r2, r1
 800246c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 1024; i++) {
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3301      	adds	r3, #1
 8002472:	607b      	str	r3, [r7, #4]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800247a:	dbb7      	blt.n	80023ec <Generate_Sine_Samples+0xc>
    }
}
 800247c:	bf00      	nop
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	00000000 	.word	0x00000000
 800248c:	405fc000 	.word	0x405fc000
 8002490:	40900000 	.word	0x40900000
 8002494:	40140000 	.word	0x40140000
 8002498:	40590000 	.word	0x40590000
 800249c:	20000c58 	.word	0x20000c58
 80024a0:	54442d18 	.word	0x54442d18
 80024a4:	401921fb 	.word	0x401921fb

080024a8 <Generate_ADSR_Samples>:

static void Generate_ADSR_Samples(void) {
 80024a8:	b480      	push	{r7}
 80024aa:	b089      	sub	sp, #36	@ 0x24
 80024ac:	af00      	add	r7, sp, #0
	uint16_t attack_len  = 100; //    (0~1024)
 80024ae:	2364      	movs	r3, #100	@ 0x64
 80024b0:	817b      	strh	r3, [r7, #10]
	uint16_t decay_len   = 200; //     
 80024b2:	23c8      	movs	r3, #200	@ 0xc8
 80024b4:	813b      	strh	r3, [r7, #8]
	uint16_t sustain_len = 400; //  
 80024b6:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80024ba:	80fb      	strh	r3, [r7, #6]
	uint16_t release_len = 324; //      ( 1024 )
 80024bc:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 80024c0:	80bb      	strh	r3, [r7, #4]

	uint8_t peak_level    = 240; // Attack   (0~255)
 80024c2:	23f0      	movs	r3, #240	@ 0xf0
 80024c4:	70fb      	strb	r3, [r7, #3]
	uint8_t sustain_level = 120; // Sustain   (0~peak_level)
 80024c6:	2378      	movs	r3, #120	@ 0x78
 80024c8:	70bb      	strb	r3, [r7, #2]
	uint8_t base_level    = 30;  //  
 80024ca:	231e      	movs	r3, #30
 80024cc:	707b      	strb	r3, [r7, #1]
    uint16_t idx = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	83fb      	strh	r3, [r7, #30]

    for (int i = 0; i < attack_len && idx < 1024; i++, idx++) adsr_samples[idx] = base_level + (peak_level - base_level) * i / attack_len;
 80024d2:	2300      	movs	r3, #0
 80024d4:	61bb      	str	r3, [r7, #24]
 80024d6:	e015      	b.n	8002504 <Generate_ADSR_Samples+0x5c>
 80024d8:	78fa      	ldrb	r2, [r7, #3]
 80024da:	787b      	ldrb	r3, [r7, #1]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	fb03 f202 	mul.w	r2, r3, r2
 80024e4:	897b      	ldrh	r3, [r7, #10]
 80024e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80024ea:	b2d9      	uxtb	r1, r3
 80024ec:	8bfb      	ldrh	r3, [r7, #30]
 80024ee:	787a      	ldrb	r2, [r7, #1]
 80024f0:	440a      	add	r2, r1
 80024f2:	b2d1      	uxtb	r1, r2
 80024f4:	4a3c      	ldr	r2, [pc, #240]	@ (80025e8 <Generate_ADSR_Samples+0x140>)
 80024f6:	54d1      	strb	r1, [r2, r3]
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	3301      	adds	r3, #1
 80024fc:	61bb      	str	r3, [r7, #24]
 80024fe:	8bfb      	ldrh	r3, [r7, #30]
 8002500:	3301      	adds	r3, #1
 8002502:	83fb      	strh	r3, [r7, #30]
 8002504:	897b      	ldrh	r3, [r7, #10]
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	429a      	cmp	r2, r3
 800250a:	da03      	bge.n	8002514 <Generate_ADSR_Samples+0x6c>
 800250c:	8bfb      	ldrh	r3, [r7, #30]
 800250e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002512:	d3e1      	bcc.n	80024d8 <Generate_ADSR_Samples+0x30>
    for (int i = 0; i < decay_len && idx < 1024; i++, idx++) adsr_samples[idx] = peak_level - (peak_level - sustain_level) * i / decay_len;
 8002514:	2300      	movs	r3, #0
 8002516:	617b      	str	r3, [r7, #20]
 8002518:	e015      	b.n	8002546 <Generate_ADSR_Samples+0x9e>
 800251a:	78fa      	ldrb	r2, [r7, #3]
 800251c:	78bb      	ldrb	r3, [r7, #2]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	697a      	ldr	r2, [r7, #20]
 8002522:	fb03 f202 	mul.w	r2, r3, r2
 8002526:	893b      	ldrh	r3, [r7, #8]
 8002528:	fb92 f3f3 	sdiv	r3, r2, r3
 800252c:	b2da      	uxtb	r2, r3
 800252e:	8bfb      	ldrh	r3, [r7, #30]
 8002530:	78f9      	ldrb	r1, [r7, #3]
 8002532:	1a8a      	subs	r2, r1, r2
 8002534:	b2d1      	uxtb	r1, r2
 8002536:	4a2c      	ldr	r2, [pc, #176]	@ (80025e8 <Generate_ADSR_Samples+0x140>)
 8002538:	54d1      	strb	r1, [r2, r3]
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	3301      	adds	r3, #1
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	8bfb      	ldrh	r3, [r7, #30]
 8002542:	3301      	adds	r3, #1
 8002544:	83fb      	strh	r3, [r7, #30]
 8002546:	893b      	ldrh	r3, [r7, #8]
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	429a      	cmp	r2, r3
 800254c:	da03      	bge.n	8002556 <Generate_ADSR_Samples+0xae>
 800254e:	8bfb      	ldrh	r3, [r7, #30]
 8002550:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002554:	d3e1      	bcc.n	800251a <Generate_ADSR_Samples+0x72>
    for (int i = 0; i < sustain_len && idx < 1024; i++, idx++) adsr_samples[idx] = sustain_level;
 8002556:	2300      	movs	r3, #0
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	e009      	b.n	8002570 <Generate_ADSR_Samples+0xc8>
 800255c:	8bfb      	ldrh	r3, [r7, #30]
 800255e:	4922      	ldr	r1, [pc, #136]	@ (80025e8 <Generate_ADSR_Samples+0x140>)
 8002560:	78ba      	ldrb	r2, [r7, #2]
 8002562:	54ca      	strb	r2, [r1, r3]
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	3301      	adds	r3, #1
 8002568:	613b      	str	r3, [r7, #16]
 800256a:	8bfb      	ldrh	r3, [r7, #30]
 800256c:	3301      	adds	r3, #1
 800256e:	83fb      	strh	r3, [r7, #30]
 8002570:	88fb      	ldrh	r3, [r7, #6]
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	429a      	cmp	r2, r3
 8002576:	da03      	bge.n	8002580 <Generate_ADSR_Samples+0xd8>
 8002578:	8bfb      	ldrh	r3, [r7, #30]
 800257a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800257e:	d3ed      	bcc.n	800255c <Generate_ADSR_Samples+0xb4>
    for (int i = 0; i < release_len && idx < 1024; i++, idx++) adsr_samples[idx] = sustain_level - (sustain_level - base_level) * i / release_len;
 8002580:	2300      	movs	r3, #0
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	e015      	b.n	80025b2 <Generate_ADSR_Samples+0x10a>
 8002586:	78ba      	ldrb	r2, [r7, #2]
 8002588:	787b      	ldrb	r3, [r7, #1]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	fb03 f202 	mul.w	r2, r3, r2
 8002592:	88bb      	ldrh	r3, [r7, #4]
 8002594:	fb92 f3f3 	sdiv	r3, r2, r3
 8002598:	b2da      	uxtb	r2, r3
 800259a:	8bfb      	ldrh	r3, [r7, #30]
 800259c:	78b9      	ldrb	r1, [r7, #2]
 800259e:	1a8a      	subs	r2, r1, r2
 80025a0:	b2d1      	uxtb	r1, r2
 80025a2:	4a11      	ldr	r2, [pc, #68]	@ (80025e8 <Generate_ADSR_Samples+0x140>)
 80025a4:	54d1      	strb	r1, [r2, r3]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	3301      	adds	r3, #1
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	8bfb      	ldrh	r3, [r7, #30]
 80025ae:	3301      	adds	r3, #1
 80025b0:	83fb      	strh	r3, [r7, #30]
 80025b2:	88bb      	ldrh	r3, [r7, #4]
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	da0b      	bge.n	80025d2 <Generate_ADSR_Samples+0x12a>
 80025ba:	8bfb      	ldrh	r3, [r7, #30]
 80025bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c0:	d3e1      	bcc.n	8002586 <Generate_ADSR_Samples+0xde>
    while(idx < 1024) adsr_samples[idx++] = base_level;
 80025c2:	e006      	b.n	80025d2 <Generate_ADSR_Samples+0x12a>
 80025c4:	8bfb      	ldrh	r3, [r7, #30]
 80025c6:	1c5a      	adds	r2, r3, #1
 80025c8:	83fa      	strh	r2, [r7, #30]
 80025ca:	4619      	mov	r1, r3
 80025cc:	4a06      	ldr	r2, [pc, #24]	@ (80025e8 <Generate_ADSR_Samples+0x140>)
 80025ce:	787b      	ldrb	r3, [r7, #1]
 80025d0:	5453      	strb	r3, [r2, r1]
 80025d2:	8bfb      	ldrh	r3, [r7, #30]
 80025d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025d8:	d3f4      	bcc.n	80025c4 <Generate_ADSR_Samples+0x11c>
}
 80025da:	bf00      	nop
 80025dc:	bf00      	nop
 80025de:	3724      	adds	r7, #36	@ 0x24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	20000858 	.word	0x20000858

080025ec <draw_main_dashboard>:

static void draw_main_dashboard(void) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af02      	add	r7, sp, #8
    ILI9341_Fill_Screen(BLACK);
 80025f2:	2000      	movs	r0, #0
 80025f4:	f7ff f878 	bl	80016e8 <ILI9341_Fill_Screen>
    vTaskDelay(pdMS_TO_TICKS(10));
 80025f8:	200a      	movs	r0, #10
 80025fa:	f004 f857 	bl	80066ac <vTaskDelay>

    ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, GREEN);
 80025fe:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	231e      	movs	r3, #30
 8002606:	22f0      	movs	r2, #240	@ 0xf0
 8002608:	2100      	movs	r1, #0
 800260a:	2000      	movs	r0, #0
 800260c:	f7fe fc74 	bl	8000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("SYSTEM READY", 48, 10, BLACK, 2, GREEN);
 8002610:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002614:	9301      	str	r3, [sp, #4]
 8002616:	2302      	movs	r3, #2
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	2300      	movs	r3, #0
 800261c:	220a      	movs	r2, #10
 800261e:	2130      	movs	r1, #48	@ 0x30
 8002620:	481c      	ldr	r0, [pc, #112]	@ (8002694 <draw_main_dashboard+0xa8>)
 8002622:	f7fe fd61 	bl	80010e8 <ILI9341_Draw_Text>

    ILI9341_Draw_Text("Welcome to", 60, 60, WHITE, 2, BLACK);
 8002626:	2300      	movs	r3, #0
 8002628:	9301      	str	r3, [sp, #4]
 800262a:	2302      	movs	r3, #2
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002632:	223c      	movs	r2, #60	@ 0x3c
 8002634:	213c      	movs	r1, #60	@ 0x3c
 8002636:	4818      	ldr	r0, [pc, #96]	@ (8002698 <draw_main_dashboard+0xac>)
 8002638:	f7fe fd56 	bl	80010e8 <ILI9341_Draw_Text>

    ILI9341_Draw_Text("SYNTH RTOS", 30, 90, YELLOW, 3, BLACK);
 800263c:	2300      	movs	r3, #0
 800263e:	9301      	str	r3, [sp, #4]
 8002640:	2303      	movs	r3, #3
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8002648:	225a      	movs	r2, #90	@ 0x5a
 800264a:	211e      	movs	r1, #30
 800264c:	4813      	ldr	r0, [pc, #76]	@ (800269c <draw_main_dashboard+0xb0>)
 800264e:	f7fe fd4b 	bl	80010e8 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("BLACKPILL", 39, 130, CYAN, 3, BLACK);
 8002652:	2300      	movs	r3, #0
 8002654:	9301      	str	r3, [sp, #4]
 8002656:	2303      	movs	r3, #3
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800265e:	2282      	movs	r2, #130	@ 0x82
 8002660:	2127      	movs	r1, #39	@ 0x27
 8002662:	480f      	ldr	r0, [pc, #60]	@ (80026a0 <draw_main_dashboard+0xb4>)
 8002664:	f7fe fd40 	bl	80010e8 <ILI9341_Draw_Text>

    ILI9341_Draw_Horizontal_Line(20, 180, 200, WHITE);
 8002668:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800266c:	22c8      	movs	r2, #200	@ 0xc8
 800266e:	21b4      	movs	r1, #180	@ 0xb4
 8002670:	2014      	movs	r0, #20
 8002672:	f7ff f985 	bl	8001980 <ILI9341_Draw_Horizontal_Line>
    ILI9341_Draw_Text("Press Button", 84, 195, LIGHTGREY, 1, BLACK);
 8002676:	2300      	movs	r3, #0
 8002678:	9301      	str	r3, [sp, #4]
 800267a:	2301      	movs	r3, #1
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8002682:	22c3      	movs	r2, #195	@ 0xc3
 8002684:	2154      	movs	r1, #84	@ 0x54
 8002686:	4807      	ldr	r0, [pc, #28]	@ (80026a4 <draw_main_dashboard+0xb8>)
 8002688:	f7fe fd2e 	bl	80010e8 <ILI9341_Draw_Text>
}
 800268c:	bf00      	nop
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	08009a6c 	.word	0x08009a6c
 8002698:	08009a7c 	.word	0x08009a7c
 800269c:	08009a88 	.word	0x08009a88
 80026a0:	08009a94 	.word	0x08009a94
 80026a4:	08009aa0 	.word	0x08009aa0

080026a8 <draw_dual_graph>:

static void draw_dual_graph(uint8_t force_clear) {
 80026a8:	b5b0      	push	{r4, r5, r7, lr}
 80026aa:	b09c      	sub	sp, #112	@ 0x70
 80026ac:	af02      	add	r7, sp, #8
 80026ae:	4603      	mov	r3, r0
 80026b0:	71fb      	strb	r3, [r7, #7]
    static int current_note_idx = 0;
    static int current_octave = 2;
    static int last_idx_for_note = -1; //    

    // [2] (selected_adsr_idx)    
    if (selected_adsr_idx != last_idx_for_note) {
 80026b2:	4bb7      	ldr	r3, [pc, #732]	@ (8002990 <draw_dual_graph+0x2e8>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	4bb6      	ldr	r3, [pc, #728]	@ (8002994 <draw_dual_graph+0x2ec>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d019      	beq.n	80026f4 <draw_dual_graph+0x4c>
        current_note_idx++;
 80026c0:	4bb5      	ldr	r3, [pc, #724]	@ (8002998 <draw_dual_graph+0x2f0>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3301      	adds	r3, #1
 80026c6:	4ab4      	ldr	r2, [pc, #720]	@ (8002998 <draw_dual_graph+0x2f0>)
 80026c8:	6013      	str	r3, [r2, #0]
        if (current_note_idx > 6) {
 80026ca:	4bb3      	ldr	r3, [pc, #716]	@ (8002998 <draw_dual_graph+0x2f0>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	dd0b      	ble.n	80026ea <draw_dual_graph+0x42>
            current_note_idx = 0;
 80026d2:	4bb1      	ldr	r3, [pc, #708]	@ (8002998 <draw_dual_graph+0x2f0>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
            current_octave = (current_octave == 2) ? 3 : 2; // 2 <-> 3 
 80026d8:	4bb0      	ldr	r3, [pc, #704]	@ (800299c <draw_dual_graph+0x2f4>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d101      	bne.n	80026e4 <draw_dual_graph+0x3c>
 80026e0:	2303      	movs	r3, #3
 80026e2:	e000      	b.n	80026e6 <draw_dual_graph+0x3e>
 80026e4:	2302      	movs	r3, #2
 80026e6:	4aad      	ldr	r2, [pc, #692]	@ (800299c <draw_dual_graph+0x2f4>)
 80026e8:	6013      	str	r3, [r2, #0]
        }
        last_idx_for_note = selected_adsr_idx;
 80026ea:	4ba9      	ldr	r3, [pc, #676]	@ (8002990 <draw_dual_graph+0x2e8>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	461a      	mov	r2, r3
 80026f0:	4ba8      	ldr	r3, [pc, #672]	@ (8002994 <draw_dual_graph+0x2ec>)
 80026f2:	601a      	str	r2, [r3, #0]
    }

    if (force_clear) {
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f000 808f 	beq.w	800281a <draw_dual_graph+0x172>
        ILI9341_Fill_Screen(BLACK);
 80026fc:	2000      	movs	r0, #0
 80026fe:	f7fe fff3 	bl	80016e8 <ILI9341_Fill_Screen>
        vTaskDelay(pdMS_TO_TICKS(5));
 8002702:	2005      	movs	r0, #5
 8002704:	f003 ffd2 	bl	80066ac <vTaskDelay>

        // [] ADSR   
        ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, CYAN);
 8002708:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	231e      	movs	r3, #30
 8002710:	22f0      	movs	r2, #240	@ 0xf0
 8002712:	2100      	movs	r1, #0
 8002714:	2000      	movs	r0, #0
 8002716:	f7fe fbef 	bl	8000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>
        ILI9341_Draw_Text("ADSR ENVELOPE", 42, 8, BLACK, 2, CYAN);
 800271a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800271e:	9301      	str	r3, [sp, #4]
 8002720:	2302      	movs	r3, #2
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	2300      	movs	r3, #0
 8002726:	2208      	movs	r2, #8
 8002728:	212a      	movs	r1, #42	@ 0x2a
 800272a:	489d      	ldr	r0, [pc, #628]	@ (80029a0 <draw_dual_graph+0x2f8>)
 800272c:	f7fe fcdc 	bl	80010e8 <ILI9341_Draw_Text>
        ILI9341_Draw_Horizontal_Line(0, 30, 240, WHITE);
 8002730:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002734:	22f0      	movs	r2, #240	@ 0xf0
 8002736:	211e      	movs	r1, #30
 8002738:	2000      	movs	r0, #0
 800273a:	f7ff f921 	bl	8001980 <ILI9341_Draw_Horizontal_Line>

        // ADSR  ()
        for(int x = 0; x < 240; x++) {
 800273e:	2300      	movs	r3, #0
 8002740:	667b      	str	r3, [r7, #100]	@ 0x64
 8002742:	e02a      	b.n	800279a <draw_dual_graph+0xf2>
            uint32_t index = (x * 1024) / 240;
 8002744:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002746:	029b      	lsls	r3, r3, #10
 8002748:	4a96      	ldr	r2, [pc, #600]	@ (80029a4 <draw_dual_graph+0x2fc>)
 800274a:	fb82 1203 	smull	r1, r2, r2, r3
 800274e:	441a      	add	r2, r3
 8002750:	11d2      	asrs	r2, r2, #7
 8002752:	17db      	asrs	r3, r3, #31
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	64fb      	str	r3, [r7, #76]	@ 0x4c
            int16_t y_raw = 110 - ((adsr_samples[index] * 60) / 255);
 8002758:	4a93      	ldr	r2, [pc, #588]	@ (80029a8 <draw_dual_graph+0x300>)
 800275a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800275c:	4413      	add	r3, r2
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	461a      	mov	r2, r3
 8002762:	4613      	mov	r3, r2
 8002764:	011b      	lsls	r3, r3, #4
 8002766:	1a9b      	subs	r3, r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	4a90      	ldr	r2, [pc, #576]	@ (80029ac <draw_dual_graph+0x304>)
 800276c:	fb82 1203 	smull	r1, r2, r2, r3
 8002770:	441a      	add	r2, r3
 8002772:	11d2      	asrs	r2, r2, #7
 8002774:	17db      	asrs	r3, r3, #31
 8002776:	1a9b      	subs	r3, r3, r2
 8002778:	b29b      	uxth	r3, r3
 800277a:	336e      	adds	r3, #110	@ 0x6e
 800277c:	b29b      	uxth	r3, r3
 800277e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
            ILI9341_Draw_Pixel(x, (uint16_t)y_raw, YELLOW);
 8002782:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002784:	b29b      	uxth	r3, r3
 8002786:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 800278a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe ffd0 	bl	8001734 <ILI9341_Draw_Pixel>
        for(int x = 0; x < 240; x++) {
 8002794:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002796:	3301      	adds	r3, #1
 8002798:	667b      	str	r3, [r7, #100]	@ 0x64
 800279a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800279c:	2bef      	cmp	r3, #239	@ 0xef
 800279e:	ddd1      	ble.n	8002744 <draw_dual_graph+0x9c>
        }

        // []    (Y=295 )
        for(int x = 0; x < 240; x++) {
 80027a0:	2300      	movs	r3, #0
 80027a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80027a4:	e036      	b.n	8002814 <draw_dual_graph+0x16c>
            uint32_t index = (x * 1024) / 240;
 80027a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027a8:	029b      	lsls	r3, r3, #10
 80027aa:	4a7e      	ldr	r2, [pc, #504]	@ (80029a4 <draw_dual_graph+0x2fc>)
 80027ac:	fb82 1203 	smull	r1, r2, r2, r3
 80027b0:	441a      	add	r2, r3
 80027b2:	11d2      	asrs	r2, r2, #7
 80027b4:	17db      	asrs	r3, r3, #31
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	657b      	str	r3, [r7, #84]	@ 0x54
            uint8_t sample_val = sin_samples[index];
 80027ba:	4a7d      	ldr	r2, [pc, #500]	@ (80029b0 <draw_dual_graph+0x308>)
 80027bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027be:	4413      	add	r3, r2
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            int16_t y_raw = 295 - ((sample_val * 50) / 255);
 80027c6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80027ca:	2232      	movs	r2, #50	@ 0x32
 80027cc:	fb02 f303 	mul.w	r3, r2, r3
 80027d0:	4a76      	ldr	r2, [pc, #472]	@ (80029ac <draw_dual_graph+0x304>)
 80027d2:	fb82 1203 	smull	r1, r2, r2, r3
 80027d6:	441a      	add	r2, r3
 80027d8:	11d2      	asrs	r2, r2, #7
 80027da:	17db      	asrs	r3, r3, #31
 80027dc:	1a9b      	subs	r3, r3, r2
 80027de:	b29b      	uxth	r3, r3
 80027e0:	f203 1327 	addw	r3, r3, #295	@ 0x127
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
            if(y_raw > 318) y_raw = 318;
 80027ea:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 80027ee:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80027f2:	dd03      	ble.n	80027fc <draw_dual_graph+0x154>
 80027f4:	f44f 739f 	mov.w	r3, #318	@ 0x13e
 80027f8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
            ILI9341_Draw_Pixel(x, (uint16_t)y_raw, GREEN);
 80027fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027fe:	b29b      	uxth	r3, r3
 8002800:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 8002804:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002808:	4618      	mov	r0, r3
 800280a:	f7fe ff93 	bl	8001734 <ILI9341_Draw_Pixel>
        for(int x = 0; x < 240; x++) {
 800280e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002810:	3301      	adds	r3, #1
 8002812:	663b      	str	r3, [r7, #96]	@ 0x60
 8002814:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002816:	2bef      	cmp	r3, #239	@ 0xef
 8002818:	ddc5      	ble.n	80027a6 <draw_dual_graph+0xfe>
        }
    }

    // 1. ADSR  (A, D, S, R)
    uint16_t adrs_y = 135;
 800281a:	2387      	movs	r3, #135	@ 0x87
 800281c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    ILI9341_Draw_Filled_Rectangle_Coord(0, 130, 240, 153, BLACK);
 8002820:	2300      	movs	r3, #0
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	2399      	movs	r3, #153	@ 0x99
 8002826:	22f0      	movs	r2, #240	@ 0xf0
 8002828:	2182      	movs	r1, #130	@ 0x82
 800282a:	2000      	movs	r0, #0
 800282c:	f7fe fb64 	bl	8000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("A", 30, adrs_y, (selected_adsr_idx == 0 ? RED : WHITE), 2, BLACK);
 8002830:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002834:	b2da      	uxtb	r2, r3
 8002836:	4b56      	ldr	r3, [pc, #344]	@ (8002990 <draw_dual_graph+0x2e8>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d102      	bne.n	8002844 <draw_dual_graph+0x19c>
 800283e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002842:	e001      	b.n	8002848 <draw_dual_graph+0x1a0>
 8002844:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002848:	2100      	movs	r1, #0
 800284a:	9101      	str	r1, [sp, #4]
 800284c:	2102      	movs	r1, #2
 800284e:	9100      	str	r1, [sp, #0]
 8002850:	211e      	movs	r1, #30
 8002852:	4858      	ldr	r0, [pc, #352]	@ (80029b4 <draw_dual_graph+0x30c>)
 8002854:	f7fe fc48 	bl	80010e8 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("D", 85, adrs_y, (selected_adsr_idx == 1 ? RED : WHITE), 2, BLACK);
 8002858:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800285c:	b2da      	uxtb	r2, r3
 800285e:	4b4c      	ldr	r3, [pc, #304]	@ (8002990 <draw_dual_graph+0x2e8>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d102      	bne.n	800286c <draw_dual_graph+0x1c4>
 8002866:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800286a:	e001      	b.n	8002870 <draw_dual_graph+0x1c8>
 800286c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002870:	2100      	movs	r1, #0
 8002872:	9101      	str	r1, [sp, #4]
 8002874:	2102      	movs	r1, #2
 8002876:	9100      	str	r1, [sp, #0]
 8002878:	2155      	movs	r1, #85	@ 0x55
 800287a:	484f      	ldr	r0, [pc, #316]	@ (80029b8 <draw_dual_graph+0x310>)
 800287c:	f7fe fc34 	bl	80010e8 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("S", 140, adrs_y, (selected_adsr_idx == 2 ? RED : WHITE), 2, BLACK);
 8002880:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002884:	b2da      	uxtb	r2, r3
 8002886:	4b42      	ldr	r3, [pc, #264]	@ (8002990 <draw_dual_graph+0x2e8>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d102      	bne.n	8002894 <draw_dual_graph+0x1ec>
 800288e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002892:	e001      	b.n	8002898 <draw_dual_graph+0x1f0>
 8002894:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002898:	2100      	movs	r1, #0
 800289a:	9101      	str	r1, [sp, #4]
 800289c:	2102      	movs	r1, #2
 800289e:	9100      	str	r1, [sp, #0]
 80028a0:	218c      	movs	r1, #140	@ 0x8c
 80028a2:	4846      	ldr	r0, [pc, #280]	@ (80029bc <draw_dual_graph+0x314>)
 80028a4:	f7fe fc20 	bl	80010e8 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("R", 195, adrs_y, (selected_adsr_idx == 3 ? RED : WHITE), 2, BLACK);
 80028a8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	4b38      	ldr	r3, [pc, #224]	@ (8002990 <draw_dual_graph+0x2e8>)
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b03      	cmp	r3, #3
 80028b4:	d102      	bne.n	80028bc <draw_dual_graph+0x214>
 80028b6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80028ba:	e001      	b.n	80028c0 <draw_dual_graph+0x218>
 80028bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028c0:	2100      	movs	r1, #0
 80028c2:	9101      	str	r1, [sp, #4]
 80028c4:	2102      	movs	r1, #2
 80028c6:	9100      	str	r1, [sp, #0]
 80028c8:	21c3      	movs	r1, #195	@ 0xc3
 80028ca:	483d      	ldr	r0, [pc, #244]	@ (80029c0 <draw_dual_graph+0x318>)
 80028cc:	f7fe fc0c 	bl	80010e8 <ILI9341_Draw_Text>

    // 2.    +    ( )
    uint16_t wave_bar_color = (selected_adsr_idx == 4 ? RED : MAGENTA);
 80028d0:	4b2f      	ldr	r3, [pc, #188]	@ (8002990 <draw_dual_graph+0x2e8>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d102      	bne.n	80028de <draw_dual_graph+0x236>
 80028d8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80028dc:	e001      	b.n	80028e2 <draw_dual_graph+0x23a>
 80028de:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 80028e2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    ILI9341_Draw_Filled_Rectangle_Coord(0, 160, 240, 185, wave_bar_color);
 80028e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	23b9      	movs	r3, #185	@ 0xb9
 80028ee:	22f0      	movs	r2, #240	@ 0xf0
 80028f0:	21a0      	movs	r1, #160	@ 0xa0
 80028f2:	2000      	movs	r0, #0
 80028f4:	f7fe fb00 	bl	8000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>

    //   ( )
    ILI9341_Draw_Text(wave_names[selected_wave_type], 5, 165, WHITE, 2, wave_bar_color);
 80028f8:	4b32      	ldr	r3, [pc, #200]	@ (80029c4 <draw_dual_graph+0x31c>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	461a      	mov	r2, r3
 8002900:	4b31      	ldr	r3, [pc, #196]	@ (80029c8 <draw_dual_graph+0x320>)
 8002902:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002906:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800290a:	9301      	str	r3, [sp, #4]
 800290c:	2302      	movs	r3, #2
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002914:	22a5      	movs	r2, #165	@ 0xa5
 8002916:	2105      	movs	r1, #5
 8002918:	f7fe fbe6 	bl	80010e8 <ILI9341_Draw_Text>

    //   ( )
    const char *notes[] = {"C", "D", "E", "F", "G", "A", "B"};
 800291c:	4b2b      	ldr	r3, [pc, #172]	@ (80029cc <draw_dual_graph+0x324>)
 800291e:	f107 0420 	add.w	r4, r7, #32
 8002922:	461d      	mov	r5, r3
 8002924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002928:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800292c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    char note_buf[12];
    sprintf(note_buf, "NOTE:%s%d", notes[current_note_idx], current_octave);
 8002930:	4b19      	ldr	r3, [pc, #100]	@ (8002998 <draw_dual_graph+0x2f0>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	3368      	adds	r3, #104	@ 0x68
 8002938:	443b      	add	r3, r7
 800293a:	f853 2c48 	ldr.w	r2, [r3, #-72]
 800293e:	4b17      	ldr	r3, [pc, #92]	@ (800299c <draw_dual_graph+0x2f4>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f107 0014 	add.w	r0, r7, #20
 8002946:	4922      	ldr	r1, [pc, #136]	@ (80029d0 <draw_dual_graph+0x328>)
 8002948:	f005 fbae 	bl	80080a8 <siprintf>
    ILI9341_Draw_Text(note_buf, 145, 165, YELLOW, 2, wave_bar_color);
 800294c:	f107 0014 	add.w	r0, r7, #20
 8002950:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002954:	9301      	str	r3, [sp, #4]
 8002956:	2302      	movs	r3, #2
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800295e:	22a5      	movs	r2, #165	@ 0xa5
 8002960:	2191      	movs	r1, #145	@ 0x91
 8002962:	f7fe fbc1 	bl	80010e8 <ILI9341_Draw_Text>

    // 3.   (RESO, CUTOFF)
    uint16_t filter_y = 195;
 8002966:	23c3      	movs	r3, #195	@ 0xc3
 8002968:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    ILI9341_Draw_Filled_Rectangle_Coord(0, 190, 240, 215, BLACK);
 800296c:	2300      	movs	r3, #0
 800296e:	9300      	str	r3, [sp, #0]
 8002970:	23d7      	movs	r3, #215	@ 0xd7
 8002972:	22f0      	movs	r2, #240	@ 0xf0
 8002974:	21be      	movs	r1, #190	@ 0xbe
 8002976:	2000      	movs	r0, #0
 8002978:	f7fe fabe 	bl	8000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("RESO", 45, filter_y, (selected_adsr_idx == 5 ? RED : WHITE), 2, BLACK);
 800297c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002980:	b2da      	uxtb	r2, r3
 8002982:	4b03      	ldr	r3, [pc, #12]	@ (8002990 <draw_dual_graph+0x2e8>)
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b05      	cmp	r3, #5
 8002988:	d124      	bne.n	80029d4 <draw_dual_graph+0x32c>
 800298a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800298e:	e023      	b.n	80029d8 <draw_dual_graph+0x330>
 8002990:	20000855 	.word	0x20000855
 8002994:	20000014 	.word	0x20000014
 8002998:	20001058 	.word	0x20001058
 800299c:	20000018 	.word	0x20000018
 80029a0:	08009ab0 	.word	0x08009ab0
 80029a4:	88888889 	.word	0x88888889
 80029a8:	20000858 	.word	0x20000858
 80029ac:	80808081 	.word	0x80808081
 80029b0:	20000c58 	.word	0x20000c58
 80029b4:	08009ac0 	.word	0x08009ac0
 80029b8:	08009ac4 	.word	0x08009ac4
 80029bc:	08009ac8 	.word	0x08009ac8
 80029c0:	08009acc 	.word	0x08009acc
 80029c4:	20000857 	.word	0x20000857
 80029c8:	20000008 	.word	0x20000008
 80029cc:	08009b08 	.word	0x08009b08
 80029d0:	08009ad0 	.word	0x08009ad0
 80029d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029d8:	2100      	movs	r1, #0
 80029da:	9101      	str	r1, [sp, #4]
 80029dc:	2102      	movs	r1, #2
 80029de:	9100      	str	r1, [sp, #0]
 80029e0:	212d      	movs	r1, #45	@ 0x2d
 80029e2:	484a      	ldr	r0, [pc, #296]	@ (8002b0c <draw_dual_graph+0x464>)
 80029e4:	f7fe fb80 	bl	80010e8 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("CUTOFF", 125, filter_y, (selected_adsr_idx == 6 ? RED : WHITE), 2, BLACK);
 80029e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	4b48      	ldr	r3, [pc, #288]	@ (8002b10 <draw_dual_graph+0x468>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2b06      	cmp	r3, #6
 80029f4:	d102      	bne.n	80029fc <draw_dual_graph+0x354>
 80029f6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80029fa:	e001      	b.n	8002a00 <draw_dual_graph+0x358>
 80029fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a00:	2100      	movs	r1, #0
 8002a02:	9101      	str	r1, [sp, #4]
 8002a04:	2102      	movs	r1, #2
 8002a06:	9100      	str	r1, [sp, #0]
 8002a08:	217d      	movs	r1, #125	@ 0x7d
 8002a0a:	4842      	ldr	r0, [pc, #264]	@ (8002b14 <draw_dual_graph+0x46c>)
 8002a0c:	f7fe fb6c 	bl	80010e8 <ILI9341_Draw_Text>

    // 4.  
    uint16_t vol_y = 220;
 8002a10:	23dc      	movs	r3, #220	@ 0xdc
 8002a12:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t vol_color = (selected_adsr_idx == 7 ? RED : WHITE);
 8002a16:	4b3e      	ldr	r3, [pc, #248]	@ (8002b10 <draw_dual_graph+0x468>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b07      	cmp	r3, #7
 8002a1c:	d102      	bne.n	8002a24 <draw_dual_graph+0x37c>
 8002a1e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002a22:	e001      	b.n	8002a28 <draw_dual_graph+0x380>
 8002a24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002a28:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    ILI9341_Draw_Filled_Rectangle_Coord(0, vol_y-2, 240, vol_y+12, BLACK);
 8002a2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002a30:	3b02      	subs	r3, #2
 8002a32:	b299      	uxth	r1, r3
 8002a34:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002a38:	330c      	adds	r3, #12
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	9200      	str	r2, [sp, #0]
 8002a40:	22f0      	movs	r2, #240	@ 0xf0
 8002a42:	2000      	movs	r0, #0
 8002a44:	f7fe fa58 	bl	8000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("Vol", 15, vol_y, vol_color, 1, BLACK);
 8002a48:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002a52:	2100      	movs	r1, #0
 8002a54:	9101      	str	r1, [sp, #4]
 8002a56:	2101      	movs	r1, #1
 8002a58:	9100      	str	r1, [sp, #0]
 8002a5a:	210f      	movs	r1, #15
 8002a5c:	482e      	ldr	r0, [pc, #184]	@ (8002b18 <draw_dual_graph+0x470>)
 8002a5e:	f7fe fb43 	bl	80010e8 <ILI9341_Draw_Text>

    for(int i = 0; i < 10; i++) {
 8002a62:	2300      	movs	r3, #0
 8002a64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002a66:	e031      	b.n	8002acc <draw_dual_graph+0x424>
        uint16_t bar_x = 45 + (i * 17);
 8002a68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	0112      	lsls	r2, r2, #4
 8002a70:	4413      	add	r3, r2
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	332d      	adds	r3, #45	@ 0x2d
 8002a76:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (i < (volume_val / 10)) {
 8002a78:	4b28      	ldr	r3, [pc, #160]	@ (8002b1c <draw_dual_graph+0x474>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	4a28      	ldr	r2, [pc, #160]	@ (8002b20 <draw_dual_graph+0x478>)
 8002a80:	fba2 2303 	umull	r2, r3, r2, r3
 8002a84:	08db      	lsrs	r3, r3, #3
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	461a      	mov	r2, r3
 8002a8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	da10      	bge.n	8002ab2 <draw_dual_graph+0x40a>
            ILI9341_Draw_Filled_Rectangle_Coord(bar_x, vol_y, bar_x + 13, vol_y + 8, vol_color);
 8002a90:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002a92:	330d      	adds	r3, #13
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002a9a:	3308      	adds	r3, #8
 8002a9c:	b29c      	uxth	r4, r3
 8002a9e:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 8002aa2:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 8002aa4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	4623      	mov	r3, r4
 8002aac:	f7fe fa24 	bl	8000ef8 <ILI9341_Draw_Filled_Rectangle_Coord>
 8002ab0:	e009      	b.n	8002ac6 <draw_dual_graph+0x41e>
        } else {
            ILI9341_Draw_Rectangle(bar_x, vol_y, 13, 8, DARKGREY);
 8002ab2:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 8002ab6:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 8002ab8:	f647 33ef 	movw	r3, #31727	@ 0x7bef
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	2308      	movs	r3, #8
 8002ac0:	220d      	movs	r2, #13
 8002ac2:	f7fe ff01 	bl	80018c8 <ILI9341_Draw_Rectangle>
    for(int i = 0; i < 10; i++) {
 8002ac6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ac8:	3301      	adds	r3, #1
 8002aca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002acc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ace:	2b09      	cmp	r3, #9
 8002ad0:	ddca      	ble.n	8002a68 <draw_dual_graph+0x3c0>
        }
    }

    char vol_buf[5];
    sprintf(vol_buf, "%d", volume_val);
 8002ad2:	4b12      	ldr	r3, [pc, #72]	@ (8002b1c <draw_dual_graph+0x474>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	461a      	mov	r2, r3
 8002ada:	f107 030c 	add.w	r3, r7, #12
 8002ade:	4911      	ldr	r1, [pc, #68]	@ (8002b24 <draw_dual_graph+0x47c>)
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f005 fae1 	bl	80080a8 <siprintf>
    ILI9341_Draw_Text(vol_buf, 215, vol_y, vol_color, 1, BLACK);
 8002ae6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002af0:	f107 000c 	add.w	r0, r7, #12
 8002af4:	2100      	movs	r1, #0
 8002af6:	9101      	str	r1, [sp, #4]
 8002af8:	2101      	movs	r1, #1
 8002afa:	9100      	str	r1, [sp, #0]
 8002afc:	21d7      	movs	r1, #215	@ 0xd7
 8002afe:	f7fe faf3 	bl	80010e8 <ILI9341_Draw_Text>
}
 8002b02:	bf00      	nop
 8002b04:	3768      	adds	r7, #104	@ 0x68
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bdb0      	pop	{r4, r5, r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	08009adc 	.word	0x08009adc
 8002b10:	20000855 	.word	0x20000855
 8002b14:	08009ae4 	.word	0x08009ae4
 8002b18:	08009aec 	.word	0x08009aec
 8002b1c:	20000856 	.word	0x20000856
 8002b20:	cccccccd 	.word	0xcccccccd
 8002b24:	08009af0 	.word	0x08009af0

08002b28 <LCD_Task>:

static void LCD_Task(void *argument) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
    uint32_t received;

    //     
    draw_main_dashboard();
 8002b30:	f7ff fd5c 	bl	80025ec <draw_main_dashboard>
    LcdState_t lastState = LCD_STATE_MAIN_DASH;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]

    for(;;) {
        if(xQueueReceive(lcdQueueHandle, &received, portMAX_DELAY) == pdTRUE) {
 8002b38:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <LCD_Task+0x60>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f107 0108 	add.w	r1, r7, #8
 8002b40:	f04f 32ff 	mov.w	r2, #4294967295
 8002b44:	4618      	mov	r0, r3
 8002b46:	f003 f9bb 	bl	8005ec0 <xQueueReceive>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d1f3      	bne.n	8002b38 <LCD_Task+0x10>
            LcdState_t nextState = (LcdState_t)received;
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	73bb      	strb	r3, [r7, #14]

            if(nextState == LCD_STATE_MAIN_DASH) {
 8002b54:	7bbb      	ldrb	r3, [r7, #14]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d102      	bne.n	8002b60 <LCD_Task+0x38>
                draw_main_dashboard();
 8002b5a:	f7ff fd47 	bl	80025ec <draw_main_dashboard>
 8002b5e:	e00d      	b.n	8002b7c <LCD_Task+0x54>
            }
            else if(nextState == LCD_STATE_ADSR_VIEW) {
 8002b60:	7bbb      	ldrb	r3, [r7, #14]
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d10a      	bne.n	8002b7c <LCD_Task+0x54>
                //      (force_clear=1)
                uint8_t force_clear = (lastState == LCD_STATE_MAIN_DASH);
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	737b      	strb	r3, [r7, #13]
                draw_dual_graph(force_clear);
 8002b74:	7b7b      	ldrb	r3, [r7, #13]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7ff fd96 	bl	80026a8 <draw_dual_graph>
            }

            // []     
            currentLcdState = nextState;
 8002b7c:	4a03      	ldr	r2, [pc, #12]	@ (8002b8c <LCD_Task+0x64>)
 8002b7e:	7bbb      	ldrb	r3, [r7, #14]
 8002b80:	7013      	strb	r3, [r2, #0]
            lastState = nextState;
 8002b82:	7bbb      	ldrb	r3, [r7, #14]
 8002b84:	73fb      	strb	r3, [r7, #15]
        if(xQueueReceive(lcdQueueHandle, &received, portMAX_DELAY) == pdTRUE) {
 8002b86:	e7d7      	b.n	8002b38 <LCD_Task+0x10>
 8002b88:	20000850 	.word	0x20000850
 8002b8c:	20000854 	.word	0x20000854

08002b90 <HAL_GPIO_EXTI_Callback>:
        }
    }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_tick = 0;
    uint32_t now = HAL_GetTick();
 8002b9a:	f000 f913 	bl	8002dc4 <HAL_GetTick>
 8002b9e:	6178      	str	r0, [r7, #20]

    if(GPIO_PIN == USER_Btn_Pin) {
 8002ba0:	88fb      	ldrh	r3, [r7, #6]
 8002ba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ba6:	d16c      	bne.n	8002c82 <HAL_GPIO_EXTI_Callback+0xf2>
        if (now < 1000) return;
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bae:	d365      	bcc.n	8002c7c <HAL_GPIO_EXTI_Callback+0xec>
        if(now - last_tick < 250) return;
 8002bb0:	4b35      	ldr	r3, [pc, #212]	@ (8002c88 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	697a      	ldr	r2, [r7, #20]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2bf9      	cmp	r3, #249	@ 0xf9
 8002bba:	d961      	bls.n	8002c80 <HAL_GPIO_EXTI_Callback+0xf0>
        last_tick = now;
 8002bbc:	4a32      	ldr	r2, [pc, #200]	@ (8002c88 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	6013      	str	r3, [r2, #0]

        if (currentLcdState == LCD_STATE_MAIN_DASH) {
 8002bc2:	4b32      	ldr	r3, [pc, #200]	@ (8002c8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d106      	bne.n	8002bd8 <HAL_GPIO_EXTI_Callback+0x48>
            currentLcdState = LCD_STATE_ADSR_VIEW;
 8002bca:	4b30      	ldr	r3, [pc, #192]	@ (8002c8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8002bcc:	2202      	movs	r2, #2
 8002bce:	701a      	strb	r2, [r3, #0]
            selected_adsr_idx = 0;
 8002bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8002c90 <HAL_GPIO_EXTI_Callback+0x100>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	701a      	strb	r2, [r3, #0]
 8002bd6:	e037      	b.n	8002c48 <HAL_GPIO_EXTI_Callback+0xb8>
        }
        else if (currentLcdState == LCD_STATE_ADSR_VIEW) {
 8002bd8:	4b2c      	ldr	r3, [pc, #176]	@ (8002c8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d133      	bne.n	8002c48 <HAL_GPIO_EXTI_Callback+0xb8>
            if (selected_adsr_idx == 4) { // 1.   
 8002be0:	4b2b      	ldr	r3, [pc, #172]	@ (8002c90 <HAL_GPIO_EXTI_Callback+0x100>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b04      	cmp	r3, #4
 8002be6:	d112      	bne.n	8002c0e <HAL_GPIO_EXTI_Callback+0x7e>
                selected_wave_type++;
 8002be8:	4b2a      	ldr	r3, [pc, #168]	@ (8002c94 <HAL_GPIO_EXTI_Callback+0x104>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	3301      	adds	r3, #1
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	4b28      	ldr	r3, [pc, #160]	@ (8002c94 <HAL_GPIO_EXTI_Callback+0x104>)
 8002bf4:	701a      	strb	r2, [r3, #0]
                if (selected_wave_type > 2) {
 8002bf6:	4b27      	ldr	r3, [pc, #156]	@ (8002c94 <HAL_GPIO_EXTI_Callback+0x104>)
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d923      	bls.n	8002c48 <HAL_GPIO_EXTI_Callback+0xb8>
                    selected_wave_type = 0;
 8002c00:	4b24      	ldr	r3, [pc, #144]	@ (8002c94 <HAL_GPIO_EXTI_Callback+0x104>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	701a      	strb	r2, [r3, #0]
                    selected_adsr_idx = 5; // : RESO 
 8002c06:	4b22      	ldr	r3, [pc, #136]	@ (8002c90 <HAL_GPIO_EXTI_Callback+0x100>)
 8002c08:	2205      	movs	r2, #5
 8002c0a:	701a      	strb	r2, [r3, #0]
 8002c0c:	e01c      	b.n	8002c48 <HAL_GPIO_EXTI_Callback+0xb8>
                }
            }
            else if (selected_adsr_idx == 7) { // 2.    ( )
 8002c0e:	4b20      	ldr	r3, [pc, #128]	@ (8002c90 <HAL_GPIO_EXTI_Callback+0x100>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	2b07      	cmp	r3, #7
 8002c14:	d112      	bne.n	8002c3c <HAL_GPIO_EXTI_Callback+0xac>
                volume_val += 10;
 8002c16:	4b20      	ldr	r3, [pc, #128]	@ (8002c98 <HAL_GPIO_EXTI_Callback+0x108>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	330a      	adds	r3, #10
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	4b1d      	ldr	r3, [pc, #116]	@ (8002c98 <HAL_GPIO_EXTI_Callback+0x108>)
 8002c22:	701a      	strb	r2, [r3, #0]
                if (volume_val > 100) {
 8002c24:	4b1c      	ldr	r3, [pc, #112]	@ (8002c98 <HAL_GPIO_EXTI_Callback+0x108>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b64      	cmp	r3, #100	@ 0x64
 8002c2c:	d90c      	bls.n	8002c48 <HAL_GPIO_EXTI_Callback+0xb8>
                    volume_val = 10;       // 100  10 
 8002c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c98 <HAL_GPIO_EXTI_Callback+0x108>)
 8002c30:	220a      	movs	r2, #10
 8002c32:	701a      	strb	r2, [r3, #0]
                    selected_adsr_idx = 0; //  : Attack(A) 
 8002c34:	4b16      	ldr	r3, [pc, #88]	@ (8002c90 <HAL_GPIO_EXTI_Callback+0x100>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	701a      	strb	r2, [r3, #0]
 8002c3a:	e005      	b.n	8002c48 <HAL_GPIO_EXTI_Callback+0xb8>
                }
            }
            else {
                // 0~3(ADSR), 5(RESO), 6(CUTOFF)    
                selected_adsr_idx++;
 8002c3c:	4b14      	ldr	r3, [pc, #80]	@ (8002c90 <HAL_GPIO_EXTI_Callback+0x100>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	3301      	adds	r3, #1
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	4b12      	ldr	r3, [pc, #72]	@ (8002c90 <HAL_GPIO_EXTI_Callback+0x100>)
 8002c46:	701a      	strb	r2, [r3, #0]
            }
        }

        uint32_t msg = (uint32_t)currentLcdState;
 8002c48:	4b10      	ldr	r3, [pc, #64]	@ (8002c8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	613b      	str	r3, [r7, #16]
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60fb      	str	r3, [r7, #12]
        xQueueSendFromISR(lcdQueueHandle, &msg, &xHigherPriorityTaskWoken);
 8002c52:	4b12      	ldr	r3, [pc, #72]	@ (8002c9c <HAL_GPIO_EXTI_Callback+0x10c>)
 8002c54:	6818      	ldr	r0, [r3, #0]
 8002c56:	f107 020c 	add.w	r2, r7, #12
 8002c5a:	f107 0110 	add.w	r1, r7, #16
 8002c5e:	2300      	movs	r3, #0
 8002c60:	f003 f890 	bl	8005d84 <xQueueGenericSendFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00b      	beq.n	8002c82 <HAL_GPIO_EXTI_Callback+0xf2>
 8002c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca0 <HAL_GPIO_EXTI_Callback+0x110>)
 8002c6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	f3bf 8f4f 	dsb	sy
 8002c76:	f3bf 8f6f 	isb	sy
 8002c7a:	e002      	b.n	8002c82 <HAL_GPIO_EXTI_Callback+0xf2>
        if (now < 1000) return;
 8002c7c:	bf00      	nop
 8002c7e:	e000      	b.n	8002c82 <HAL_GPIO_EXTI_Callback+0xf2>
        if(now - last_tick < 250) return;
 8002c80:	bf00      	nop
    }
}
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	2000105c 	.word	0x2000105c
 8002c8c:	20000854 	.word	0x20000854
 8002c90:	20000855 	.word	0x20000855
 8002c94:	20000857 	.word	0x20000857
 8002c98:	20000856 	.word	0x20000856
 8002c9c:	20000850 	.word	0x20000850
 8002ca0:	e000ed04 	.word	0xe000ed04

08002ca4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002ca4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cdc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ca8:	f7ff fb2c 	bl	8002304 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cac:	480c      	ldr	r0, [pc, #48]	@ (8002ce0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cae:	490d      	ldr	r1, [pc, #52]	@ (8002ce4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cb4:	e002      	b.n	8002cbc <LoopCopyDataInit>

08002cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cba:	3304      	adds	r3, #4

08002cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cc0:	d3f9      	bcc.n	8002cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002cec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002cc4:	4c0a      	ldr	r4, [pc, #40]	@ (8002cf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cc8:	e001      	b.n	8002cce <LoopFillZerobss>

08002cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ccc:	3204      	adds	r2, #4

08002cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cd0:	d3fb      	bcc.n	8002cca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002cd2:	f005 fa19 	bl	8008108 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cd6:	f7fe fe97 	bl	8001a08 <main>
  bx  lr    
 8002cda:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002cdc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ce4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002ce8:	08009fb0 	.word	0x08009fb0
  ldr r2, =_sbss
 8002cec:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002cf0:	20005afc 	.word	0x20005afc

08002cf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cf4:	e7fe      	b.n	8002cf4 <ADC_IRQHandler>
	...

08002cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8002d38 <HAL_Init+0x40>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0d      	ldr	r2, [pc, #52]	@ (8002d38 <HAL_Init+0x40>)
 8002d02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d08:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <HAL_Init+0x40>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d38 <HAL_Init+0x40>)
 8002d0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d14:	4b08      	ldr	r3, [pc, #32]	@ (8002d38 <HAL_Init+0x40>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a07      	ldr	r2, [pc, #28]	@ (8002d38 <HAL_Init+0x40>)
 8002d1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d20:	2003      	movs	r0, #3
 8002d22:	f000 f94f 	bl	8002fc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d26:	200f      	movs	r0, #15
 8002d28:	f000 f808 	bl	8002d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d2c:	f7ff f8a8 	bl	8001e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40023c00 	.word	0x40023c00

08002d3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d44:	4b12      	ldr	r3, [pc, #72]	@ (8002d90 <HAL_InitTick+0x54>)
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	4b12      	ldr	r3, [pc, #72]	@ (8002d94 <HAL_InitTick+0x58>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f967 	bl	800302e <HAL_SYSTICK_Config>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e00e      	b.n	8002d88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b0f      	cmp	r3, #15
 8002d6e:	d80a      	bhi.n	8002d86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d70:	2200      	movs	r2, #0
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	f04f 30ff 	mov.w	r0, #4294967295
 8002d78:	f000 f92f 	bl	8002fda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d7c:	4a06      	ldr	r2, [pc, #24]	@ (8002d98 <HAL_InitTick+0x5c>)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	e000      	b.n	8002d88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3708      	adds	r7, #8
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	20000004 	.word	0x20000004
 8002d94:	20000020 	.word	0x20000020
 8002d98:	2000001c 	.word	0x2000001c

08002d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002da0:	4b06      	ldr	r3, [pc, #24]	@ (8002dbc <HAL_IncTick+0x20>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	4b06      	ldr	r3, [pc, #24]	@ (8002dc0 <HAL_IncTick+0x24>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4413      	add	r3, r2
 8002dac:	4a04      	ldr	r2, [pc, #16]	@ (8002dc0 <HAL_IncTick+0x24>)
 8002dae:	6013      	str	r3, [r2, #0]
}
 8002db0:	bf00      	nop
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	20000020 	.word	0x20000020
 8002dc0:	20001060 	.word	0x20001060

08002dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc8:	4b03      	ldr	r3, [pc, #12]	@ (8002dd8 <HAL_GetTick+0x14>)
 8002dca:	681b      	ldr	r3, [r3, #0]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20001060 	.word	0x20001060

08002ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002de4:	f7ff ffee 	bl	8002dc4 <HAL_GetTick>
 8002de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df4:	d005      	beq.n	8002e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002df6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e20 <HAL_Delay+0x44>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4413      	add	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e02:	bf00      	nop
 8002e04:	f7ff ffde 	bl	8002dc4 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d8f7      	bhi.n	8002e04 <HAL_Delay+0x28>
  {
  }
}
 8002e14:	bf00      	nop
 8002e16:	bf00      	nop
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000020 	.word	0x20000020

08002e24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e34:	4b0c      	ldr	r3, [pc, #48]	@ (8002e68 <__NVIC_SetPriorityGrouping+0x44>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e40:	4013      	ands	r3, r2
 8002e42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e56:	4a04      	ldr	r2, [pc, #16]	@ (8002e68 <__NVIC_SetPriorityGrouping+0x44>)
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	60d3      	str	r3, [r2, #12]
}
 8002e5c:	bf00      	nop
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000ed00 	.word	0xe000ed00

08002e6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e70:	4b04      	ldr	r3, [pc, #16]	@ (8002e84 <__NVIC_GetPriorityGrouping+0x18>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	0a1b      	lsrs	r3, r3, #8
 8002e76:	f003 0307 	and.w	r3, r3, #7
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	e000ed00 	.word	0xe000ed00

08002e88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	db0b      	blt.n	8002eb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	f003 021f 	and.w	r2, r3, #31
 8002ea0:	4907      	ldr	r1, [pc, #28]	@ (8002ec0 <__NVIC_EnableIRQ+0x38>)
 8002ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea6:	095b      	lsrs	r3, r3, #5
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8002eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	e000e100 	.word	0xe000e100

08002ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	6039      	str	r1, [r7, #0]
 8002ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	db0a      	blt.n	8002eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	490c      	ldr	r1, [pc, #48]	@ (8002f10 <__NVIC_SetPriority+0x4c>)
 8002ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee2:	0112      	lsls	r2, r2, #4
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eec:	e00a      	b.n	8002f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	4908      	ldr	r1, [pc, #32]	@ (8002f14 <__NVIC_SetPriority+0x50>)
 8002ef4:	79fb      	ldrb	r3, [r7, #7]
 8002ef6:	f003 030f 	and.w	r3, r3, #15
 8002efa:	3b04      	subs	r3, #4
 8002efc:	0112      	lsls	r2, r2, #4
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	440b      	add	r3, r1
 8002f02:	761a      	strb	r2, [r3, #24]
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	e000e100 	.word	0xe000e100
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b089      	sub	sp, #36	@ 0x24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f003 0307 	and.w	r3, r3, #7
 8002f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	f1c3 0307 	rsb	r3, r3, #7
 8002f32:	2b04      	cmp	r3, #4
 8002f34:	bf28      	it	cs
 8002f36:	2304      	movcs	r3, #4
 8002f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	2b06      	cmp	r3, #6
 8002f40:	d902      	bls.n	8002f48 <NVIC_EncodePriority+0x30>
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	3b03      	subs	r3, #3
 8002f46:	e000      	b.n	8002f4a <NVIC_EncodePriority+0x32>
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	43da      	mvns	r2, r3
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	401a      	ands	r2, r3
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f60:	f04f 31ff 	mov.w	r1, #4294967295
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6a:	43d9      	mvns	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f70:	4313      	orrs	r3, r2
         );
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3724      	adds	r7, #36	@ 0x24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
	...

08002f80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f90:	d301      	bcc.n	8002f96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f92:	2301      	movs	r3, #1
 8002f94:	e00f      	b.n	8002fb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f96:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc0 <SysTick_Config+0x40>)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f9e:	210f      	movs	r1, #15
 8002fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa4:	f7ff ff8e 	bl	8002ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fa8:	4b05      	ldr	r3, [pc, #20]	@ (8002fc0 <SysTick_Config+0x40>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fae:	4b04      	ldr	r3, [pc, #16]	@ (8002fc0 <SysTick_Config+0x40>)
 8002fb0:	2207      	movs	r2, #7
 8002fb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	e000e010 	.word	0xe000e010

08002fc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f7ff ff29 	bl	8002e24 <__NVIC_SetPriorityGrouping>
}
 8002fd2:	bf00      	nop
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b086      	sub	sp, #24
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	607a      	str	r2, [r7, #4]
 8002fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fec:	f7ff ff3e 	bl	8002e6c <__NVIC_GetPriorityGrouping>
 8002ff0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	68b9      	ldr	r1, [r7, #8]
 8002ff6:	6978      	ldr	r0, [r7, #20]
 8002ff8:	f7ff ff8e 	bl	8002f18 <NVIC_EncodePriority>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003002:	4611      	mov	r1, r2
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff ff5d 	bl	8002ec4 <__NVIC_SetPriority>
}
 800300a:	bf00      	nop
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b082      	sub	sp, #8
 8003016:	af00      	add	r7, sp, #0
 8003018:	4603      	mov	r3, r0
 800301a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800301c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff ff31 	bl	8002e88 <__NVIC_EnableIRQ>
}
 8003026:	bf00      	nop
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b082      	sub	sp, #8
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7ff ffa2 	bl	8002f80 <SysTick_Config>
 800303c:	4603      	mov	r3, r0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
	...

08003048 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e08a      	b.n	8003170 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003060:	2b00      	cmp	r3, #0
 8003062:	d106      	bne.n	8003072 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2220      	movs	r2, #32
 8003068:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7fe ff33 	bl	8001ed8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	60bb      	str	r3, [r7, #8]
 8003076:	4b40      	ldr	r3, [pc, #256]	@ (8003178 <HAL_ETH_Init+0x130>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307a:	4a3f      	ldr	r2, [pc, #252]	@ (8003178 <HAL_ETH_Init+0x130>)
 800307c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003080:	6453      	str	r3, [r2, #68]	@ 0x44
 8003082:	4b3d      	ldr	r3, [pc, #244]	@ (8003178 <HAL_ETH_Init+0x130>)
 8003084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800308a:	60bb      	str	r3, [r7, #8]
 800308c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800308e:	4b3b      	ldr	r3, [pc, #236]	@ (800317c <HAL_ETH_Init+0x134>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	4a3a      	ldr	r2, [pc, #232]	@ (800317c <HAL_ETH_Init+0x134>)
 8003094:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003098:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800309a:	4b38      	ldr	r3, [pc, #224]	@ (800317c <HAL_ETH_Init+0x134>)
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	4936      	ldr	r1, [pc, #216]	@ (800317c <HAL_ETH_Init+0x134>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80030a8:	4b34      	ldr	r3, [pc, #208]	@ (800317c <HAL_ETH_Init+0x134>)
 80030aa:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	6812      	ldr	r2, [r2, #0]
 80030ba:	f043 0301 	orr.w	r3, r3, #1
 80030be:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80030c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030c4:	f7ff fe7e 	bl	8002dc4 <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80030ca:	e011      	b.n	80030f0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80030cc:	f7ff fe7a 	bl	8002dc4 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80030da:	d909      	bls.n	80030f0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2204      	movs	r2, #4
 80030e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	22e0      	movs	r2, #224	@ 0xe0
 80030e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e03f      	b.n	8003170 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1e4      	bne.n	80030cc <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f97a 	bl	80033fc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 fa25 	bl	8003558 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fa7b 	bl	800360a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	461a      	mov	r2, r3
 800311a:	2100      	movs	r1, #0
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f9e3 	bl	80034e8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003130:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	6812      	ldr	r2, [r2, #0]
 800313e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003142:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003146:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800315a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2210      	movs	r2, #16
 800316a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3710      	adds	r7, #16
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40023800 	.word	0x40023800
 800317c:	40013800 	.word	0x40013800

08003180 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	4b53      	ldr	r3, [pc, #332]	@ (80032e4 <ETH_SetMACConfig+0x164>)
 8003196:	4013      	ands	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	7b9b      	ldrb	r3, [r3, #14]
 800319e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	7c12      	ldrb	r2, [r2, #16]
 80031a4:	2a00      	cmp	r2, #0
 80031a6:	d102      	bne.n	80031ae <ETH_SetMACConfig+0x2e>
 80031a8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80031ac:	e000      	b.n	80031b0 <ETH_SetMACConfig+0x30>
 80031ae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80031b0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	7c52      	ldrb	r2, [r2, #17]
 80031b6:	2a00      	cmp	r2, #0
 80031b8:	d102      	bne.n	80031c0 <ETH_SetMACConfig+0x40>
 80031ba:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80031be:	e000      	b.n	80031c2 <ETH_SetMACConfig+0x42>
 80031c0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80031c2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80031c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	7fdb      	ldrb	r3, [r3, #31]
 80031ce:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80031d0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80031d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	7f92      	ldrb	r2, [r2, #30]
 80031dc:	2a00      	cmp	r2, #0
 80031de:	d102      	bne.n	80031e6 <ETH_SetMACConfig+0x66>
 80031e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031e4:	e000      	b.n	80031e8 <ETH_SetMACConfig+0x68>
 80031e6:	2200      	movs	r2, #0
                        macconf->Speed |
 80031e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	7f1b      	ldrb	r3, [r3, #28]
 80031ee:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80031f0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80031f6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	791b      	ldrb	r3, [r3, #4]
 80031fc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80031fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003206:	2a00      	cmp	r2, #0
 8003208:	d102      	bne.n	8003210 <ETH_SetMACConfig+0x90>
 800320a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800320e:	e000      	b.n	8003212 <ETH_SetMACConfig+0x92>
 8003210:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003212:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	7bdb      	ldrb	r3, [r3, #15]
 8003218:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800321a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003220:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003228:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800322a:	4313      	orrs	r3, r2
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	4313      	orrs	r3, r2
 8003230:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003242:	2001      	movs	r0, #1
 8003244:	f7ff fdca 	bl	8002ddc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800325e:	4013      	ands	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003266:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800326e:	2a00      	cmp	r2, #0
 8003270:	d101      	bne.n	8003276 <ETH_SetMACConfig+0xf6>
 8003272:	2280      	movs	r2, #128	@ 0x80
 8003274:	e000      	b.n	8003278 <ETH_SetMACConfig+0xf8>
 8003276:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003278:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800327e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003286:	2a01      	cmp	r2, #1
 8003288:	d101      	bne.n	800328e <ETH_SetMACConfig+0x10e>
 800328a:	2208      	movs	r2, #8
 800328c:	e000      	b.n	8003290 <ETH_SetMACConfig+0x110>
 800328e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003290:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003298:	2a01      	cmp	r2, #1
 800329a:	d101      	bne.n	80032a0 <ETH_SetMACConfig+0x120>
 800329c:	2204      	movs	r2, #4
 800329e:	e000      	b.n	80032a2 <ETH_SetMACConfig+0x122>
 80032a0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80032a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80032aa:	2a01      	cmp	r2, #1
 80032ac:	d101      	bne.n	80032b2 <ETH_SetMACConfig+0x132>
 80032ae:	2202      	movs	r2, #2
 80032b0:	e000      	b.n	80032b4 <ETH_SetMACConfig+0x134>
 80032b2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80032b4:	4313      	orrs	r3, r2
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80032cc:	2001      	movs	r0, #1
 80032ce:	f7ff fd85 	bl	8002ddc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	619a      	str	r2, [r3, #24]
}
 80032da:	bf00      	nop
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	fd20810f 	.word	0xfd20810f

080032e8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	4b3d      	ldr	r3, [pc, #244]	@ (80033f8 <ETH_SetDMAConfig+0x110>)
 8003302:	4013      	ands	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	7b1b      	ldrb	r3, [r3, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d102      	bne.n	8003314 <ETH_SetDMAConfig+0x2c>
 800330e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003312:	e000      	b.n	8003316 <ETH_SetDMAConfig+0x2e>
 8003314:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	7b5b      	ldrb	r3, [r3, #13]
 800331a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800331c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	7f52      	ldrb	r2, [r2, #29]
 8003322:	2a00      	cmp	r2, #0
 8003324:	d102      	bne.n	800332c <ETH_SetDMAConfig+0x44>
 8003326:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800332a:	e000      	b.n	800332e <ETH_SetDMAConfig+0x46>
 800332c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800332e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	7b9b      	ldrb	r3, [r3, #14]
 8003334:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003336:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800333c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	7f1b      	ldrb	r3, [r3, #28]
 8003342:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003344:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	7f9b      	ldrb	r3, [r3, #30]
 800334a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800334c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003352:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800335a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800335c:	4313      	orrs	r3, r2
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	4313      	orrs	r3, r2
 8003362:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800336c:	461a      	mov	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800337e:	2001      	movs	r0, #1
 8003380:	f7ff fd2c 	bl	8002ddc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800338c:	461a      	mov	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	791b      	ldrb	r3, [r3, #4]
 8003396:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800339c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80033a2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80033a8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80033b0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80033b2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80033ba:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80033c0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6812      	ldr	r2, [r2, #0]
 80033c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033ca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80033ce:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80033dc:	2001      	movs	r0, #1
 80033de:	f7ff fcfd 	bl	8002ddc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033ea:	461a      	mov	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6013      	str	r3, [r2, #0]
}
 80033f0:	bf00      	nop
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	f8de3f23 	.word	0xf8de3f23

080033fc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b0a6      	sub	sp, #152	@ 0x98
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003404:	2301      	movs	r3, #1
 8003406:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800340a:	2301      	movs	r3, #1
 800340c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003410:	2300      	movs	r3, #0
 8003412:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003414:	2300      	movs	r3, #0
 8003416:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800341a:	2301      	movs	r3, #1
 800341c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003420:	2300      	movs	r3, #0
 8003422:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003426:	2301      	movs	r3, #1
 8003428:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800342c:	2301      	movs	r3, #1
 800342e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003432:	2300      	movs	r3, #0
 8003434:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003438:	2300      	movs	r3, #0
 800343a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800343e:	2300      	movs	r3, #0
 8003440:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003442:	2300      	movs	r3, #0
 8003444:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003448:	2300      	movs	r3, #0
 800344a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800344c:	2300      	movs	r3, #0
 800344e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003452:	2300      	movs	r3, #0
 8003454:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003458:	2300      	movs	r3, #0
 800345a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800345e:	2300      	movs	r3, #0
 8003460:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003464:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003468:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800346a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800346e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003470:	2300      	movs	r3, #0
 8003472:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003476:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800347a:	4619      	mov	r1, r3
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f7ff fe7f 	bl	8003180 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003482:	2301      	movs	r3, #1
 8003484:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003486:	2301      	movs	r3, #1
 8003488:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800348a:	2301      	movs	r3, #1
 800348c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003490:	2301      	movs	r3, #1
 8003492:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003494:	2300      	movs	r3, #0
 8003496:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003498:	2300      	movs	r3, #0
 800349a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800349e:	2300      	movs	r3, #0
 80034a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80034a4:	2300      	movs	r3, #0
 80034a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80034a8:	2301      	movs	r3, #1
 80034aa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80034ae:	2301      	movs	r3, #1
 80034b0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80034b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034b6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80034b8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034bc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80034be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034c2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80034c4:	2301      	movs	r3, #1
 80034c6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80034ce:	2300      	movs	r3, #0
 80034d0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80034d2:	f107 0308 	add.w	r3, r7, #8
 80034d6:	4619      	mov	r1, r3
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7ff ff05 	bl	80032e8 <ETH_SetDMAConfig>
}
 80034de:	bf00      	nop
 80034e0:	3798      	adds	r7, #152	@ 0x98
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
	...

080034e8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3305      	adds	r3, #5
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	021b      	lsls	r3, r3, #8
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	3204      	adds	r2, #4
 8003500:	7812      	ldrb	r2, [r2, #0]
 8003502:	4313      	orrs	r3, r2
 8003504:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003506:	68ba      	ldr	r2, [r7, #8]
 8003508:	4b11      	ldr	r3, [pc, #68]	@ (8003550 <ETH_MACAddressConfig+0x68>)
 800350a:	4413      	add	r3, r2
 800350c:	461a      	mov	r2, r3
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	3303      	adds	r3, #3
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	061a      	lsls	r2, r3, #24
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3302      	adds	r3, #2
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	041b      	lsls	r3, r3, #16
 8003522:	431a      	orrs	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3301      	adds	r3, #1
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	021b      	lsls	r3, r3, #8
 800352c:	4313      	orrs	r3, r2
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	7812      	ldrb	r2, [r2, #0]
 8003532:	4313      	orrs	r3, r2
 8003534:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	4b06      	ldr	r3, [pc, #24]	@ (8003554 <ETH_MACAddressConfig+0x6c>)
 800353a:	4413      	add	r3, r2
 800353c:	461a      	mov	r2, r3
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	6013      	str	r3, [r2, #0]
}
 8003542:	bf00      	nop
 8003544:	371c      	adds	r7, #28
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	40028040 	.word	0x40028040
 8003554:	40028044 	.word	0x40028044

08003558 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003560:	2300      	movs	r3, #0
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	e03e      	b.n	80035e4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68d9      	ldr	r1, [r3, #12]
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	4613      	mov	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	440b      	add	r3, r1
 8003576:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	2200      	movs	r2, #0
 8003582:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	2200      	movs	r2, #0
 8003588:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	2200      	movs	r2, #0
 800358e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003590:	68b9      	ldr	r1, [r7, #8]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	3206      	adds	r2, #6
 8003598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d80c      	bhi.n	80035c8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68d9      	ldr	r1, [r3, #12]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	4613      	mov	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	4413      	add	r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	440b      	add	r3, r1
 80035c0:	461a      	mov	r2, r3
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	60da      	str	r2, [r3, #12]
 80035c6:	e004      	b.n	80035d2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	461a      	mov	r2, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	3301      	adds	r3, #1
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2b03      	cmp	r3, #3
 80035e8:	d9bd      	bls.n	8003566 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035fc:	611a      	str	r2, [r3, #16]
}
 80035fe:	bf00      	nop
 8003600:	3714      	adds	r7, #20
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800360a:	b480      	push	{r7}
 800360c:	b085      	sub	sp, #20
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003612:	2300      	movs	r3, #0
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	e048      	b.n	80036aa <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6919      	ldr	r1, [r3, #16]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	4613      	mov	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	440b      	add	r3, r1
 8003628:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2200      	movs	r2, #0
 8003634:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2200      	movs	r2, #0
 800363a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	2200      	movs	r2, #0
 8003640:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	2200      	movs	r2, #0
 8003646:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	2200      	movs	r2, #0
 800364c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003654:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800366e:	68b9      	ldr	r1, [r7, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	3212      	adds	r2, #18
 8003676:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2b02      	cmp	r3, #2
 800367e:	d80c      	bhi.n	800369a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6919      	ldr	r1, [r3, #16]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	440b      	add	r3, r1
 8003692:	461a      	mov	r2, r3
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	60da      	str	r2, [r3, #12]
 8003698:	e004      	b.n	80036a4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	461a      	mov	r2, r3
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	3301      	adds	r3, #1
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d9b3      	bls.n	8003618 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691a      	ldr	r2, [r3, #16]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036da:	60da      	str	r2, [r3, #12]
}
 80036dc:	bf00      	nop
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b089      	sub	sp, #36	@ 0x24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036fe:	2300      	movs	r3, #0
 8003700:	61fb      	str	r3, [r7, #28]
 8003702:	e177      	b.n	80039f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003704:	2201      	movs	r2, #1
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4013      	ands	r3, r2
 8003716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	429a      	cmp	r2, r3
 800371e:	f040 8166 	bne.w	80039ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f003 0303 	and.w	r3, r3, #3
 800372a:	2b01      	cmp	r3, #1
 800372c:	d005      	beq.n	800373a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003736:	2b02      	cmp	r3, #2
 8003738:	d130      	bne.n	800379c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	2203      	movs	r2, #3
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	43db      	mvns	r3, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4013      	ands	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4313      	orrs	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003770:	2201      	movs	r2, #1
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	43db      	mvns	r3, r3
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	4013      	ands	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	091b      	lsrs	r3, r3, #4
 8003786:	f003 0201 	and.w	r2, r3, #1
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	4313      	orrs	r3, r2
 8003794:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f003 0303 	and.w	r3, r3, #3
 80037a4:	2b03      	cmp	r3, #3
 80037a6:	d017      	beq.n	80037d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	2203      	movs	r2, #3
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43db      	mvns	r3, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4013      	ands	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	fa02 f303 	lsl.w	r3, r2, r3
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 0303 	and.w	r3, r3, #3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d123      	bne.n	800382c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	08da      	lsrs	r2, r3, #3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3208      	adds	r2, #8
 80037ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	220f      	movs	r2, #15
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4013      	ands	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	4313      	orrs	r3, r2
 800381c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	08da      	lsrs	r2, r3, #3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	3208      	adds	r2, #8
 8003826:	69b9      	ldr	r1, [r7, #24]
 8003828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	2203      	movs	r2, #3
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	43db      	mvns	r3, r3
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	4013      	ands	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0203 	and.w	r2, r3, #3
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	4313      	orrs	r3, r2
 8003858:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 80c0 	beq.w	80039ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800386e:	2300      	movs	r3, #0
 8003870:	60fb      	str	r3, [r7, #12]
 8003872:	4b66      	ldr	r3, [pc, #408]	@ (8003a0c <HAL_GPIO_Init+0x324>)
 8003874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003876:	4a65      	ldr	r2, [pc, #404]	@ (8003a0c <HAL_GPIO_Init+0x324>)
 8003878:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800387c:	6453      	str	r3, [r2, #68]	@ 0x44
 800387e:	4b63      	ldr	r3, [pc, #396]	@ (8003a0c <HAL_GPIO_Init+0x324>)
 8003880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003882:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800388a:	4a61      	ldr	r2, [pc, #388]	@ (8003a10 <HAL_GPIO_Init+0x328>)
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	089b      	lsrs	r3, r3, #2
 8003890:	3302      	adds	r3, #2
 8003892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	f003 0303 	and.w	r3, r3, #3
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	220f      	movs	r2, #15
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	43db      	mvns	r3, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4013      	ands	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a58      	ldr	r2, [pc, #352]	@ (8003a14 <HAL_GPIO_Init+0x32c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d037      	beq.n	8003926 <HAL_GPIO_Init+0x23e>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a57      	ldr	r2, [pc, #348]	@ (8003a18 <HAL_GPIO_Init+0x330>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d031      	beq.n	8003922 <HAL_GPIO_Init+0x23a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a56      	ldr	r2, [pc, #344]	@ (8003a1c <HAL_GPIO_Init+0x334>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d02b      	beq.n	800391e <HAL_GPIO_Init+0x236>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a55      	ldr	r2, [pc, #340]	@ (8003a20 <HAL_GPIO_Init+0x338>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d025      	beq.n	800391a <HAL_GPIO_Init+0x232>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a54      	ldr	r2, [pc, #336]	@ (8003a24 <HAL_GPIO_Init+0x33c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d01f      	beq.n	8003916 <HAL_GPIO_Init+0x22e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a53      	ldr	r2, [pc, #332]	@ (8003a28 <HAL_GPIO_Init+0x340>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d019      	beq.n	8003912 <HAL_GPIO_Init+0x22a>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a52      	ldr	r2, [pc, #328]	@ (8003a2c <HAL_GPIO_Init+0x344>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d013      	beq.n	800390e <HAL_GPIO_Init+0x226>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a51      	ldr	r2, [pc, #324]	@ (8003a30 <HAL_GPIO_Init+0x348>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d00d      	beq.n	800390a <HAL_GPIO_Init+0x222>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a50      	ldr	r2, [pc, #320]	@ (8003a34 <HAL_GPIO_Init+0x34c>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d007      	beq.n	8003906 <HAL_GPIO_Init+0x21e>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a4f      	ldr	r2, [pc, #316]	@ (8003a38 <HAL_GPIO_Init+0x350>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d101      	bne.n	8003902 <HAL_GPIO_Init+0x21a>
 80038fe:	2309      	movs	r3, #9
 8003900:	e012      	b.n	8003928 <HAL_GPIO_Init+0x240>
 8003902:	230a      	movs	r3, #10
 8003904:	e010      	b.n	8003928 <HAL_GPIO_Init+0x240>
 8003906:	2308      	movs	r3, #8
 8003908:	e00e      	b.n	8003928 <HAL_GPIO_Init+0x240>
 800390a:	2307      	movs	r3, #7
 800390c:	e00c      	b.n	8003928 <HAL_GPIO_Init+0x240>
 800390e:	2306      	movs	r3, #6
 8003910:	e00a      	b.n	8003928 <HAL_GPIO_Init+0x240>
 8003912:	2305      	movs	r3, #5
 8003914:	e008      	b.n	8003928 <HAL_GPIO_Init+0x240>
 8003916:	2304      	movs	r3, #4
 8003918:	e006      	b.n	8003928 <HAL_GPIO_Init+0x240>
 800391a:	2303      	movs	r3, #3
 800391c:	e004      	b.n	8003928 <HAL_GPIO_Init+0x240>
 800391e:	2302      	movs	r3, #2
 8003920:	e002      	b.n	8003928 <HAL_GPIO_Init+0x240>
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_GPIO_Init+0x240>
 8003926:	2300      	movs	r3, #0
 8003928:	69fa      	ldr	r2, [r7, #28]
 800392a:	f002 0203 	and.w	r2, r2, #3
 800392e:	0092      	lsls	r2, r2, #2
 8003930:	4093      	lsls	r3, r2
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4313      	orrs	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003938:	4935      	ldr	r1, [pc, #212]	@ (8003a10 <HAL_GPIO_Init+0x328>)
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	089b      	lsrs	r3, r3, #2
 800393e:	3302      	adds	r3, #2
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003946:	4b3d      	ldr	r3, [pc, #244]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800396a:	4a34      	ldr	r2, [pc, #208]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003970:	4b32      	ldr	r3, [pc, #200]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003994:	4a29      	ldr	r2, [pc, #164]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800399a:	4b28      	ldr	r3, [pc, #160]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4013      	ands	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039be:	4a1f      	ldr	r2, [pc, #124]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039c4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039e8:	4a14      	ldr	r2, [pc, #80]	@ (8003a3c <HAL_GPIO_Init+0x354>)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3301      	adds	r3, #1
 80039f2:	61fb      	str	r3, [r7, #28]
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	2b0f      	cmp	r3, #15
 80039f8:	f67f ae84 	bls.w	8003704 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	3724      	adds	r7, #36	@ 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40023800 	.word	0x40023800
 8003a10:	40013800 	.word	0x40013800
 8003a14:	40020000 	.word	0x40020000
 8003a18:	40020400 	.word	0x40020400
 8003a1c:	40020800 	.word	0x40020800
 8003a20:	40020c00 	.word	0x40020c00
 8003a24:	40021000 	.word	0x40021000
 8003a28:	40021400 	.word	0x40021400
 8003a2c:	40021800 	.word	0x40021800
 8003a30:	40021c00 	.word	0x40021c00
 8003a34:	40022000 	.word	0x40022000
 8003a38:	40022400 	.word	0x40022400
 8003a3c:	40013c00 	.word	0x40013c00

08003a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	807b      	strh	r3, [r7, #2]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a50:	787b      	ldrb	r3, [r7, #1]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a56:	887a      	ldrh	r2, [r7, #2]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a5c:	e003      	b.n	8003a66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a5e:	887b      	ldrh	r3, [r7, #2]
 8003a60:	041a      	lsls	r2, r3, #16
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	619a      	str	r2, [r3, #24]
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
	...

08003a74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a7e:	4b08      	ldr	r3, [pc, #32]	@ (8003aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a80:	695a      	ldr	r2, [r3, #20]
 8003a82:	88fb      	ldrh	r3, [r7, #6]
 8003a84:	4013      	ands	r3, r2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d006      	beq.n	8003a98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a8a:	4a05      	ldr	r2, [pc, #20]	@ (8003aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a8c:	88fb      	ldrh	r3, [r7, #6]
 8003a8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a90:	88fb      	ldrh	r3, [r7, #6]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7ff f87c 	bl	8002b90 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a98:	bf00      	nop
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40013c00 	.word	0x40013c00

08003aa4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af02      	add	r7, sp, #8
 8003aaa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e101      	b.n	8003cba <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d106      	bne.n	8003ad6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7fe fb57 	bl	8002184 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2203      	movs	r2, #3
 8003ada:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ae4:	d102      	bne.n	8003aec <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f001 fb51 	bl	8005198 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6818      	ldr	r0, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	7c1a      	ldrb	r2, [r3, #16]
 8003afe:	f88d 2000 	strb.w	r2, [sp]
 8003b02:	3304      	adds	r3, #4
 8003b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b06:	f001 fae3 	bl	80050d0 <USB_CoreInit>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e0ce      	b.n	8003cba <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2100      	movs	r1, #0
 8003b22:	4618      	mov	r0, r3
 8003b24:	f001 fb49 	bl	80051ba <USB_SetCurrentMode>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d005      	beq.n	8003b3a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2202      	movs	r2, #2
 8003b32:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0bf      	b.n	8003cba <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	73fb      	strb	r3, [r7, #15]
 8003b3e:	e04a      	b.n	8003bd6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b40:	7bfa      	ldrb	r2, [r7, #15]
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	4413      	add	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	3315      	adds	r3, #21
 8003b50:	2201      	movs	r2, #1
 8003b52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b54:	7bfa      	ldrb	r2, [r7, #15]
 8003b56:	6879      	ldr	r1, [r7, #4]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	00db      	lsls	r3, r3, #3
 8003b5c:	4413      	add	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	440b      	add	r3, r1
 8003b62:	3314      	adds	r3, #20
 8003b64:	7bfa      	ldrb	r2, [r7, #15]
 8003b66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b68:	7bfa      	ldrb	r2, [r7, #15]
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	b298      	uxth	r0, r3
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	4613      	mov	r3, r2
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	4413      	add	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	440b      	add	r3, r1
 8003b7a:	332e      	adds	r3, #46	@ 0x2e
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b80:	7bfa      	ldrb	r2, [r7, #15]
 8003b82:	6879      	ldr	r1, [r7, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	4413      	add	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	3318      	adds	r3, #24
 8003b90:	2200      	movs	r2, #0
 8003b92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003b94:	7bfa      	ldrb	r2, [r7, #15]
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	4413      	add	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	331c      	adds	r3, #28
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ba8:	7bfa      	ldrb	r2, [r7, #15]
 8003baa:	6879      	ldr	r1, [r7, #4]
 8003bac:	4613      	mov	r3, r2
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	3320      	adds	r3, #32
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003bbc:	7bfa      	ldrb	r2, [r7, #15]
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	4413      	add	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	440b      	add	r3, r1
 8003bca:	3324      	adds	r3, #36	@ 0x24
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	73fb      	strb	r3, [r7, #15]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	791b      	ldrb	r3, [r3, #4]
 8003bda:	7bfa      	ldrb	r2, [r7, #15]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d3af      	bcc.n	8003b40 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003be0:	2300      	movs	r3, #0
 8003be2:	73fb      	strb	r3, [r7, #15]
 8003be4:	e044      	b.n	8003c70 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003be6:	7bfa      	ldrb	r2, [r7, #15]
 8003be8:	6879      	ldr	r1, [r7, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	4413      	add	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003bfc:	7bfa      	ldrb	r2, [r7, #15]
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	4613      	mov	r3, r2
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	4413      	add	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003c0e:	7bfa      	ldrb	r2, [r7, #15]
 8003c10:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c12:	7bfa      	ldrb	r2, [r7, #15]
 8003c14:	6879      	ldr	r1, [r7, #4]
 8003c16:	4613      	mov	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	440b      	add	r3, r1
 8003c20:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003c24:	2200      	movs	r2, #0
 8003c26:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c28:	7bfa      	ldrb	r2, [r7, #15]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	00db      	lsls	r3, r3, #3
 8003c30:	4413      	add	r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c3e:	7bfa      	ldrb	r2, [r7, #15]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c54:	7bfa      	ldrb	r2, [r7, #15]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4413      	add	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c6a:	7bfb      	ldrb	r3, [r7, #15]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	73fb      	strb	r3, [r7, #15]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	791b      	ldrb	r3, [r3, #4]
 8003c74:	7bfa      	ldrb	r2, [r7, #15]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d3b5      	bcc.n	8003be6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6818      	ldr	r0, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	7c1a      	ldrb	r2, [r3, #16]
 8003c82:	f88d 2000 	strb.w	r2, [sp]
 8003c86:	3304      	adds	r3, #4
 8003c88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c8a:	f001 fae3 	bl	8005254 <USB_DevInit>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d005      	beq.n	8003ca0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e00c      	b.n	8003cba <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f001 fcab 	bl	800560e <USB_DevDisconnect>

  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e267      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d075      	beq.n	8003dce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ce2:	4b88      	ldr	r3, [pc, #544]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f003 030c 	and.w	r3, r3, #12
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d00c      	beq.n	8003d08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cee:	4b85      	ldr	r3, [pc, #532]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003cf6:	2b08      	cmp	r3, #8
 8003cf8:	d112      	bne.n	8003d20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cfa:	4b82      	ldr	r3, [pc, #520]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d06:	d10b      	bne.n	8003d20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d08:	4b7e      	ldr	r3, [pc, #504]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d05b      	beq.n	8003dcc <HAL_RCC_OscConfig+0x108>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d157      	bne.n	8003dcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e242      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d28:	d106      	bne.n	8003d38 <HAL_RCC_OscConfig+0x74>
 8003d2a:	4b76      	ldr	r3, [pc, #472]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a75      	ldr	r2, [pc, #468]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d34:	6013      	str	r3, [r2, #0]
 8003d36:	e01d      	b.n	8003d74 <HAL_RCC_OscConfig+0xb0>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d40:	d10c      	bne.n	8003d5c <HAL_RCC_OscConfig+0x98>
 8003d42:	4b70      	ldr	r3, [pc, #448]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a6f      	ldr	r2, [pc, #444]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a6c      	ldr	r2, [pc, #432]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	e00b      	b.n	8003d74 <HAL_RCC_OscConfig+0xb0>
 8003d5c:	4b69      	ldr	r3, [pc, #420]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a68      	ldr	r2, [pc, #416]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d66:	6013      	str	r3, [r2, #0]
 8003d68:	4b66      	ldr	r3, [pc, #408]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a65      	ldr	r2, [pc, #404]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d013      	beq.n	8003da4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7c:	f7ff f822 	bl	8002dc4 <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d84:	f7ff f81e 	bl	8002dc4 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b64      	cmp	r3, #100	@ 0x64
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e207      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	4b5b      	ldr	r3, [pc, #364]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d0f0      	beq.n	8003d84 <HAL_RCC_OscConfig+0xc0>
 8003da2:	e014      	b.n	8003dce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da4:	f7ff f80e 	bl	8002dc4 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dac:	f7ff f80a 	bl	8002dc4 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b64      	cmp	r3, #100	@ 0x64
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e1f3      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dbe:	4b51      	ldr	r3, [pc, #324]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f0      	bne.n	8003dac <HAL_RCC_OscConfig+0xe8>
 8003dca:	e000      	b.n	8003dce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d063      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003dda:	4b4a      	ldr	r3, [pc, #296]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f003 030c 	and.w	r3, r3, #12
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00b      	beq.n	8003dfe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003de6:	4b47      	ldr	r3, [pc, #284]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003dee:	2b08      	cmp	r3, #8
 8003df0:	d11c      	bne.n	8003e2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003df2:	4b44      	ldr	r3, [pc, #272]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d116      	bne.n	8003e2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dfe:	4b41      	ldr	r3, [pc, #260]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d005      	beq.n	8003e16 <HAL_RCC_OscConfig+0x152>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d001      	beq.n	8003e16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e1c7      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e16:	4b3b      	ldr	r3, [pc, #236]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	00db      	lsls	r3, r3, #3
 8003e24:	4937      	ldr	r1, [pc, #220]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e2a:	e03a      	b.n	8003ea2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d020      	beq.n	8003e76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e34:	4b34      	ldr	r3, [pc, #208]	@ (8003f08 <HAL_RCC_OscConfig+0x244>)
 8003e36:	2201      	movs	r2, #1
 8003e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3a:	f7fe ffc3 	bl	8002dc4 <HAL_GetTick>
 8003e3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e40:	e008      	b.n	8003e54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e42:	f7fe ffbf 	bl	8002dc4 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e1a8      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e54:	4b2b      	ldr	r3, [pc, #172]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0f0      	beq.n	8003e42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e60:	4b28      	ldr	r3, [pc, #160]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	00db      	lsls	r3, r3, #3
 8003e6e:	4925      	ldr	r1, [pc, #148]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	600b      	str	r3, [r1, #0]
 8003e74:	e015      	b.n	8003ea2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e76:	4b24      	ldr	r3, [pc, #144]	@ (8003f08 <HAL_RCC_OscConfig+0x244>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7c:	f7fe ffa2 	bl	8002dc4 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e84:	f7fe ff9e 	bl	8002dc4 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e187      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e96:	4b1b      	ldr	r3, [pc, #108]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1f0      	bne.n	8003e84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0308 	and.w	r3, r3, #8
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d036      	beq.n	8003f1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d016      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eb6:	4b15      	ldr	r3, [pc, #84]	@ (8003f0c <HAL_RCC_OscConfig+0x248>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ebc:	f7fe ff82 	bl	8002dc4 <HAL_GetTick>
 8003ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ec4:	f7fe ff7e 	bl	8002dc4 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e167      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f04 <HAL_RCC_OscConfig+0x240>)
 8003ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d0f0      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x200>
 8003ee2:	e01b      	b.n	8003f1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ee4:	4b09      	ldr	r3, [pc, #36]	@ (8003f0c <HAL_RCC_OscConfig+0x248>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eea:	f7fe ff6b 	bl	8002dc4 <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ef0:	e00e      	b.n	8003f10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ef2:	f7fe ff67 	bl	8002dc4 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d907      	bls.n	8003f10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e150      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
 8003f04:	40023800 	.word	0x40023800
 8003f08:	42470000 	.word	0x42470000
 8003f0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f10:	4b88      	ldr	r3, [pc, #544]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003f12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1ea      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0304 	and.w	r3, r3, #4
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f000 8097 	beq.w	8004058 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f2e:	4b81      	ldr	r3, [pc, #516]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d10f      	bne.n	8003f5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	4b7d      	ldr	r3, [pc, #500]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	4a7c      	ldr	r2, [pc, #496]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f4a:	4b7a      	ldr	r3, [pc, #488]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f52:	60bb      	str	r3, [r7, #8]
 8003f54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f56:	2301      	movs	r3, #1
 8003f58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f5a:	4b77      	ldr	r3, [pc, #476]	@ (8004138 <HAL_RCC_OscConfig+0x474>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d118      	bne.n	8003f98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f66:	4b74      	ldr	r3, [pc, #464]	@ (8004138 <HAL_RCC_OscConfig+0x474>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a73      	ldr	r2, [pc, #460]	@ (8004138 <HAL_RCC_OscConfig+0x474>)
 8003f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f72:	f7fe ff27 	bl	8002dc4 <HAL_GetTick>
 8003f76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f78:	e008      	b.n	8003f8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f7a:	f7fe ff23 	bl	8002dc4 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e10c      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	4b6a      	ldr	r3, [pc, #424]	@ (8004138 <HAL_RCC_OscConfig+0x474>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0f0      	beq.n	8003f7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d106      	bne.n	8003fae <HAL_RCC_OscConfig+0x2ea>
 8003fa0:	4b64      	ldr	r3, [pc, #400]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa4:	4a63      	ldr	r2, [pc, #396]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fa6:	f043 0301 	orr.w	r3, r3, #1
 8003faa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fac:	e01c      	b.n	8003fe8 <HAL_RCC_OscConfig+0x324>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	2b05      	cmp	r3, #5
 8003fb4:	d10c      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x30c>
 8003fb6:	4b5f      	ldr	r3, [pc, #380]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fba:	4a5e      	ldr	r2, [pc, #376]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fbc:	f043 0304 	orr.w	r3, r3, #4
 8003fc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fc2:	4b5c      	ldr	r3, [pc, #368]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc6:	4a5b      	ldr	r2, [pc, #364]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fc8:	f043 0301 	orr.w	r3, r3, #1
 8003fcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fce:	e00b      	b.n	8003fe8 <HAL_RCC_OscConfig+0x324>
 8003fd0:	4b58      	ldr	r3, [pc, #352]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd4:	4a57      	ldr	r2, [pc, #348]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fd6:	f023 0301 	bic.w	r3, r3, #1
 8003fda:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fdc:	4b55      	ldr	r3, [pc, #340]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe0:	4a54      	ldr	r2, [pc, #336]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8003fe2:	f023 0304 	bic.w	r3, r3, #4
 8003fe6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d015      	beq.n	800401c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff0:	f7fe fee8 	bl	8002dc4 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff6:	e00a      	b.n	800400e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ff8:	f7fe fee4 	bl	8002dc4 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004006:	4293      	cmp	r3, r2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e0cb      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400e:	4b49      	ldr	r3, [pc, #292]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8004010:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d0ee      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x334>
 800401a:	e014      	b.n	8004046 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800401c:	f7fe fed2 	bl	8002dc4 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004022:	e00a      	b.n	800403a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004024:	f7fe fece 	bl	8002dc4 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004032:	4293      	cmp	r3, r2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e0b5      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800403a:	4b3e      	ldr	r3, [pc, #248]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 800403c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1ee      	bne.n	8004024 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004046:	7dfb      	ldrb	r3, [r7, #23]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d105      	bne.n	8004058 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800404c:	4b39      	ldr	r3, [pc, #228]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 800404e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004050:	4a38      	ldr	r2, [pc, #224]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8004052:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004056:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 80a1 	beq.w	80041a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004062:	4b34      	ldr	r3, [pc, #208]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	2b08      	cmp	r3, #8
 800406c:	d05c      	beq.n	8004128 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	2b02      	cmp	r3, #2
 8004074:	d141      	bne.n	80040fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004076:	4b31      	ldr	r3, [pc, #196]	@ (800413c <HAL_RCC_OscConfig+0x478>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407c:	f7fe fea2 	bl	8002dc4 <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004084:	f7fe fe9e 	bl	8002dc4 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e087      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004096:	4b27      	ldr	r3, [pc, #156]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	69da      	ldr	r2, [r3, #28]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b0:	019b      	lsls	r3, r3, #6
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b8:	085b      	lsrs	r3, r3, #1
 80040ba:	3b01      	subs	r3, #1
 80040bc:	041b      	lsls	r3, r3, #16
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c4:	061b      	lsls	r3, r3, #24
 80040c6:	491b      	ldr	r1, [pc, #108]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040cc:	4b1b      	ldr	r3, [pc, #108]	@ (800413c <HAL_RCC_OscConfig+0x478>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d2:	f7fe fe77 	bl	8002dc4 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040d8:	e008      	b.n	80040ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040da:	f7fe fe73 	bl	8002dc4 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e05c      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040ec:	4b11      	ldr	r3, [pc, #68]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d0f0      	beq.n	80040da <HAL_RCC_OscConfig+0x416>
 80040f8:	e054      	b.n	80041a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040fa:	4b10      	ldr	r3, [pc, #64]	@ (800413c <HAL_RCC_OscConfig+0x478>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004100:	f7fe fe60 	bl	8002dc4 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004108:	f7fe fe5c 	bl	8002dc4 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e045      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411a:	4b06      	ldr	r3, [pc, #24]	@ (8004134 <HAL_RCC_OscConfig+0x470>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0x444>
 8004126:	e03d      	b.n	80041a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d107      	bne.n	8004140 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e038      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
 8004134:	40023800 	.word	0x40023800
 8004138:	40007000 	.word	0x40007000
 800413c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004140:	4b1b      	ldr	r3, [pc, #108]	@ (80041b0 <HAL_RCC_OscConfig+0x4ec>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d028      	beq.n	80041a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004158:	429a      	cmp	r2, r3
 800415a:	d121      	bne.n	80041a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004166:	429a      	cmp	r2, r3
 8004168:	d11a      	bne.n	80041a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004170:	4013      	ands	r3, r2
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004176:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004178:	4293      	cmp	r3, r2
 800417a:	d111      	bne.n	80041a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004186:	085b      	lsrs	r3, r3, #1
 8004188:	3b01      	subs	r3, #1
 800418a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800418c:	429a      	cmp	r2, r3
 800418e:	d107      	bne.n	80041a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800419a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800419c:	429a      	cmp	r2, r3
 800419e:	d001      	beq.n	80041a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e000      	b.n	80041a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40023800 	.word	0x40023800

080041b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e0cc      	b.n	8004362 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041c8:	4b68      	ldr	r3, [pc, #416]	@ (800436c <HAL_RCC_ClockConfig+0x1b8>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 030f 	and.w	r3, r3, #15
 80041d0:	683a      	ldr	r2, [r7, #0]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d90c      	bls.n	80041f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d6:	4b65      	ldr	r3, [pc, #404]	@ (800436c <HAL_RCC_ClockConfig+0x1b8>)
 80041d8:	683a      	ldr	r2, [r7, #0]
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041de:	4b63      	ldr	r3, [pc, #396]	@ (800436c <HAL_RCC_ClockConfig+0x1b8>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d001      	beq.n	80041f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e0b8      	b.n	8004362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d020      	beq.n	800423e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0304 	and.w	r3, r3, #4
 8004204:	2b00      	cmp	r3, #0
 8004206:	d005      	beq.n	8004214 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004208:	4b59      	ldr	r3, [pc, #356]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	4a58      	ldr	r2, [pc, #352]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 800420e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004212:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0308 	and.w	r3, r3, #8
 800421c:	2b00      	cmp	r3, #0
 800421e:	d005      	beq.n	800422c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004220:	4b53      	ldr	r3, [pc, #332]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	4a52      	ldr	r2, [pc, #328]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004226:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800422a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800422c:	4b50      	ldr	r3, [pc, #320]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	494d      	ldr	r1, [pc, #308]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	4313      	orrs	r3, r2
 800423c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d044      	beq.n	80042d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d107      	bne.n	8004262 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004252:	4b47      	ldr	r3, [pc, #284]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d119      	bne.n	8004292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e07f      	b.n	8004362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2b02      	cmp	r3, #2
 8004268:	d003      	beq.n	8004272 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800426e:	2b03      	cmp	r3, #3
 8004270:	d107      	bne.n	8004282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004272:	4b3f      	ldr	r3, [pc, #252]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d109      	bne.n	8004292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e06f      	b.n	8004362 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004282:	4b3b      	ldr	r3, [pc, #236]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e067      	b.n	8004362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004292:	4b37      	ldr	r3, [pc, #220]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f023 0203 	bic.w	r2, r3, #3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	4934      	ldr	r1, [pc, #208]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042a4:	f7fe fd8e 	bl	8002dc4 <HAL_GetTick>
 80042a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042aa:	e00a      	b.n	80042c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ac:	f7fe fd8a 	bl	8002dc4 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e04f      	b.n	8004362 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c2:	4b2b      	ldr	r3, [pc, #172]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 020c 	and.w	r2, r3, #12
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d1eb      	bne.n	80042ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042d4:	4b25      	ldr	r3, [pc, #148]	@ (800436c <HAL_RCC_ClockConfig+0x1b8>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 030f 	and.w	r3, r3, #15
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d20c      	bcs.n	80042fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e2:	4b22      	ldr	r3, [pc, #136]	@ (800436c <HAL_RCC_ClockConfig+0x1b8>)
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ea:	4b20      	ldr	r3, [pc, #128]	@ (800436c <HAL_RCC_ClockConfig+0x1b8>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d001      	beq.n	80042fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e032      	b.n	8004362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0304 	and.w	r3, r3, #4
 8004304:	2b00      	cmp	r3, #0
 8004306:	d008      	beq.n	800431a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004308:	4b19      	ldr	r3, [pc, #100]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	4916      	ldr	r1, [pc, #88]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004316:	4313      	orrs	r3, r2
 8004318:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0308 	and.w	r3, r3, #8
 8004322:	2b00      	cmp	r3, #0
 8004324:	d009      	beq.n	800433a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004326:	4b12      	ldr	r3, [pc, #72]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	00db      	lsls	r3, r3, #3
 8004334:	490e      	ldr	r1, [pc, #56]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004336:	4313      	orrs	r3, r2
 8004338:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800433a:	f000 f821 	bl	8004380 <HAL_RCC_GetSysClockFreq>
 800433e:	4602      	mov	r2, r0
 8004340:	4b0b      	ldr	r3, [pc, #44]	@ (8004370 <HAL_RCC_ClockConfig+0x1bc>)
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	091b      	lsrs	r3, r3, #4
 8004346:	f003 030f 	and.w	r3, r3, #15
 800434a:	490a      	ldr	r1, [pc, #40]	@ (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 800434c:	5ccb      	ldrb	r3, [r1, r3]
 800434e:	fa22 f303 	lsr.w	r3, r2, r3
 8004352:	4a09      	ldr	r2, [pc, #36]	@ (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004356:	4b09      	ldr	r3, [pc, #36]	@ (800437c <HAL_RCC_ClockConfig+0x1c8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f7fe fcee 	bl	8002d3c <HAL_InitTick>

  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40023c00 	.word	0x40023c00
 8004370:	40023800 	.word	0x40023800
 8004374:	08009d7c 	.word	0x08009d7c
 8004378:	20000004 	.word	0x20000004
 800437c:	2000001c 	.word	0x2000001c

08004380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004380:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004384:	b094      	sub	sp, #80	@ 0x50
 8004386:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004388:	2300      	movs	r3, #0
 800438a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800438c:	2300      	movs	r3, #0
 800438e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004390:	2300      	movs	r3, #0
 8004392:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004398:	4b79      	ldr	r3, [pc, #484]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x200>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 030c 	and.w	r3, r3, #12
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d00d      	beq.n	80043c0 <HAL_RCC_GetSysClockFreq+0x40>
 80043a4:	2b08      	cmp	r3, #8
 80043a6:	f200 80e1 	bhi.w	800456c <HAL_RCC_GetSysClockFreq+0x1ec>
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d002      	beq.n	80043b4 <HAL_RCC_GetSysClockFreq+0x34>
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d003      	beq.n	80043ba <HAL_RCC_GetSysClockFreq+0x3a>
 80043b2:	e0db      	b.n	800456c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043b4:	4b73      	ldr	r3, [pc, #460]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x204>)
 80043b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043b8:	e0db      	b.n	8004572 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043ba:	4b73      	ldr	r3, [pc, #460]	@ (8004588 <HAL_RCC_GetSysClockFreq+0x208>)
 80043bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043be:	e0d8      	b.n	8004572 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043c0:	4b6f      	ldr	r3, [pc, #444]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x200>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043ca:	4b6d      	ldr	r3, [pc, #436]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x200>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d063      	beq.n	800449e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043d6:	4b6a      	ldr	r3, [pc, #424]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x200>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	099b      	lsrs	r3, r3, #6
 80043dc:	2200      	movs	r2, #0
 80043de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80043e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80043ea:	2300      	movs	r3, #0
 80043ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80043ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80043f2:	4622      	mov	r2, r4
 80043f4:	462b      	mov	r3, r5
 80043f6:	f04f 0000 	mov.w	r0, #0
 80043fa:	f04f 0100 	mov.w	r1, #0
 80043fe:	0159      	lsls	r1, r3, #5
 8004400:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004404:	0150      	lsls	r0, r2, #5
 8004406:	4602      	mov	r2, r0
 8004408:	460b      	mov	r3, r1
 800440a:	4621      	mov	r1, r4
 800440c:	1a51      	subs	r1, r2, r1
 800440e:	6139      	str	r1, [r7, #16]
 8004410:	4629      	mov	r1, r5
 8004412:	eb63 0301 	sbc.w	r3, r3, r1
 8004416:	617b      	str	r3, [r7, #20]
 8004418:	f04f 0200 	mov.w	r2, #0
 800441c:	f04f 0300 	mov.w	r3, #0
 8004420:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004424:	4659      	mov	r1, fp
 8004426:	018b      	lsls	r3, r1, #6
 8004428:	4651      	mov	r1, sl
 800442a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800442e:	4651      	mov	r1, sl
 8004430:	018a      	lsls	r2, r1, #6
 8004432:	4651      	mov	r1, sl
 8004434:	ebb2 0801 	subs.w	r8, r2, r1
 8004438:	4659      	mov	r1, fp
 800443a:	eb63 0901 	sbc.w	r9, r3, r1
 800443e:	f04f 0200 	mov.w	r2, #0
 8004442:	f04f 0300 	mov.w	r3, #0
 8004446:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800444a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800444e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004452:	4690      	mov	r8, r2
 8004454:	4699      	mov	r9, r3
 8004456:	4623      	mov	r3, r4
 8004458:	eb18 0303 	adds.w	r3, r8, r3
 800445c:	60bb      	str	r3, [r7, #8]
 800445e:	462b      	mov	r3, r5
 8004460:	eb49 0303 	adc.w	r3, r9, r3
 8004464:	60fb      	str	r3, [r7, #12]
 8004466:	f04f 0200 	mov.w	r2, #0
 800446a:	f04f 0300 	mov.w	r3, #0
 800446e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004472:	4629      	mov	r1, r5
 8004474:	024b      	lsls	r3, r1, #9
 8004476:	4621      	mov	r1, r4
 8004478:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800447c:	4621      	mov	r1, r4
 800447e:	024a      	lsls	r2, r1, #9
 8004480:	4610      	mov	r0, r2
 8004482:	4619      	mov	r1, r3
 8004484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004486:	2200      	movs	r2, #0
 8004488:	62bb      	str	r3, [r7, #40]	@ 0x28
 800448a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800448c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004490:	f7fc fb9c 	bl	8000bcc <__aeabi_uldivmod>
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	4613      	mov	r3, r2
 800449a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800449c:	e058      	b.n	8004550 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800449e:	4b38      	ldr	r3, [pc, #224]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x200>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	099b      	lsrs	r3, r3, #6
 80044a4:	2200      	movs	r2, #0
 80044a6:	4618      	mov	r0, r3
 80044a8:	4611      	mov	r1, r2
 80044aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044ae:	623b      	str	r3, [r7, #32]
 80044b0:	2300      	movs	r3, #0
 80044b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80044b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044b8:	4642      	mov	r2, r8
 80044ba:	464b      	mov	r3, r9
 80044bc:	f04f 0000 	mov.w	r0, #0
 80044c0:	f04f 0100 	mov.w	r1, #0
 80044c4:	0159      	lsls	r1, r3, #5
 80044c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044ca:	0150      	lsls	r0, r2, #5
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4641      	mov	r1, r8
 80044d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80044d6:	4649      	mov	r1, r9
 80044d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80044dc:	f04f 0200 	mov.w	r2, #0
 80044e0:	f04f 0300 	mov.w	r3, #0
 80044e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80044ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044f0:	ebb2 040a 	subs.w	r4, r2, sl
 80044f4:	eb63 050b 	sbc.w	r5, r3, fp
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	f04f 0300 	mov.w	r3, #0
 8004500:	00eb      	lsls	r3, r5, #3
 8004502:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004506:	00e2      	lsls	r2, r4, #3
 8004508:	4614      	mov	r4, r2
 800450a:	461d      	mov	r5, r3
 800450c:	4643      	mov	r3, r8
 800450e:	18e3      	adds	r3, r4, r3
 8004510:	603b      	str	r3, [r7, #0]
 8004512:	464b      	mov	r3, r9
 8004514:	eb45 0303 	adc.w	r3, r5, r3
 8004518:	607b      	str	r3, [r7, #4]
 800451a:	f04f 0200 	mov.w	r2, #0
 800451e:	f04f 0300 	mov.w	r3, #0
 8004522:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004526:	4629      	mov	r1, r5
 8004528:	028b      	lsls	r3, r1, #10
 800452a:	4621      	mov	r1, r4
 800452c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004530:	4621      	mov	r1, r4
 8004532:	028a      	lsls	r2, r1, #10
 8004534:	4610      	mov	r0, r2
 8004536:	4619      	mov	r1, r3
 8004538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800453a:	2200      	movs	r2, #0
 800453c:	61bb      	str	r3, [r7, #24]
 800453e:	61fa      	str	r2, [r7, #28]
 8004540:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004544:	f7fc fb42 	bl	8000bcc <__aeabi_uldivmod>
 8004548:	4602      	mov	r2, r0
 800454a:	460b      	mov	r3, r1
 800454c:	4613      	mov	r3, r2
 800454e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004550:	4b0b      	ldr	r3, [pc, #44]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x200>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	0c1b      	lsrs	r3, r3, #16
 8004556:	f003 0303 	and.w	r3, r3, #3
 800455a:	3301      	adds	r3, #1
 800455c:	005b      	lsls	r3, r3, #1
 800455e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004560:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004564:	fbb2 f3f3 	udiv	r3, r2, r3
 8004568:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800456a:	e002      	b.n	8004572 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800456c:	4b05      	ldr	r3, [pc, #20]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x204>)
 800456e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004570:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004572:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004574:	4618      	mov	r0, r3
 8004576:	3750      	adds	r7, #80	@ 0x50
 8004578:	46bd      	mov	sp, r7
 800457a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800457e:	bf00      	nop
 8004580:	40023800 	.word	0x40023800
 8004584:	00f42400 	.word	0x00f42400
 8004588:	007a1200 	.word	0x007a1200

0800458c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004590:	4b03      	ldr	r3, [pc, #12]	@ (80045a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004592:	681b      	ldr	r3, [r3, #0]
}
 8004594:	4618      	mov	r0, r3
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	20000004 	.word	0x20000004

080045a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045a8:	f7ff fff0 	bl	800458c <HAL_RCC_GetHCLKFreq>
 80045ac:	4602      	mov	r2, r0
 80045ae:	4b05      	ldr	r3, [pc, #20]	@ (80045c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	0a9b      	lsrs	r3, r3, #10
 80045b4:	f003 0307 	and.w	r3, r3, #7
 80045b8:	4903      	ldr	r1, [pc, #12]	@ (80045c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045ba:	5ccb      	ldrb	r3, [r1, r3]
 80045bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40023800 	.word	0x40023800
 80045c8:	08009d8c 	.word	0x08009d8c

080045cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045d0:	f7ff ffdc 	bl	800458c <HAL_RCC_GetHCLKFreq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4b05      	ldr	r3, [pc, #20]	@ (80045ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	0b5b      	lsrs	r3, r3, #13
 80045dc:	f003 0307 	and.w	r3, r3, #7
 80045e0:	4903      	ldr	r1, [pc, #12]	@ (80045f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045e2:	5ccb      	ldrb	r3, [r1, r3]
 80045e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40023800 	.word	0x40023800
 80045f0:	08009d8c 	.word	0x08009d8c

080045f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e07b      	b.n	80046fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460a:	2b00      	cmp	r3, #0
 800460c:	d108      	bne.n	8004620 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004616:	d009      	beq.n	800462c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	61da      	str	r2, [r3, #28]
 800461e:	e005      	b.n	800462c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f7fd fd0c 	bl	8002064 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2202      	movs	r2, #2
 8004650:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004662:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800467e:	431a      	orrs	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	f003 0302 	and.w	r3, r3, #2
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	69db      	ldr	r3, [r3, #28]
 80046a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b0:	ea42 0103 	orr.w	r1, r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	430a      	orrs	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	0c1b      	lsrs	r3, r3, #16
 80046ca:	f003 0104 	and.w	r1, r3, #4
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d2:	f003 0210 	and.w	r2, r3, #16
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3708      	adds	r7, #8
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b088      	sub	sp, #32
 800470a:	af00      	add	r7, sp, #0
 800470c:	60f8      	str	r0, [r7, #12]
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	603b      	str	r3, [r7, #0]
 8004712:	4613      	mov	r3, r2
 8004714:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004716:	f7fe fb55 	bl	8002dc4 <HAL_GetTick>
 800471a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800471c:	88fb      	ldrh	r3, [r7, #6]
 800471e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b01      	cmp	r3, #1
 800472a:	d001      	beq.n	8004730 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800472c:	2302      	movs	r3, #2
 800472e:	e12a      	b.n	8004986 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d002      	beq.n	800473c <HAL_SPI_Transmit+0x36>
 8004736:	88fb      	ldrh	r3, [r7, #6]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d101      	bne.n	8004740 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e122      	b.n	8004986 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004746:	2b01      	cmp	r3, #1
 8004748:	d101      	bne.n	800474e <HAL_SPI_Transmit+0x48>
 800474a:	2302      	movs	r3, #2
 800474c:	e11b      	b.n	8004986 <HAL_SPI_Transmit+0x280>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2203      	movs	r2, #3
 800475a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	88fa      	ldrh	r2, [r7, #6]
 800476e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	88fa      	ldrh	r2, [r7, #6]
 8004774:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800479c:	d10f      	bne.n	80047be <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c8:	2b40      	cmp	r3, #64	@ 0x40
 80047ca:	d007      	beq.n	80047dc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047e4:	d152      	bne.n	800488c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <HAL_SPI_Transmit+0xee>
 80047ee:	8b7b      	ldrh	r3, [r7, #26]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d145      	bne.n	8004880 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f8:	881a      	ldrh	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004804:	1c9a      	adds	r2, r3, #2
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b29a      	uxth	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004818:	e032      	b.n	8004880 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b02      	cmp	r3, #2
 8004826:	d112      	bne.n	800484e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482c:	881a      	ldrh	r2, [r3, #0]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004838:	1c9a      	adds	r2, r3, #2
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004842:	b29b      	uxth	r3, r3
 8004844:	3b01      	subs	r3, #1
 8004846:	b29a      	uxth	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800484c:	e018      	b.n	8004880 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800484e:	f7fe fab9 	bl	8002dc4 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d803      	bhi.n	8004866 <HAL_SPI_Transmit+0x160>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004864:	d102      	bne.n	800486c <HAL_SPI_Transmit+0x166>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d109      	bne.n	8004880 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e082      	b.n	8004986 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1c7      	bne.n	800481a <HAL_SPI_Transmit+0x114>
 800488a:	e053      	b.n	8004934 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d002      	beq.n	800489a <HAL_SPI_Transmit+0x194>
 8004894:	8b7b      	ldrh	r3, [r7, #26]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d147      	bne.n	800492a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	330c      	adds	r3, #12
 80048a4:	7812      	ldrb	r2, [r2, #0]
 80048a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ac:	1c5a      	adds	r2, r3, #1
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80048c0:	e033      	b.n	800492a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d113      	bne.n	80048f8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	330c      	adds	r3, #12
 80048da:	7812      	ldrb	r2, [r2, #0]
 80048dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e2:	1c5a      	adds	r2, r3, #1
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048f6:	e018      	b.n	800492a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048f8:	f7fe fa64 	bl	8002dc4 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	429a      	cmp	r2, r3
 8004906:	d803      	bhi.n	8004910 <HAL_SPI_Transmit+0x20a>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800490e:	d102      	bne.n	8004916 <HAL_SPI_Transmit+0x210>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d109      	bne.n	800492a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e02d      	b.n	8004986 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800492e:	b29b      	uxth	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1c6      	bne.n	80048c2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004934:	69fa      	ldr	r2, [r7, #28]
 8004936:	6839      	ldr	r1, [r7, #0]
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f000 f8b1 	bl	8004aa0 <SPI_EndRxTxTransaction>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2220      	movs	r2, #32
 8004948:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d10a      	bne.n	8004968 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004952:	2300      	movs	r3, #0
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	617b      	str	r3, [r7, #20]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	617b      	str	r3, [r7, #20]
 8004966:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e000      	b.n	8004986 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004984:	2300      	movs	r3, #0
  }
}
 8004986:	4618      	mov	r0, r3
 8004988:	3720      	adds	r7, #32
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
	...

08004990 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b088      	sub	sp, #32
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	603b      	str	r3, [r7, #0]
 800499c:	4613      	mov	r3, r2
 800499e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049a0:	f7fe fa10 	bl	8002dc4 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a8:	1a9b      	subs	r3, r3, r2
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	4413      	add	r3, r2
 80049ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049b0:	f7fe fa08 	bl	8002dc4 <HAL_GetTick>
 80049b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049b6:	4b39      	ldr	r3, [pc, #228]	@ (8004a9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	015b      	lsls	r3, r3, #5
 80049bc:	0d1b      	lsrs	r3, r3, #20
 80049be:	69fa      	ldr	r2, [r7, #28]
 80049c0:	fb02 f303 	mul.w	r3, r2, r3
 80049c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049c6:	e055      	b.n	8004a74 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ce:	d051      	beq.n	8004a74 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049d0:	f7fe f9f8 	bl	8002dc4 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	69fa      	ldr	r2, [r7, #28]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d902      	bls.n	80049e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d13d      	bne.n	8004a62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	685a      	ldr	r2, [r3, #4]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80049f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049fe:	d111      	bne.n	8004a24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a08:	d004      	beq.n	8004a14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a12:	d107      	bne.n	8004a24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a2c:	d10f      	bne.n	8004a4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e018      	b.n	8004a94 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d102      	bne.n	8004a6e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	61fb      	str	r3, [r7, #28]
 8004a6c:	e002      	b.n	8004a74 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	3b01      	subs	r3, #1
 8004a72:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	bf0c      	ite	eq
 8004a84:	2301      	moveq	r3, #1
 8004a86:	2300      	movne	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	79fb      	ldrb	r3, [r7, #7]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d19a      	bne.n	80049c8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3720      	adds	r7, #32
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20000004 	.word	0x20000004

08004aa0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af02      	add	r7, sp, #8
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	9300      	str	r3, [sp, #0]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	2102      	movs	r1, #2
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f7ff ff6a 	bl	8004990 <SPI_WaitFlagStateUntilTimeout>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d007      	beq.n	8004ad2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac6:	f043 0220 	orr.w	r2, r3, #32
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e032      	b.n	8004b38 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b40 <SPI_EndRxTxTransaction+0xa0>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b44 <SPI_EndRxTxTransaction+0xa4>)
 8004ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8004adc:	0d5b      	lsrs	r3, r3, #21
 8004ade:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004ae2:	fb02 f303 	mul.w	r3, r2, r3
 8004ae6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004af0:	d112      	bne.n	8004b18 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	2200      	movs	r2, #0
 8004afa:	2180      	movs	r1, #128	@ 0x80
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f7ff ff47 	bl	8004990 <SPI_WaitFlagStateUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d016      	beq.n	8004b36 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b0c:	f043 0220 	orr.w	r2, r3, #32
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e00f      	b.n	8004b38 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00a      	beq.n	8004b34 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	3b01      	subs	r3, #1
 8004b22:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b2e:	2b80      	cmp	r3, #128	@ 0x80
 8004b30:	d0f2      	beq.n	8004b18 <SPI_EndRxTxTransaction+0x78>
 8004b32:	e000      	b.n	8004b36 <SPI_EndRxTxTransaction+0x96>
        break;
 8004b34:	bf00      	nop
  }

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	20000004 	.word	0x20000004
 8004b44:	165e9f81 	.word	0x165e9f81

08004b48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e042      	b.n	8004be0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d106      	bne.n	8004b74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7fd fac0 	bl	80020f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2224      	movs	r2, #36	@ 0x24
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f82b 	bl	8004be8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	691a      	ldr	r2, [r3, #16]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ba0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	695a      	ldr	r2, [r3, #20]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004bb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68da      	ldr	r2, [r3, #12]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2220      	movs	r2, #32
 8004bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bec:	b0c0      	sub	sp, #256	@ 0x100
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c04:	68d9      	ldr	r1, [r3, #12]
 8004c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	ea40 0301 	orr.w	r3, r0, r1
 8004c10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	431a      	orrs	r2, r3
 8004c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004c40:	f021 010c 	bic.w	r1, r1, #12
 8004c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c4e:	430b      	orrs	r3, r1
 8004c50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c62:	6999      	ldr	r1, [r3, #24]
 8004c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	ea40 0301 	orr.w	r3, r0, r1
 8004c6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	4b8f      	ldr	r3, [pc, #572]	@ (8004eb4 <UART_SetConfig+0x2cc>)
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d005      	beq.n	8004c88 <UART_SetConfig+0xa0>
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4b8d      	ldr	r3, [pc, #564]	@ (8004eb8 <UART_SetConfig+0x2d0>)
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d104      	bne.n	8004c92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c88:	f7ff fca0 	bl	80045cc <HAL_RCC_GetPCLK2Freq>
 8004c8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004c90:	e003      	b.n	8004c9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c92:	f7ff fc87 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 8004c96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ca4:	f040 810c 	bne.w	8004ec0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cac:	2200      	movs	r2, #0
 8004cae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004cb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004cb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004cba:	4622      	mov	r2, r4
 8004cbc:	462b      	mov	r3, r5
 8004cbe:	1891      	adds	r1, r2, r2
 8004cc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004cc2:	415b      	adcs	r3, r3
 8004cc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004cca:	4621      	mov	r1, r4
 8004ccc:	eb12 0801 	adds.w	r8, r2, r1
 8004cd0:	4629      	mov	r1, r5
 8004cd2:	eb43 0901 	adc.w	r9, r3, r1
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ce2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ce6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cea:	4690      	mov	r8, r2
 8004cec:	4699      	mov	r9, r3
 8004cee:	4623      	mov	r3, r4
 8004cf0:	eb18 0303 	adds.w	r3, r8, r3
 8004cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004cf8:	462b      	mov	r3, r5
 8004cfa:	eb49 0303 	adc.w	r3, r9, r3
 8004cfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004d12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d16:	460b      	mov	r3, r1
 8004d18:	18db      	adds	r3, r3, r3
 8004d1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	eb42 0303 	adc.w	r3, r2, r3
 8004d22:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004d28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004d2c:	f7fb ff4e 	bl	8000bcc <__aeabi_uldivmod>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4b61      	ldr	r3, [pc, #388]	@ (8004ebc <UART_SetConfig+0x2d4>)
 8004d36:	fba3 2302 	umull	r2, r3, r3, r2
 8004d3a:	095b      	lsrs	r3, r3, #5
 8004d3c:	011c      	lsls	r4, r3, #4
 8004d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d42:	2200      	movs	r2, #0
 8004d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004d4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004d50:	4642      	mov	r2, r8
 8004d52:	464b      	mov	r3, r9
 8004d54:	1891      	adds	r1, r2, r2
 8004d56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004d58:	415b      	adcs	r3, r3
 8004d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d60:	4641      	mov	r1, r8
 8004d62:	eb12 0a01 	adds.w	sl, r2, r1
 8004d66:	4649      	mov	r1, r9
 8004d68:	eb43 0b01 	adc.w	fp, r3, r1
 8004d6c:	f04f 0200 	mov.w	r2, #0
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d80:	4692      	mov	sl, r2
 8004d82:	469b      	mov	fp, r3
 8004d84:	4643      	mov	r3, r8
 8004d86:	eb1a 0303 	adds.w	r3, sl, r3
 8004d8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d8e:	464b      	mov	r3, r9
 8004d90:	eb4b 0303 	adc.w	r3, fp, r3
 8004d94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004da4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004da8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004dac:	460b      	mov	r3, r1
 8004dae:	18db      	adds	r3, r3, r3
 8004db0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004db2:	4613      	mov	r3, r2
 8004db4:	eb42 0303 	adc.w	r3, r2, r3
 8004db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004dbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004dc2:	f7fb ff03 	bl	8000bcc <__aeabi_uldivmod>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4611      	mov	r1, r2
 8004dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8004ebc <UART_SetConfig+0x2d4>)
 8004dce:	fba3 2301 	umull	r2, r3, r3, r1
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	2264      	movs	r2, #100	@ 0x64
 8004dd6:	fb02 f303 	mul.w	r3, r2, r3
 8004dda:	1acb      	subs	r3, r1, r3
 8004ddc:	00db      	lsls	r3, r3, #3
 8004dde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004de2:	4b36      	ldr	r3, [pc, #216]	@ (8004ebc <UART_SetConfig+0x2d4>)
 8004de4:	fba3 2302 	umull	r2, r3, r3, r2
 8004de8:	095b      	lsrs	r3, r3, #5
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004df0:	441c      	add	r4, r3
 8004df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004df6:	2200      	movs	r2, #0
 8004df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004dfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004e00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004e04:	4642      	mov	r2, r8
 8004e06:	464b      	mov	r3, r9
 8004e08:	1891      	adds	r1, r2, r2
 8004e0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004e0c:	415b      	adcs	r3, r3
 8004e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004e14:	4641      	mov	r1, r8
 8004e16:	1851      	adds	r1, r2, r1
 8004e18:	6339      	str	r1, [r7, #48]	@ 0x30
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	414b      	adcs	r3, r1
 8004e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e20:	f04f 0200 	mov.w	r2, #0
 8004e24:	f04f 0300 	mov.w	r3, #0
 8004e28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004e2c:	4659      	mov	r1, fp
 8004e2e:	00cb      	lsls	r3, r1, #3
 8004e30:	4651      	mov	r1, sl
 8004e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e36:	4651      	mov	r1, sl
 8004e38:	00ca      	lsls	r2, r1, #3
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4603      	mov	r3, r0
 8004e40:	4642      	mov	r2, r8
 8004e42:	189b      	adds	r3, r3, r2
 8004e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e48:	464b      	mov	r3, r9
 8004e4a:	460a      	mov	r2, r1
 8004e4c:	eb42 0303 	adc.w	r3, r2, r3
 8004e50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004e64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e68:	460b      	mov	r3, r1
 8004e6a:	18db      	adds	r3, r3, r3
 8004e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e6e:	4613      	mov	r3, r2
 8004e70:	eb42 0303 	adc.w	r3, r2, r3
 8004e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004e7e:	f7fb fea5 	bl	8000bcc <__aeabi_uldivmod>
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4b0d      	ldr	r3, [pc, #52]	@ (8004ebc <UART_SetConfig+0x2d4>)
 8004e88:	fba3 1302 	umull	r1, r3, r3, r2
 8004e8c:	095b      	lsrs	r3, r3, #5
 8004e8e:	2164      	movs	r1, #100	@ 0x64
 8004e90:	fb01 f303 	mul.w	r3, r1, r3
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	00db      	lsls	r3, r3, #3
 8004e98:	3332      	adds	r3, #50	@ 0x32
 8004e9a:	4a08      	ldr	r2, [pc, #32]	@ (8004ebc <UART_SetConfig+0x2d4>)
 8004e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea0:	095b      	lsrs	r3, r3, #5
 8004ea2:	f003 0207 	and.w	r2, r3, #7
 8004ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4422      	add	r2, r4
 8004eae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004eb0:	e106      	b.n	80050c0 <UART_SetConfig+0x4d8>
 8004eb2:	bf00      	nop
 8004eb4:	40011000 	.word	0x40011000
 8004eb8:	40011400 	.word	0x40011400
 8004ebc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ec0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004eca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ece:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004ed2:	4642      	mov	r2, r8
 8004ed4:	464b      	mov	r3, r9
 8004ed6:	1891      	adds	r1, r2, r2
 8004ed8:	6239      	str	r1, [r7, #32]
 8004eda:	415b      	adcs	r3, r3
 8004edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ede:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ee2:	4641      	mov	r1, r8
 8004ee4:	1854      	adds	r4, r2, r1
 8004ee6:	4649      	mov	r1, r9
 8004ee8:	eb43 0501 	adc.w	r5, r3, r1
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	f04f 0300 	mov.w	r3, #0
 8004ef4:	00eb      	lsls	r3, r5, #3
 8004ef6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004efa:	00e2      	lsls	r2, r4, #3
 8004efc:	4614      	mov	r4, r2
 8004efe:	461d      	mov	r5, r3
 8004f00:	4643      	mov	r3, r8
 8004f02:	18e3      	adds	r3, r4, r3
 8004f04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f08:	464b      	mov	r3, r9
 8004f0a:	eb45 0303 	adc.w	r3, r5, r3
 8004f0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f22:	f04f 0200 	mov.w	r2, #0
 8004f26:	f04f 0300 	mov.w	r3, #0
 8004f2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004f2e:	4629      	mov	r1, r5
 8004f30:	008b      	lsls	r3, r1, #2
 8004f32:	4621      	mov	r1, r4
 8004f34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f38:	4621      	mov	r1, r4
 8004f3a:	008a      	lsls	r2, r1, #2
 8004f3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004f40:	f7fb fe44 	bl	8000bcc <__aeabi_uldivmod>
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	4b60      	ldr	r3, [pc, #384]	@ (80050cc <UART_SetConfig+0x4e4>)
 8004f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8004f4e:	095b      	lsrs	r3, r3, #5
 8004f50:	011c      	lsls	r4, r3, #4
 8004f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f56:	2200      	movs	r2, #0
 8004f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004f60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004f64:	4642      	mov	r2, r8
 8004f66:	464b      	mov	r3, r9
 8004f68:	1891      	adds	r1, r2, r2
 8004f6a:	61b9      	str	r1, [r7, #24]
 8004f6c:	415b      	adcs	r3, r3
 8004f6e:	61fb      	str	r3, [r7, #28]
 8004f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f74:	4641      	mov	r1, r8
 8004f76:	1851      	adds	r1, r2, r1
 8004f78:	6139      	str	r1, [r7, #16]
 8004f7a:	4649      	mov	r1, r9
 8004f7c:	414b      	adcs	r3, r1
 8004f7e:	617b      	str	r3, [r7, #20]
 8004f80:	f04f 0200 	mov.w	r2, #0
 8004f84:	f04f 0300 	mov.w	r3, #0
 8004f88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f8c:	4659      	mov	r1, fp
 8004f8e:	00cb      	lsls	r3, r1, #3
 8004f90:	4651      	mov	r1, sl
 8004f92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f96:	4651      	mov	r1, sl
 8004f98:	00ca      	lsls	r2, r1, #3
 8004f9a:	4610      	mov	r0, r2
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	4642      	mov	r2, r8
 8004fa2:	189b      	adds	r3, r3, r2
 8004fa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004fa8:	464b      	mov	r3, r9
 8004faa:	460a      	mov	r2, r1
 8004fac:	eb42 0303 	adc.w	r3, r2, r3
 8004fb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004fbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004fc0:	f04f 0200 	mov.w	r2, #0
 8004fc4:	f04f 0300 	mov.w	r3, #0
 8004fc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004fcc:	4649      	mov	r1, r9
 8004fce:	008b      	lsls	r3, r1, #2
 8004fd0:	4641      	mov	r1, r8
 8004fd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fd6:	4641      	mov	r1, r8
 8004fd8:	008a      	lsls	r2, r1, #2
 8004fda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004fde:	f7fb fdf5 	bl	8000bcc <__aeabi_uldivmod>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4611      	mov	r1, r2
 8004fe8:	4b38      	ldr	r3, [pc, #224]	@ (80050cc <UART_SetConfig+0x4e4>)
 8004fea:	fba3 2301 	umull	r2, r3, r3, r1
 8004fee:	095b      	lsrs	r3, r3, #5
 8004ff0:	2264      	movs	r2, #100	@ 0x64
 8004ff2:	fb02 f303 	mul.w	r3, r2, r3
 8004ff6:	1acb      	subs	r3, r1, r3
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	3332      	adds	r3, #50	@ 0x32
 8004ffc:	4a33      	ldr	r2, [pc, #204]	@ (80050cc <UART_SetConfig+0x4e4>)
 8004ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8005002:	095b      	lsrs	r3, r3, #5
 8005004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005008:	441c      	add	r4, r3
 800500a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800500e:	2200      	movs	r2, #0
 8005010:	673b      	str	r3, [r7, #112]	@ 0x70
 8005012:	677a      	str	r2, [r7, #116]	@ 0x74
 8005014:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005018:	4642      	mov	r2, r8
 800501a:	464b      	mov	r3, r9
 800501c:	1891      	adds	r1, r2, r2
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	415b      	adcs	r3, r3
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005028:	4641      	mov	r1, r8
 800502a:	1851      	adds	r1, r2, r1
 800502c:	6039      	str	r1, [r7, #0]
 800502e:	4649      	mov	r1, r9
 8005030:	414b      	adcs	r3, r1
 8005032:	607b      	str	r3, [r7, #4]
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	f04f 0300 	mov.w	r3, #0
 800503c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005040:	4659      	mov	r1, fp
 8005042:	00cb      	lsls	r3, r1, #3
 8005044:	4651      	mov	r1, sl
 8005046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800504a:	4651      	mov	r1, sl
 800504c:	00ca      	lsls	r2, r1, #3
 800504e:	4610      	mov	r0, r2
 8005050:	4619      	mov	r1, r3
 8005052:	4603      	mov	r3, r0
 8005054:	4642      	mov	r2, r8
 8005056:	189b      	adds	r3, r3, r2
 8005058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800505a:	464b      	mov	r3, r9
 800505c:	460a      	mov	r2, r1
 800505e:	eb42 0303 	adc.w	r3, r2, r3
 8005062:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	663b      	str	r3, [r7, #96]	@ 0x60
 800506e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005070:	f04f 0200 	mov.w	r2, #0
 8005074:	f04f 0300 	mov.w	r3, #0
 8005078:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800507c:	4649      	mov	r1, r9
 800507e:	008b      	lsls	r3, r1, #2
 8005080:	4641      	mov	r1, r8
 8005082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005086:	4641      	mov	r1, r8
 8005088:	008a      	lsls	r2, r1, #2
 800508a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800508e:	f7fb fd9d 	bl	8000bcc <__aeabi_uldivmod>
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	4b0d      	ldr	r3, [pc, #52]	@ (80050cc <UART_SetConfig+0x4e4>)
 8005098:	fba3 1302 	umull	r1, r3, r3, r2
 800509c:	095b      	lsrs	r3, r3, #5
 800509e:	2164      	movs	r1, #100	@ 0x64
 80050a0:	fb01 f303 	mul.w	r3, r1, r3
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	011b      	lsls	r3, r3, #4
 80050a8:	3332      	adds	r3, #50	@ 0x32
 80050aa:	4a08      	ldr	r2, [pc, #32]	@ (80050cc <UART_SetConfig+0x4e4>)
 80050ac:	fba2 2303 	umull	r2, r3, r2, r3
 80050b0:	095b      	lsrs	r3, r3, #5
 80050b2:	f003 020f 	and.w	r2, r3, #15
 80050b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4422      	add	r2, r4
 80050be:	609a      	str	r2, [r3, #8]
}
 80050c0:	bf00      	nop
 80050c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80050c6:	46bd      	mov	sp, r7
 80050c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050cc:	51eb851f 	.word	0x51eb851f

080050d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80050d0:	b084      	sub	sp, #16
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b084      	sub	sp, #16
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	f107 001c 	add.w	r0, r7, #28
 80050de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80050e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d123      	bne.n	8005132 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80050fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005112:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005116:	2b01      	cmp	r3, #1
 8005118:	d105      	bne.n	8005126 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 faa0 	bl	800566c <USB_CoreReset>
 800512c:	4603      	mov	r3, r0
 800512e:	73fb      	strb	r3, [r7, #15]
 8005130:	e01b      	b.n	800516a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 fa94 	bl	800566c <USB_CoreReset>
 8005144:	4603      	mov	r3, r0
 8005146:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005148:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800514c:	2b00      	cmp	r3, #0
 800514e:	d106      	bne.n	800515e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005154:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	639a      	str	r2, [r3, #56]	@ 0x38
 800515c:	e005      	b.n	800516a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005162:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800516a:	7fbb      	ldrb	r3, [r7, #30]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d10b      	bne.n	8005188 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	f043 0206 	orr.w	r2, r3, #6
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f043 0220 	orr.w	r2, r3, #32
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005188:	7bfb      	ldrb	r3, [r7, #15]
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005194:	b004      	add	sp, #16
 8005196:	4770      	bx	lr

08005198 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f023 0201 	bic.w	r2, r3, #1
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b084      	sub	sp, #16
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	460b      	mov	r3, r1
 80051c4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80051c6:	2300      	movs	r3, #0
 80051c8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80051d6:	78fb      	ldrb	r3, [r7, #3]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d115      	bne.n	8005208 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80051e8:	200a      	movs	r0, #10
 80051ea:	f7fd fdf7 	bl	8002ddc <HAL_Delay>
      ms += 10U;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	330a      	adds	r3, #10
 80051f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 fa2b 	bl	8005650 <USB_GetMode>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d01e      	beq.n	800523e <USB_SetCurrentMode+0x84>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2bc7      	cmp	r3, #199	@ 0xc7
 8005204:	d9f0      	bls.n	80051e8 <USB_SetCurrentMode+0x2e>
 8005206:	e01a      	b.n	800523e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005208:	78fb      	ldrb	r3, [r7, #3]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d115      	bne.n	800523a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800521a:	200a      	movs	r0, #10
 800521c:	f7fd fdde 	bl	8002ddc <HAL_Delay>
      ms += 10U;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	330a      	adds	r3, #10
 8005224:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 fa12 	bl	8005650 <USB_GetMode>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d005      	beq.n	800523e <USB_SetCurrentMode+0x84>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2bc7      	cmp	r3, #199	@ 0xc7
 8005236:	d9f0      	bls.n	800521a <USB_SetCurrentMode+0x60>
 8005238:	e001      	b.n	800523e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e005      	b.n	800524a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2bc8      	cmp	r3, #200	@ 0xc8
 8005242:	d101      	bne.n	8005248 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
	...

08005254 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005254:	b084      	sub	sp, #16
 8005256:	b580      	push	{r7, lr}
 8005258:	b086      	sub	sp, #24
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005262:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005266:	2300      	movs	r3, #0
 8005268:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800526e:	2300      	movs	r3, #0
 8005270:	613b      	str	r3, [r7, #16]
 8005272:	e009      	b.n	8005288 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	3340      	adds	r3, #64	@ 0x40
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	4413      	add	r3, r2
 800527e:	2200      	movs	r2, #0
 8005280:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	3301      	adds	r3, #1
 8005286:	613b      	str	r3, [r7, #16]
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	2b0e      	cmp	r3, #14
 800528c:	d9f2      	bls.n	8005274 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800528e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005292:	2b00      	cmp	r3, #0
 8005294:	d11c      	bne.n	80052d0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052a4:	f043 0302 	orr.w	r3, r3, #2
 80052a8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ba:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80052ce:	e00b      	b.n	80052e8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80052ee:	461a      	mov	r2, r3
 80052f0:	2300      	movs	r3, #0
 80052f2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052f4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d10d      	bne.n	8005318 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80052fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005300:	2b00      	cmp	r3, #0
 8005302:	d104      	bne.n	800530e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005304:	2100      	movs	r1, #0
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f968 	bl	80055dc <USB_SetDevSpeed>
 800530c:	e008      	b.n	8005320 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800530e:	2101      	movs	r1, #1
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f963 	bl	80055dc <USB_SetDevSpeed>
 8005316:	e003      	b.n	8005320 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005318:	2103      	movs	r1, #3
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f95e 	bl	80055dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005320:	2110      	movs	r1, #16
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f8fa 	bl	800551c <USB_FlushTxFifo>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d001      	beq.n	8005332 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f924 	bl	8005580 <USB_FlushRxFifo>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005348:	461a      	mov	r2, r3
 800534a:	2300      	movs	r3, #0
 800534c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005354:	461a      	mov	r2, r3
 8005356:	2300      	movs	r3, #0
 8005358:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005360:	461a      	mov	r2, r3
 8005362:	2300      	movs	r3, #0
 8005364:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005366:	2300      	movs	r3, #0
 8005368:	613b      	str	r3, [r7, #16]
 800536a:	e043      	b.n	80053f4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	015a      	lsls	r2, r3, #5
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	4413      	add	r3, r2
 8005374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800537e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005382:	d118      	bne.n	80053b6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10a      	bne.n	80053a0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	015a      	lsls	r2, r3, #5
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	4413      	add	r3, r2
 8005392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005396:	461a      	mov	r2, r3
 8005398:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800539c:	6013      	str	r3, [r2, #0]
 800539e:	e013      	b.n	80053c8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	015a      	lsls	r2, r3, #5
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ac:	461a      	mov	r2, r3
 80053ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80053b2:	6013      	str	r3, [r2, #0]
 80053b4:	e008      	b.n	80053c8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	015a      	lsls	r2, r3, #5
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	4413      	add	r3, r2
 80053be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053c2:	461a      	mov	r2, r3
 80053c4:	2300      	movs	r3, #0
 80053c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	015a      	lsls	r2, r3, #5
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	4413      	add	r3, r2
 80053d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053d4:	461a      	mov	r2, r3
 80053d6:	2300      	movs	r3, #0
 80053d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	015a      	lsls	r2, r3, #5
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4413      	add	r3, r2
 80053e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053e6:	461a      	mov	r2, r3
 80053e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	3301      	adds	r3, #1
 80053f2:	613b      	str	r3, [r7, #16]
 80053f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80053f8:	461a      	mov	r2, r3
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d3b5      	bcc.n	800536c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005400:	2300      	movs	r3, #0
 8005402:	613b      	str	r3, [r7, #16]
 8005404:	e043      	b.n	800548e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	015a      	lsls	r2, r3, #5
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	4413      	add	r3, r2
 800540e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005418:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800541c:	d118      	bne.n	8005450 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d10a      	bne.n	800543a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	015a      	lsls	r2, r3, #5
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	4413      	add	r3, r2
 800542c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005430:	461a      	mov	r2, r3
 8005432:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005436:	6013      	str	r3, [r2, #0]
 8005438:	e013      	b.n	8005462 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	015a      	lsls	r2, r3, #5
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4413      	add	r3, r2
 8005442:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005446:	461a      	mov	r2, r3
 8005448:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	e008      	b.n	8005462 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	015a      	lsls	r2, r3, #5
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	4413      	add	r3, r2
 8005458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800545c:	461a      	mov	r2, r3
 800545e:	2300      	movs	r3, #0
 8005460:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	015a      	lsls	r2, r3, #5
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	4413      	add	r3, r2
 800546a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800546e:	461a      	mov	r2, r3
 8005470:	2300      	movs	r3, #0
 8005472:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	015a      	lsls	r2, r3, #5
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	4413      	add	r3, r2
 800547c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005480:	461a      	mov	r2, r3
 8005482:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005486:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	3301      	adds	r3, #1
 800548c:	613b      	str	r3, [r7, #16]
 800548e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005492:	461a      	mov	r2, r3
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	4293      	cmp	r3, r2
 8005498:	d3b5      	bcc.n	8005406 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80054ba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d105      	bne.n	80054d0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	f043 0210 	orr.w	r2, r3, #16
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	699a      	ldr	r2, [r3, #24]
 80054d4:	4b10      	ldr	r3, [pc, #64]	@ (8005518 <USB_DevInit+0x2c4>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80054dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d005      	beq.n	80054f0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	f043 0208 	orr.w	r2, r3, #8
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80054f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d107      	bne.n	8005508 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005500:	f043 0304 	orr.w	r3, r3, #4
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005508:	7dfb      	ldrb	r3, [r7, #23]
}
 800550a:	4618      	mov	r0, r3
 800550c:	3718      	adds	r7, #24
 800550e:	46bd      	mov	sp, r7
 8005510:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005514:	b004      	add	sp, #16
 8005516:	4770      	bx	lr
 8005518:	803c3800 	.word	0x803c3800

0800551c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005526:	2300      	movs	r3, #0
 8005528:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	3301      	adds	r3, #1
 800552e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005536:	d901      	bls.n	800553c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e01b      	b.n	8005574 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	daf2      	bge.n	800552a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005544:	2300      	movs	r3, #0
 8005546:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	019b      	lsls	r3, r3, #6
 800554c:	f043 0220 	orr.w	r2, r3, #32
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	3301      	adds	r3, #1
 8005558:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005560:	d901      	bls.n	8005566 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e006      	b.n	8005574 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b20      	cmp	r3, #32
 8005570:	d0f0      	beq.n	8005554 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005588:	2300      	movs	r3, #0
 800558a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	3301      	adds	r3, #1
 8005590:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005598:	d901      	bls.n	800559e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e018      	b.n	80055d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	daf2      	bge.n	800558c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2210      	movs	r2, #16
 80055ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	3301      	adds	r3, #1
 80055b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055bc:	d901      	bls.n	80055c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e006      	b.n	80055d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	f003 0310 	and.w	r3, r3, #16
 80055ca:	2b10      	cmp	r3, #16
 80055cc:	d0f0      	beq.n	80055b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	78fb      	ldrb	r3, [r7, #3]
 80055f6:	68f9      	ldr	r1, [r7, #12]
 80055f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055fc:	4313      	orrs	r3, r2
 80055fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr

0800560e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800560e:	b480      	push	{r7}
 8005610:	b085      	sub	sp, #20
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005628:	f023 0303 	bic.w	r3, r3, #3
 800562c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800563c:	f043 0302 	orr.w	r3, r3, #2
 8005640:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	f003 0301 	and.w	r3, r3, #1
}
 8005660:	4618      	mov	r0, r3
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005674:	2300      	movs	r3, #0
 8005676:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	3301      	adds	r3, #1
 800567c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005684:	d901      	bls.n	800568a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e022      	b.n	80056d0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	2b00      	cmp	r3, #0
 8005690:	daf2      	bge.n	8005678 <USB_CoreReset+0xc>

  count = 10U;
 8005692:	230a      	movs	r3, #10
 8005694:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005696:	e002      	b.n	800569e <USB_CoreReset+0x32>
  {
    count--;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	3b01      	subs	r3, #1
 800569c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1f9      	bne.n	8005698 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	f043 0201 	orr.w	r2, r3, #1
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	3301      	adds	r3, #1
 80056b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80056bc:	d901      	bls.n	80056c2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e006      	b.n	80056d0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d0f0      	beq.n	80056b0 <USB_CoreReset+0x44>

  return HAL_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3714      	adds	r7, #20
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056e2:	f3ef 8305 	mrs	r3, IPSR
 80056e6:	603b      	str	r3, [r7, #0]
  return(result);
 80056e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80056ee:	f06f 0305 	mvn.w	r3, #5
 80056f2:	607b      	str	r3, [r7, #4]
 80056f4:	e00c      	b.n	8005710 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80056f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005720 <osKernelInitialize+0x44>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d105      	bne.n	800570a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80056fe:	4b08      	ldr	r3, [pc, #32]	@ (8005720 <osKernelInitialize+0x44>)
 8005700:	2201      	movs	r2, #1
 8005702:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005704:	2300      	movs	r3, #0
 8005706:	607b      	str	r3, [r7, #4]
 8005708:	e002      	b.n	8005710 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800570a:	f04f 33ff 	mov.w	r3, #4294967295
 800570e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005710:	687b      	ldr	r3, [r7, #4]
}
 8005712:	4618      	mov	r0, r3
 8005714:	370c      	adds	r7, #12
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	20001064 	.word	0x20001064

08005724 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4a07      	ldr	r2, [pc, #28]	@ (8005750 <vApplicationGetIdleTaskMemory+0x2c>)
 8005734:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	4a06      	ldr	r2, [pc, #24]	@ (8005754 <vApplicationGetIdleTaskMemory+0x30>)
 800573a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2280      	movs	r2, #128	@ 0x80
 8005740:	601a      	str	r2, [r3, #0]
}
 8005742:	bf00      	nop
 8005744:	3714      	adds	r7, #20
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	20001068 	.word	0x20001068
 8005754:	200010c4 	.word	0x200010c4

08005758 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4a07      	ldr	r2, [pc, #28]	@ (8005784 <vApplicationGetTimerTaskMemory+0x2c>)
 8005768:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	4a06      	ldr	r2, [pc, #24]	@ (8005788 <vApplicationGetTimerTaskMemory+0x30>)
 800576e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005776:	601a      	str	r2, [r3, #0]
}
 8005778:	bf00      	nop
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr
 8005784:	200012c4 	.word	0x200012c4
 8005788:	20001320 	.word	0x20001320

0800578c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f103 0208 	add.w	r2, r3, #8
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f04f 32ff 	mov.w	r2, #4294967295
 80057a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f103 0208 	add.w	r2, r3, #8
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f103 0208 	add.w	r2, r3, #8
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057da:	bf00      	nop
 80057dc:	370c      	adds	r7, #12
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr

080057e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057e6:	b480      	push	{r7}
 80057e8:	b085      	sub	sp, #20
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
 80057ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	689a      	ldr	r2, [r3, #8]
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	1c5a      	adds	r2, r3, #1
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	601a      	str	r2, [r3, #0]
}
 8005822:	bf00      	nop
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr

0800582e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800582e:	b480      	push	{r7}
 8005830:	b085      	sub	sp, #20
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
 8005836:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005844:	d103      	bne.n	800584e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	60fb      	str	r3, [r7, #12]
 800584c:	e00c      	b.n	8005868 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	3308      	adds	r3, #8
 8005852:	60fb      	str	r3, [r7, #12]
 8005854:	e002      	b.n	800585c <vListInsert+0x2e>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	60fb      	str	r3, [r7, #12]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68ba      	ldr	r2, [r7, #8]
 8005864:	429a      	cmp	r2, r3
 8005866:	d2f6      	bcs.n	8005856 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	685a      	ldr	r2, [r3, #4]
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	683a      	ldr	r2, [r7, #0]
 8005876:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	1c5a      	adds	r2, r3, #1
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	601a      	str	r2, [r3, #0]
}
 8005894:	bf00      	nop
 8005896:	3714      	adds	r7, #20
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	6892      	ldr	r2, [r2, #8]
 80058b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	6852      	ldr	r2, [r2, #4]
 80058c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d103      	bne.n	80058d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689a      	ldr	r2, [r3, #8]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	1e5a      	subs	r2, r3, #1
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10b      	bne.n	8005920 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800590c:	f383 8811 	msr	BASEPRI, r3
 8005910:	f3bf 8f6f 	isb	sy
 8005914:	f3bf 8f4f 	dsb	sy
 8005918:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800591a:	bf00      	nop
 800591c:	bf00      	nop
 800591e:	e7fd      	b.n	800591c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005920:	f002 f8b2 	bl	8007a88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800592c:	68f9      	ldr	r1, [r7, #12]
 800592e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005930:	fb01 f303 	mul.w	r3, r1, r3
 8005934:	441a      	add	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005950:	3b01      	subs	r3, #1
 8005952:	68f9      	ldr	r1, [r7, #12]
 8005954:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005956:	fb01 f303 	mul.w	r3, r1, r3
 800595a:	441a      	add	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	22ff      	movs	r2, #255	@ 0xff
 8005964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	22ff      	movs	r2, #255	@ 0xff
 800596c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d114      	bne.n	80059a0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d01a      	beq.n	80059b4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	3310      	adds	r3, #16
 8005982:	4618      	mov	r0, r3
 8005984:	f001 f956 	bl	8006c34 <xTaskRemoveFromEventList>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d012      	beq.n	80059b4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800598e:	4b0d      	ldr	r3, [pc, #52]	@ (80059c4 <xQueueGenericReset+0xd0>)
 8005990:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005994:	601a      	str	r2, [r3, #0]
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	e009      	b.n	80059b4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	3310      	adds	r3, #16
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7ff fef1 	bl	800578c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3324      	adds	r3, #36	@ 0x24
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7ff feec 	bl	800578c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80059b4:	f002 f89a 	bl	8007aec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80059b8:	2301      	movs	r3, #1
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	e000ed04 	.word	0xe000ed04

080059c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b08e      	sub	sp, #56	@ 0x38
 80059cc:	af02      	add	r7, sp, #8
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
 80059d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10b      	bne.n	80059f4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80059dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e0:	f383 8811 	msr	BASEPRI, r3
 80059e4:	f3bf 8f6f 	isb	sy
 80059e8:	f3bf 8f4f 	dsb	sy
 80059ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80059ee:	bf00      	nop
 80059f0:	bf00      	nop
 80059f2:	e7fd      	b.n	80059f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d10b      	bne.n	8005a12 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80059fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fe:	f383 8811 	msr	BASEPRI, r3
 8005a02:	f3bf 8f6f 	isb	sy
 8005a06:	f3bf 8f4f 	dsb	sy
 8005a0a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a0c:	bf00      	nop
 8005a0e:	bf00      	nop
 8005a10:	e7fd      	b.n	8005a0e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d002      	beq.n	8005a1e <xQueueGenericCreateStatic+0x56>
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <xQueueGenericCreateStatic+0x5a>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e000      	b.n	8005a24 <xQueueGenericCreateStatic+0x5c>
 8005a22:	2300      	movs	r3, #0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d10b      	bne.n	8005a40 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a2c:	f383 8811 	msr	BASEPRI, r3
 8005a30:	f3bf 8f6f 	isb	sy
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	623b      	str	r3, [r7, #32]
}
 8005a3a:	bf00      	nop
 8005a3c:	bf00      	nop
 8005a3e:	e7fd      	b.n	8005a3c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d102      	bne.n	8005a4c <xQueueGenericCreateStatic+0x84>
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d101      	bne.n	8005a50 <xQueueGenericCreateStatic+0x88>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e000      	b.n	8005a52 <xQueueGenericCreateStatic+0x8a>
 8005a50:	2300      	movs	r3, #0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10b      	bne.n	8005a6e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5a:	f383 8811 	msr	BASEPRI, r3
 8005a5e:	f3bf 8f6f 	isb	sy
 8005a62:	f3bf 8f4f 	dsb	sy
 8005a66:	61fb      	str	r3, [r7, #28]
}
 8005a68:	bf00      	nop
 8005a6a:	bf00      	nop
 8005a6c:	e7fd      	b.n	8005a6a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a6e:	2350      	movs	r3, #80	@ 0x50
 8005a70:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	2b50      	cmp	r3, #80	@ 0x50
 8005a76:	d00b      	beq.n	8005a90 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a7c:	f383 8811 	msr	BASEPRI, r3
 8005a80:	f3bf 8f6f 	isb	sy
 8005a84:	f3bf 8f4f 	dsb	sy
 8005a88:	61bb      	str	r3, [r7, #24]
}
 8005a8a:	bf00      	nop
 8005a8c:	bf00      	nop
 8005a8e:	e7fd      	b.n	8005a8c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a90:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00d      	beq.n	8005ab8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005aa4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	4613      	mov	r3, r2
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f000 f840 	bl	8005b38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3730      	adds	r7, #48	@ 0x30
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b08a      	sub	sp, #40	@ 0x28
 8005ac6:	af02      	add	r7, sp, #8
 8005ac8:	60f8      	str	r0, [r7, #12]
 8005aca:	60b9      	str	r1, [r7, #8]
 8005acc:	4613      	mov	r3, r2
 8005ace:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10b      	bne.n	8005aee <xQueueGenericCreate+0x2c>
	__asm volatile
 8005ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	613b      	str	r3, [r7, #16]
}
 8005ae8:	bf00      	nop
 8005aea:	bf00      	nop
 8005aec:	e7fd      	b.n	8005aea <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	fb02 f303 	mul.w	r3, r2, r3
 8005af6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	3350      	adds	r3, #80	@ 0x50
 8005afc:	4618      	mov	r0, r3
 8005afe:	f002 f8e5 	bl	8007ccc <pvPortMalloc>
 8005b02:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d011      	beq.n	8005b2e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	3350      	adds	r3, #80	@ 0x50
 8005b12:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b1c:	79fa      	ldrb	r2, [r7, #7]
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	9300      	str	r3, [sp, #0]
 8005b22:	4613      	mov	r3, r2
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	68b9      	ldr	r1, [r7, #8]
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f000 f805 	bl	8005b38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b2e:	69bb      	ldr	r3, [r7, #24]
	}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3720      	adds	r7, #32
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]
 8005b44:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d103      	bne.n	8005b54 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	69ba      	ldr	r2, [r7, #24]
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	e002      	b.n	8005b5a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005b66:	2101      	movs	r1, #1
 8005b68:	69b8      	ldr	r0, [r7, #24]
 8005b6a:	f7ff fec3 	bl	80058f4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	78fa      	ldrb	r2, [r7, #3]
 8005b72:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b76:	bf00      	nop
 8005b78:	3710      	adds	r7, #16
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
	...

08005b80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b08e      	sub	sp, #56	@ 0x38
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
 8005b8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10b      	bne.n	8005bb4 <xQueueGenericSend+0x34>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005bae:	bf00      	nop
 8005bb0:	bf00      	nop
 8005bb2:	e7fd      	b.n	8005bb0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d103      	bne.n	8005bc2 <xQueueGenericSend+0x42>
 8005bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <xQueueGenericSend+0x46>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e000      	b.n	8005bc8 <xQueueGenericSend+0x48>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10b      	bne.n	8005be4 <xQueueGenericSend+0x64>
	__asm volatile
 8005bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bde:	bf00      	nop
 8005be0:	bf00      	nop
 8005be2:	e7fd      	b.n	8005be0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d103      	bne.n	8005bf2 <xQueueGenericSend+0x72>
 8005bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d101      	bne.n	8005bf6 <xQueueGenericSend+0x76>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e000      	b.n	8005bf8 <xQueueGenericSend+0x78>
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d10b      	bne.n	8005c14 <xQueueGenericSend+0x94>
	__asm volatile
 8005bfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c00:	f383 8811 	msr	BASEPRI, r3
 8005c04:	f3bf 8f6f 	isb	sy
 8005c08:	f3bf 8f4f 	dsb	sy
 8005c0c:	623b      	str	r3, [r7, #32]
}
 8005c0e:	bf00      	nop
 8005c10:	bf00      	nop
 8005c12:	e7fd      	b.n	8005c10 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c14:	f001 f9ce 	bl	8006fb4 <xTaskGetSchedulerState>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d102      	bne.n	8005c24 <xQueueGenericSend+0xa4>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <xQueueGenericSend+0xa8>
 8005c24:	2301      	movs	r3, #1
 8005c26:	e000      	b.n	8005c2a <xQueueGenericSend+0xaa>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10b      	bne.n	8005c46 <xQueueGenericSend+0xc6>
	__asm volatile
 8005c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	61fb      	str	r3, [r7, #28]
}
 8005c40:	bf00      	nop
 8005c42:	bf00      	nop
 8005c44:	e7fd      	b.n	8005c42 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c46:	f001 ff1f 	bl	8007a88 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d302      	bcc.n	8005c5c <xQueueGenericSend+0xdc>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d129      	bne.n	8005cb0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c5c:	683a      	ldr	r2, [r7, #0]
 8005c5e:	68b9      	ldr	r1, [r7, #8]
 8005c60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c62:	f000 fa0f 	bl	8006084 <prvCopyDataToQueue>
 8005c66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d010      	beq.n	8005c92 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	3324      	adds	r3, #36	@ 0x24
 8005c74:	4618      	mov	r0, r3
 8005c76:	f000 ffdd 	bl	8006c34 <xTaskRemoveFromEventList>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d013      	beq.n	8005ca8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c80:	4b3f      	ldr	r3, [pc, #252]	@ (8005d80 <xQueueGenericSend+0x200>)
 8005c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	f3bf 8f6f 	isb	sy
 8005c90:	e00a      	b.n	8005ca8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d007      	beq.n	8005ca8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005c98:	4b39      	ldr	r3, [pc, #228]	@ (8005d80 <xQueueGenericSend+0x200>)
 8005c9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	f3bf 8f4f 	dsb	sy
 8005ca4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005ca8:	f001 ff20 	bl	8007aec <vPortExitCritical>
				return pdPASS;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e063      	b.n	8005d78 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d103      	bne.n	8005cbe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cb6:	f001 ff19 	bl	8007aec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	e05c      	b.n	8005d78 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d106      	bne.n	8005cd2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cc4:	f107 0314 	add.w	r3, r7, #20
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f001 f817 	bl	8006cfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cd2:	f001 ff0b 	bl	8007aec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cd6:	f000 fd87 	bl	80067e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cda:	f001 fed5 	bl	8007a88 <vPortEnterCritical>
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ce4:	b25b      	sxtb	r3, r3
 8005ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cea:	d103      	bne.n	8005cf4 <xQueueGenericSend+0x174>
 8005cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cfa:	b25b      	sxtb	r3, r3
 8005cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d00:	d103      	bne.n	8005d0a <xQueueGenericSend+0x18a>
 8005d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d0a:	f001 feef 	bl	8007aec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d0e:	1d3a      	adds	r2, r7, #4
 8005d10:	f107 0314 	add.w	r3, r7, #20
 8005d14:	4611      	mov	r1, r2
 8005d16:	4618      	mov	r0, r3
 8005d18:	f001 f806 	bl	8006d28 <xTaskCheckForTimeOut>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d124      	bne.n	8005d6c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d24:	f000 faa6 	bl	8006274 <prvIsQueueFull>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d018      	beq.n	8005d60 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d30:	3310      	adds	r3, #16
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	4611      	mov	r1, r2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 ff2a 	bl	8006b90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005d3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d3e:	f000 fa31 	bl	80061a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005d42:	f000 fd5f 	bl	8006804 <xTaskResumeAll>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f47f af7c 	bne.w	8005c46 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d80 <xQueueGenericSend+0x200>)
 8005d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	f3bf 8f4f 	dsb	sy
 8005d5a:	f3bf 8f6f 	isb	sy
 8005d5e:	e772      	b.n	8005c46 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d62:	f000 fa1f 	bl	80061a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d66:	f000 fd4d 	bl	8006804 <xTaskResumeAll>
 8005d6a:	e76c      	b.n	8005c46 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d6e:	f000 fa19 	bl	80061a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d72:	f000 fd47 	bl	8006804 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3738      	adds	r7, #56	@ 0x38
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	e000ed04 	.word	0xe000ed04

08005d84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b090      	sub	sp, #64	@ 0x40
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d10b      	bne.n	8005db4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da0:	f383 8811 	msr	BASEPRI, r3
 8005da4:	f3bf 8f6f 	isb	sy
 8005da8:	f3bf 8f4f 	dsb	sy
 8005dac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005dae:	bf00      	nop
 8005db0:	bf00      	nop
 8005db2:	e7fd      	b.n	8005db0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d103      	bne.n	8005dc2 <xQueueGenericSendFromISR+0x3e>
 8005dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d101      	bne.n	8005dc6 <xQueueGenericSendFromISR+0x42>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e000      	b.n	8005dc8 <xQueueGenericSendFromISR+0x44>
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10b      	bne.n	8005de4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd0:	f383 8811 	msr	BASEPRI, r3
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	f3bf 8f4f 	dsb	sy
 8005ddc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005dde:	bf00      	nop
 8005de0:	bf00      	nop
 8005de2:	e7fd      	b.n	8005de0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d103      	bne.n	8005df2 <xQueueGenericSendFromISR+0x6e>
 8005dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d101      	bne.n	8005df6 <xQueueGenericSendFromISR+0x72>
 8005df2:	2301      	movs	r3, #1
 8005df4:	e000      	b.n	8005df8 <xQueueGenericSendFromISR+0x74>
 8005df6:	2300      	movs	r3, #0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10b      	bne.n	8005e14 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	623b      	str	r3, [r7, #32]
}
 8005e0e:	bf00      	nop
 8005e10:	bf00      	nop
 8005e12:	e7fd      	b.n	8005e10 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e14:	f001 ff18 	bl	8007c48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005e18:	f3ef 8211 	mrs	r2, BASEPRI
 8005e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e20:	f383 8811 	msr	BASEPRI, r3
 8005e24:	f3bf 8f6f 	isb	sy
 8005e28:	f3bf 8f4f 	dsb	sy
 8005e2c:	61fa      	str	r2, [r7, #28]
 8005e2e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005e30:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e32:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d302      	bcc.n	8005e46 <xQueueGenericSendFromISR+0xc2>
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d12f      	bne.n	8005ea6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e56:	683a      	ldr	r2, [r7, #0]
 8005e58:	68b9      	ldr	r1, [r7, #8]
 8005e5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005e5c:	f000 f912 	bl	8006084 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e60:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e68:	d112      	bne.n	8005e90 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d016      	beq.n	8005ea0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e74:	3324      	adds	r3, #36	@ 0x24
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 fedc 	bl	8006c34 <xTaskRemoveFromEventList>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00e      	beq.n	8005ea0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00b      	beq.n	8005ea0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	e007      	b.n	8005ea0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005e90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e94:	3301      	adds	r3, #1
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	b25a      	sxtb	r2, r3
 8005e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005ea4:	e001      	b.n	8005eaa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005eb4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3740      	adds	r7, #64	@ 0x40
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08c      	sub	sp, #48	@ 0x30
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10b      	bne.n	8005ef2 <xQueueReceive+0x32>
	__asm volatile
 8005eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ede:	f383 8811 	msr	BASEPRI, r3
 8005ee2:	f3bf 8f6f 	isb	sy
 8005ee6:	f3bf 8f4f 	dsb	sy
 8005eea:	623b      	str	r3, [r7, #32]
}
 8005eec:	bf00      	nop
 8005eee:	bf00      	nop
 8005ef0:	e7fd      	b.n	8005eee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d103      	bne.n	8005f00 <xQueueReceive+0x40>
 8005ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d101      	bne.n	8005f04 <xQueueReceive+0x44>
 8005f00:	2301      	movs	r3, #1
 8005f02:	e000      	b.n	8005f06 <xQueueReceive+0x46>
 8005f04:	2300      	movs	r3, #0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10b      	bne.n	8005f22 <xQueueReceive+0x62>
	__asm volatile
 8005f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f0e:	f383 8811 	msr	BASEPRI, r3
 8005f12:	f3bf 8f6f 	isb	sy
 8005f16:	f3bf 8f4f 	dsb	sy
 8005f1a:	61fb      	str	r3, [r7, #28]
}
 8005f1c:	bf00      	nop
 8005f1e:	bf00      	nop
 8005f20:	e7fd      	b.n	8005f1e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f22:	f001 f847 	bl	8006fb4 <xTaskGetSchedulerState>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d102      	bne.n	8005f32 <xQueueReceive+0x72>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <xQueueReceive+0x76>
 8005f32:	2301      	movs	r3, #1
 8005f34:	e000      	b.n	8005f38 <xQueueReceive+0x78>
 8005f36:	2300      	movs	r3, #0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d10b      	bne.n	8005f54 <xQueueReceive+0x94>
	__asm volatile
 8005f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f40:	f383 8811 	msr	BASEPRI, r3
 8005f44:	f3bf 8f6f 	isb	sy
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	61bb      	str	r3, [r7, #24]
}
 8005f4e:	bf00      	nop
 8005f50:	bf00      	nop
 8005f52:	e7fd      	b.n	8005f50 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f54:	f001 fd98 	bl	8007a88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d01f      	beq.n	8005fa4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f64:	68b9      	ldr	r1, [r7, #8]
 8005f66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f68:	f000 f8f6 	bl	8006158 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6e:	1e5a      	subs	r2, r3, #1
 8005f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f72:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d00f      	beq.n	8005f9c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7e:	3310      	adds	r3, #16
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fe57 	bl	8006c34 <xTaskRemoveFromEventList>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d007      	beq.n	8005f9c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f8c:	4b3c      	ldr	r3, [pc, #240]	@ (8006080 <xQueueReceive+0x1c0>)
 8005f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f92:	601a      	str	r2, [r3, #0]
 8005f94:	f3bf 8f4f 	dsb	sy
 8005f98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f9c:	f001 fda6 	bl	8007aec <vPortExitCritical>
				return pdPASS;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e069      	b.n	8006078 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d103      	bne.n	8005fb2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005faa:	f001 fd9f 	bl	8007aec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	e062      	b.n	8006078 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d106      	bne.n	8005fc6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fb8:	f107 0310 	add.w	r3, r7, #16
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f000 fe9d 	bl	8006cfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fc6:	f001 fd91 	bl	8007aec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fca:	f000 fc0d 	bl	80067e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fce:	f001 fd5b 	bl	8007a88 <vPortEnterCritical>
 8005fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fd8:	b25b      	sxtb	r3, r3
 8005fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fde:	d103      	bne.n	8005fe8 <xQueueReceive+0x128>
 8005fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fee:	b25b      	sxtb	r3, r3
 8005ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff4:	d103      	bne.n	8005ffe <xQueueReceive+0x13e>
 8005ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ffe:	f001 fd75 	bl	8007aec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006002:	1d3a      	adds	r2, r7, #4
 8006004:	f107 0310 	add.w	r3, r7, #16
 8006008:	4611      	mov	r1, r2
 800600a:	4618      	mov	r0, r3
 800600c:	f000 fe8c 	bl	8006d28 <xTaskCheckForTimeOut>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d123      	bne.n	800605e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006016:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006018:	f000 f916 	bl	8006248 <prvIsQueueEmpty>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d017      	beq.n	8006052 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006024:	3324      	adds	r3, #36	@ 0x24
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	4611      	mov	r1, r2
 800602a:	4618      	mov	r0, r3
 800602c:	f000 fdb0 	bl	8006b90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006030:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006032:	f000 f8b7 	bl	80061a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006036:	f000 fbe5 	bl	8006804 <xTaskResumeAll>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d189      	bne.n	8005f54 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006040:	4b0f      	ldr	r3, [pc, #60]	@ (8006080 <xQueueReceive+0x1c0>)
 8006042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006046:	601a      	str	r2, [r3, #0]
 8006048:	f3bf 8f4f 	dsb	sy
 800604c:	f3bf 8f6f 	isb	sy
 8006050:	e780      	b.n	8005f54 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006052:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006054:	f000 f8a6 	bl	80061a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006058:	f000 fbd4 	bl	8006804 <xTaskResumeAll>
 800605c:	e77a      	b.n	8005f54 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800605e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006060:	f000 f8a0 	bl	80061a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006064:	f000 fbce 	bl	8006804 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006068:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800606a:	f000 f8ed 	bl	8006248 <prvIsQueueEmpty>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	f43f af6f 	beq.w	8005f54 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006076:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006078:	4618      	mov	r0, r3
 800607a:	3730      	adds	r7, #48	@ 0x30
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	e000ed04 	.word	0xe000ed04

08006084 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b086      	sub	sp, #24
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006090:	2300      	movs	r3, #0
 8006092:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006098:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10d      	bne.n	80060be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d14d      	bne.n	8006146 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	4618      	mov	r0, r3
 80060b0:	f000 ff9e 	bl	8006ff0 <xTaskPriorityDisinherit>
 80060b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	609a      	str	r2, [r3, #8]
 80060bc:	e043      	b.n	8006146 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d119      	bne.n	80060f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6858      	ldr	r0, [r3, #4]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060cc:	461a      	mov	r2, r3
 80060ce:	68b9      	ldr	r1, [r7, #8]
 80060d0:	f002 f840 	bl	8008154 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060dc:	441a      	add	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d32b      	bcc.n	8006146 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	605a      	str	r2, [r3, #4]
 80060f6:	e026      	b.n	8006146 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	68d8      	ldr	r0, [r3, #12]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006100:	461a      	mov	r2, r3
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	f002 f826 	bl	8008154 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	68da      	ldr	r2, [r3, #12]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006110:	425b      	negs	r3, r3
 8006112:	441a      	add	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	68da      	ldr	r2, [r3, #12]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	429a      	cmp	r2, r3
 8006122:	d207      	bcs.n	8006134 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	689a      	ldr	r2, [r3, #8]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612c:	425b      	negs	r3, r3
 800612e:	441a      	add	r2, r3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2b02      	cmp	r3, #2
 8006138:	d105      	bne.n	8006146 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d002      	beq.n	8006146 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	3b01      	subs	r3, #1
 8006144:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	1c5a      	adds	r2, r3, #1
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800614e:	697b      	ldr	r3, [r7, #20]
}
 8006150:	4618      	mov	r0, r3
 8006152:	3718      	adds	r7, #24
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006166:	2b00      	cmp	r3, #0
 8006168:	d018      	beq.n	800619c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68da      	ldr	r2, [r3, #12]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006172:	441a      	add	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68da      	ldr	r2, [r3, #12]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	429a      	cmp	r2, r3
 8006182:	d303      	bcc.n	800618c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	68d9      	ldr	r1, [r3, #12]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006194:	461a      	mov	r2, r3
 8006196:	6838      	ldr	r0, [r7, #0]
 8006198:	f001 ffdc 	bl	8008154 <memcpy>
	}
}
 800619c:	bf00      	nop
 800619e:	3708      	adds	r7, #8
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80061ac:	f001 fc6c 	bl	8007a88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80061b8:	e011      	b.n	80061de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d012      	beq.n	80061e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	3324      	adds	r3, #36	@ 0x24
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 fd34 	bl	8006c34 <xTaskRemoveFromEventList>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80061d2:	f000 fe0d 	bl	8006df0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80061d6:	7bfb      	ldrb	r3, [r7, #15]
 80061d8:	3b01      	subs	r3, #1
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80061de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	dce9      	bgt.n	80061ba <prvUnlockQueue+0x16>
 80061e6:	e000      	b.n	80061ea <prvUnlockQueue+0x46>
					break;
 80061e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	22ff      	movs	r2, #255	@ 0xff
 80061ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80061f2:	f001 fc7b 	bl	8007aec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80061f6:	f001 fc47 	bl	8007a88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006200:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006202:	e011      	b.n	8006228 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d012      	beq.n	8006232 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	3310      	adds	r3, #16
 8006210:	4618      	mov	r0, r3
 8006212:	f000 fd0f 	bl	8006c34 <xTaskRemoveFromEventList>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d001      	beq.n	8006220 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800621c:	f000 fde8 	bl	8006df0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006220:	7bbb      	ldrb	r3, [r7, #14]
 8006222:	3b01      	subs	r3, #1
 8006224:	b2db      	uxtb	r3, r3
 8006226:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006228:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800622c:	2b00      	cmp	r3, #0
 800622e:	dce9      	bgt.n	8006204 <prvUnlockQueue+0x60>
 8006230:	e000      	b.n	8006234 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006232:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	22ff      	movs	r2, #255	@ 0xff
 8006238:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800623c:	f001 fc56 	bl	8007aec <vPortExitCritical>
}
 8006240:	bf00      	nop
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006250:	f001 fc1a 	bl	8007a88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006258:	2b00      	cmp	r3, #0
 800625a:	d102      	bne.n	8006262 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800625c:	2301      	movs	r3, #1
 800625e:	60fb      	str	r3, [r7, #12]
 8006260:	e001      	b.n	8006266 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006262:	2300      	movs	r3, #0
 8006264:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006266:	f001 fc41 	bl	8007aec <vPortExitCritical>

	return xReturn;
 800626a:	68fb      	ldr	r3, [r7, #12]
}
 800626c:	4618      	mov	r0, r3
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800627c:	f001 fc04 	bl	8007a88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006288:	429a      	cmp	r2, r3
 800628a:	d102      	bne.n	8006292 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800628c:	2301      	movs	r3, #1
 800628e:	60fb      	str	r3, [r7, #12]
 8006290:	e001      	b.n	8006296 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006292:	2300      	movs	r3, #0
 8006294:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006296:	f001 fc29 	bl	8007aec <vPortExitCritical>

	return xReturn;
 800629a:	68fb      	ldr	r3, [r7, #12]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80062ae:	2300      	movs	r3, #0
 80062b0:	60fb      	str	r3, [r7, #12]
 80062b2:	e014      	b.n	80062de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80062b4:	4a0f      	ldr	r2, [pc, #60]	@ (80062f4 <vQueueAddToRegistry+0x50>)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10b      	bne.n	80062d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80062c0:	490c      	ldr	r1, [pc, #48]	@ (80062f4 <vQueueAddToRegistry+0x50>)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	683a      	ldr	r2, [r7, #0]
 80062c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80062ca:	4a0a      	ldr	r2, [pc, #40]	@ (80062f4 <vQueueAddToRegistry+0x50>)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	00db      	lsls	r3, r3, #3
 80062d0:	4413      	add	r3, r2
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80062d6:	e006      	b.n	80062e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	3301      	adds	r3, #1
 80062dc:	60fb      	str	r3, [r7, #12]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2b07      	cmp	r3, #7
 80062e2:	d9e7      	bls.n	80062b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop
 80062e8:	3714      	adds	r7, #20
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	20001720 	.word	0x20001720

080062f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006308:	f001 fbbe 	bl	8007a88 <vPortEnterCritical>
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006312:	b25b      	sxtb	r3, r3
 8006314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006318:	d103      	bne.n	8006322 <vQueueWaitForMessageRestricted+0x2a>
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006328:	b25b      	sxtb	r3, r3
 800632a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632e:	d103      	bne.n	8006338 <vQueueWaitForMessageRestricted+0x40>
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006338:	f001 fbd8 	bl	8007aec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006340:	2b00      	cmp	r3, #0
 8006342:	d106      	bne.n	8006352 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	3324      	adds	r3, #36	@ 0x24
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	68b9      	ldr	r1, [r7, #8]
 800634c:	4618      	mov	r0, r3
 800634e:	f000 fc45 	bl	8006bdc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006352:	6978      	ldr	r0, [r7, #20]
 8006354:	f7ff ff26 	bl	80061a4 <prvUnlockQueue>
	}
 8006358:	bf00      	nop
 800635a:	3718      	adds	r7, #24
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006360:	b580      	push	{r7, lr}
 8006362:	b08e      	sub	sp, #56	@ 0x38
 8006364:	af04      	add	r7, sp, #16
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	607a      	str	r2, [r7, #4]
 800636c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800636e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10b      	bne.n	800638c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	623b      	str	r3, [r7, #32]
}
 8006386:	bf00      	nop
 8006388:	bf00      	nop
 800638a:	e7fd      	b.n	8006388 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800638c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10b      	bne.n	80063aa <xTaskCreateStatic+0x4a>
	__asm volatile
 8006392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006396:	f383 8811 	msr	BASEPRI, r3
 800639a:	f3bf 8f6f 	isb	sy
 800639e:	f3bf 8f4f 	dsb	sy
 80063a2:	61fb      	str	r3, [r7, #28]
}
 80063a4:	bf00      	nop
 80063a6:	bf00      	nop
 80063a8:	e7fd      	b.n	80063a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80063aa:	235c      	movs	r3, #92	@ 0x5c
 80063ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	2b5c      	cmp	r3, #92	@ 0x5c
 80063b2:	d00b      	beq.n	80063cc <xTaskCreateStatic+0x6c>
	__asm volatile
 80063b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b8:	f383 8811 	msr	BASEPRI, r3
 80063bc:	f3bf 8f6f 	isb	sy
 80063c0:	f3bf 8f4f 	dsb	sy
 80063c4:	61bb      	str	r3, [r7, #24]
}
 80063c6:	bf00      	nop
 80063c8:	bf00      	nop
 80063ca:	e7fd      	b.n	80063c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80063cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80063ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d01e      	beq.n	8006412 <xTaskCreateStatic+0xb2>
 80063d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d01b      	beq.n	8006412 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80063da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80063de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80063e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80063ec:	2300      	movs	r3, #0
 80063ee:	9303      	str	r3, [sp, #12]
 80063f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f2:	9302      	str	r3, [sp, #8]
 80063f4:	f107 0314 	add.w	r3, r7, #20
 80063f8:	9301      	str	r3, [sp, #4]
 80063fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	687a      	ldr	r2, [r7, #4]
 8006402:	68b9      	ldr	r1, [r7, #8]
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f000 f850 	bl	80064aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800640a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800640c:	f000 f8de 	bl	80065cc <prvAddNewTaskToReadyList>
 8006410:	e001      	b.n	8006416 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006412:	2300      	movs	r3, #0
 8006414:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006416:	697b      	ldr	r3, [r7, #20]
	}
 8006418:	4618      	mov	r0, r3
 800641a:	3728      	adds	r7, #40	@ 0x28
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006420:	b580      	push	{r7, lr}
 8006422:	b08c      	sub	sp, #48	@ 0x30
 8006424:	af04      	add	r7, sp, #16
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	603b      	str	r3, [r7, #0]
 800642c:	4613      	mov	r3, r2
 800642e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006430:	88fb      	ldrh	r3, [r7, #6]
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4618      	mov	r0, r3
 8006436:	f001 fc49 	bl	8007ccc <pvPortMalloc>
 800643a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00e      	beq.n	8006460 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006442:	205c      	movs	r0, #92	@ 0x5c
 8006444:	f001 fc42 	bl	8007ccc <pvPortMalloc>
 8006448:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d003      	beq.n	8006458 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	631a      	str	r2, [r3, #48]	@ 0x30
 8006456:	e005      	b.n	8006464 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006458:	6978      	ldr	r0, [r7, #20]
 800645a:	f001 fd05 	bl	8007e68 <vPortFree>
 800645e:	e001      	b.n	8006464 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006460:	2300      	movs	r3, #0
 8006462:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d017      	beq.n	800649a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006472:	88fa      	ldrh	r2, [r7, #6]
 8006474:	2300      	movs	r3, #0
 8006476:	9303      	str	r3, [sp, #12]
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	9302      	str	r3, [sp, #8]
 800647c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800647e:	9301      	str	r3, [sp, #4]
 8006480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006482:	9300      	str	r3, [sp, #0]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	68b9      	ldr	r1, [r7, #8]
 8006488:	68f8      	ldr	r0, [r7, #12]
 800648a:	f000 f80e 	bl	80064aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800648e:	69f8      	ldr	r0, [r7, #28]
 8006490:	f000 f89c 	bl	80065cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006494:	2301      	movs	r3, #1
 8006496:	61bb      	str	r3, [r7, #24]
 8006498:	e002      	b.n	80064a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800649a:	f04f 33ff 	mov.w	r3, #4294967295
 800649e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80064a0:	69bb      	ldr	r3, [r7, #24]
	}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3720      	adds	r7, #32
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b088      	sub	sp, #32
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	60f8      	str	r0, [r7, #12]
 80064b2:	60b9      	str	r1, [r7, #8]
 80064b4:	607a      	str	r2, [r7, #4]
 80064b6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80064b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	461a      	mov	r2, r3
 80064c2:	21a5      	movs	r1, #165	@ 0xa5
 80064c4:	f001 fe12 	bl	80080ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80064c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80064d2:	3b01      	subs	r3, #1
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	f023 0307 	bic.w	r3, r3, #7
 80064e0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	f003 0307 	and.w	r3, r3, #7
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00b      	beq.n	8006504 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80064ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f0:	f383 8811 	msr	BASEPRI, r3
 80064f4:	f3bf 8f6f 	isb	sy
 80064f8:	f3bf 8f4f 	dsb	sy
 80064fc:	617b      	str	r3, [r7, #20]
}
 80064fe:	bf00      	nop
 8006500:	bf00      	nop
 8006502:	e7fd      	b.n	8006500 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d01f      	beq.n	800654a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800650a:	2300      	movs	r3, #0
 800650c:	61fb      	str	r3, [r7, #28]
 800650e:	e012      	b.n	8006536 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006510:	68ba      	ldr	r2, [r7, #8]
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	4413      	add	r3, r2
 8006516:	7819      	ldrb	r1, [r3, #0]
 8006518:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	4413      	add	r3, r2
 800651e:	3334      	adds	r3, #52	@ 0x34
 8006520:	460a      	mov	r2, r1
 8006522:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	4413      	add	r3, r2
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d006      	beq.n	800653e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	3301      	adds	r3, #1
 8006534:	61fb      	str	r3, [r7, #28]
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	2b0f      	cmp	r3, #15
 800653a:	d9e9      	bls.n	8006510 <prvInitialiseNewTask+0x66>
 800653c:	e000      	b.n	8006540 <prvInitialiseNewTask+0x96>
			{
				break;
 800653e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006542:	2200      	movs	r2, #0
 8006544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006548:	e003      	b.n	8006552 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654c:	2200      	movs	r2, #0
 800654e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006554:	2b37      	cmp	r3, #55	@ 0x37
 8006556:	d901      	bls.n	800655c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006558:	2337      	movs	r3, #55	@ 0x37
 800655a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800655c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006560:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006566:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656a:	2200      	movs	r2, #0
 800656c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800656e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006570:	3304      	adds	r3, #4
 8006572:	4618      	mov	r0, r3
 8006574:	f7ff f92a 	bl	80057cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657a:	3318      	adds	r3, #24
 800657c:	4618      	mov	r0, r3
 800657e:	f7ff f925 	bl	80057cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006584:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006586:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800658a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800658e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006590:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006596:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659a:	2200      	movs	r2, #0
 800659c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800659e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80065a6:	683a      	ldr	r2, [r7, #0]
 80065a8:	68f9      	ldr	r1, [r7, #12]
 80065aa:	69b8      	ldr	r0, [r7, #24]
 80065ac:	f001 f93e 	bl	800782c <pxPortInitialiseStack>
 80065b0:	4602      	mov	r2, r0
 80065b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80065b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d002      	beq.n	80065c2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80065bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065c2:	bf00      	nop
 80065c4:	3720      	adds	r7, #32
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
	...

080065cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b082      	sub	sp, #8
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80065d4:	f001 fa58 	bl	8007a88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80065d8:	4b2d      	ldr	r3, [pc, #180]	@ (8006690 <prvAddNewTaskToReadyList+0xc4>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3301      	adds	r3, #1
 80065de:	4a2c      	ldr	r2, [pc, #176]	@ (8006690 <prvAddNewTaskToReadyList+0xc4>)
 80065e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80065e2:	4b2c      	ldr	r3, [pc, #176]	@ (8006694 <prvAddNewTaskToReadyList+0xc8>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d109      	bne.n	80065fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80065ea:	4a2a      	ldr	r2, [pc, #168]	@ (8006694 <prvAddNewTaskToReadyList+0xc8>)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80065f0:	4b27      	ldr	r3, [pc, #156]	@ (8006690 <prvAddNewTaskToReadyList+0xc4>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d110      	bne.n	800661a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80065f8:	f000 fc1e 	bl	8006e38 <prvInitialiseTaskLists>
 80065fc:	e00d      	b.n	800661a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80065fe:	4b26      	ldr	r3, [pc, #152]	@ (8006698 <prvAddNewTaskToReadyList+0xcc>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d109      	bne.n	800661a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006606:	4b23      	ldr	r3, [pc, #140]	@ (8006694 <prvAddNewTaskToReadyList+0xc8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006610:	429a      	cmp	r2, r3
 8006612:	d802      	bhi.n	800661a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006614:	4a1f      	ldr	r2, [pc, #124]	@ (8006694 <prvAddNewTaskToReadyList+0xc8>)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800661a:	4b20      	ldr	r3, [pc, #128]	@ (800669c <prvAddNewTaskToReadyList+0xd0>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3301      	adds	r3, #1
 8006620:	4a1e      	ldr	r2, [pc, #120]	@ (800669c <prvAddNewTaskToReadyList+0xd0>)
 8006622:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006624:	4b1d      	ldr	r3, [pc, #116]	@ (800669c <prvAddNewTaskToReadyList+0xd0>)
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006630:	4b1b      	ldr	r3, [pc, #108]	@ (80066a0 <prvAddNewTaskToReadyList+0xd4>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	429a      	cmp	r2, r3
 8006636:	d903      	bls.n	8006640 <prvAddNewTaskToReadyList+0x74>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663c:	4a18      	ldr	r2, [pc, #96]	@ (80066a0 <prvAddNewTaskToReadyList+0xd4>)
 800663e:	6013      	str	r3, [r2, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006644:	4613      	mov	r3, r2
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	4a15      	ldr	r2, [pc, #84]	@ (80066a4 <prvAddNewTaskToReadyList+0xd8>)
 800664e:	441a      	add	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	3304      	adds	r3, #4
 8006654:	4619      	mov	r1, r3
 8006656:	4610      	mov	r0, r2
 8006658:	f7ff f8c5 	bl	80057e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800665c:	f001 fa46 	bl	8007aec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006660:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <prvAddNewTaskToReadyList+0xcc>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00e      	beq.n	8006686 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006668:	4b0a      	ldr	r3, [pc, #40]	@ (8006694 <prvAddNewTaskToReadyList+0xc8>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006672:	429a      	cmp	r2, r3
 8006674:	d207      	bcs.n	8006686 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006676:	4b0c      	ldr	r3, [pc, #48]	@ (80066a8 <prvAddNewTaskToReadyList+0xdc>)
 8006678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006686:	bf00      	nop
 8006688:	3708      	adds	r7, #8
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	20001c34 	.word	0x20001c34
 8006694:	20001760 	.word	0x20001760
 8006698:	20001c40 	.word	0x20001c40
 800669c:	20001c50 	.word	0x20001c50
 80066a0:	20001c3c 	.word	0x20001c3c
 80066a4:	20001764 	.word	0x20001764
 80066a8:	e000ed04 	.word	0xe000ed04

080066ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80066b4:	2300      	movs	r3, #0
 80066b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d018      	beq.n	80066f0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80066be:	4b14      	ldr	r3, [pc, #80]	@ (8006710 <vTaskDelay+0x64>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00b      	beq.n	80066de <vTaskDelay+0x32>
	__asm volatile
 80066c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ca:	f383 8811 	msr	BASEPRI, r3
 80066ce:	f3bf 8f6f 	isb	sy
 80066d2:	f3bf 8f4f 	dsb	sy
 80066d6:	60bb      	str	r3, [r7, #8]
}
 80066d8:	bf00      	nop
 80066da:	bf00      	nop
 80066dc:	e7fd      	b.n	80066da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80066de:	f000 f883 	bl	80067e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80066e2:	2100      	movs	r1, #0
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 fcf3 	bl	80070d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80066ea:	f000 f88b 	bl	8006804 <xTaskResumeAll>
 80066ee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d107      	bne.n	8006706 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80066f6:	4b07      	ldr	r3, [pc, #28]	@ (8006714 <vTaskDelay+0x68>)
 80066f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006706:	bf00      	nop
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	20001c5c 	.word	0x20001c5c
 8006714:	e000ed04 	.word	0xe000ed04

08006718 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b08a      	sub	sp, #40	@ 0x28
 800671c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800671e:	2300      	movs	r3, #0
 8006720:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006722:	2300      	movs	r3, #0
 8006724:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006726:	463a      	mov	r2, r7
 8006728:	1d39      	adds	r1, r7, #4
 800672a:	f107 0308 	add.w	r3, r7, #8
 800672e:	4618      	mov	r0, r3
 8006730:	f7fe fff8 	bl	8005724 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68ba      	ldr	r2, [r7, #8]
 800673a:	9202      	str	r2, [sp, #8]
 800673c:	9301      	str	r3, [sp, #4]
 800673e:	2300      	movs	r3, #0
 8006740:	9300      	str	r3, [sp, #0]
 8006742:	2300      	movs	r3, #0
 8006744:	460a      	mov	r2, r1
 8006746:	4922      	ldr	r1, [pc, #136]	@ (80067d0 <vTaskStartScheduler+0xb8>)
 8006748:	4822      	ldr	r0, [pc, #136]	@ (80067d4 <vTaskStartScheduler+0xbc>)
 800674a:	f7ff fe09 	bl	8006360 <xTaskCreateStatic>
 800674e:	4603      	mov	r3, r0
 8006750:	4a21      	ldr	r2, [pc, #132]	@ (80067d8 <vTaskStartScheduler+0xc0>)
 8006752:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006754:	4b20      	ldr	r3, [pc, #128]	@ (80067d8 <vTaskStartScheduler+0xc0>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800675c:	2301      	movs	r3, #1
 800675e:	617b      	str	r3, [r7, #20]
 8006760:	e001      	b.n	8006766 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006762:	2300      	movs	r3, #0
 8006764:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d102      	bne.n	8006772 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800676c:	f000 fd04 	bl	8007178 <xTimerCreateTimerTask>
 8006770:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d116      	bne.n	80067a6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677c:	f383 8811 	msr	BASEPRI, r3
 8006780:	f3bf 8f6f 	isb	sy
 8006784:	f3bf 8f4f 	dsb	sy
 8006788:	613b      	str	r3, [r7, #16]
}
 800678a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800678c:	4b13      	ldr	r3, [pc, #76]	@ (80067dc <vTaskStartScheduler+0xc4>)
 800678e:	f04f 32ff 	mov.w	r2, #4294967295
 8006792:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006794:	4b12      	ldr	r3, [pc, #72]	@ (80067e0 <vTaskStartScheduler+0xc8>)
 8006796:	2201      	movs	r2, #1
 8006798:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800679a:	4b12      	ldr	r3, [pc, #72]	@ (80067e4 <vTaskStartScheduler+0xcc>)
 800679c:	2200      	movs	r2, #0
 800679e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80067a0:	f001 f8ce 	bl	8007940 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80067a4:	e00f      	b.n	80067c6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ac:	d10b      	bne.n	80067c6 <vTaskStartScheduler+0xae>
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	60fb      	str	r3, [r7, #12]
}
 80067c0:	bf00      	nop
 80067c2:	bf00      	nop
 80067c4:	e7fd      	b.n	80067c2 <vTaskStartScheduler+0xaa>
}
 80067c6:	bf00      	nop
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	08009b24 	.word	0x08009b24
 80067d4:	08006e09 	.word	0x08006e09
 80067d8:	20001c58 	.word	0x20001c58
 80067dc:	20001c54 	.word	0x20001c54
 80067e0:	20001c40 	.word	0x20001c40
 80067e4:	20001c38 	.word	0x20001c38

080067e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80067e8:	b480      	push	{r7}
 80067ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80067ec:	4b04      	ldr	r3, [pc, #16]	@ (8006800 <vTaskSuspendAll+0x18>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3301      	adds	r3, #1
 80067f2:	4a03      	ldr	r2, [pc, #12]	@ (8006800 <vTaskSuspendAll+0x18>)
 80067f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80067f6:	bf00      	nop
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	20001c5c 	.word	0x20001c5c

08006804 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800680e:	2300      	movs	r3, #0
 8006810:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006812:	4b42      	ldr	r3, [pc, #264]	@ (800691c <xTaskResumeAll+0x118>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10b      	bne.n	8006832 <xTaskResumeAll+0x2e>
	__asm volatile
 800681a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681e:	f383 8811 	msr	BASEPRI, r3
 8006822:	f3bf 8f6f 	isb	sy
 8006826:	f3bf 8f4f 	dsb	sy
 800682a:	603b      	str	r3, [r7, #0]
}
 800682c:	bf00      	nop
 800682e:	bf00      	nop
 8006830:	e7fd      	b.n	800682e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006832:	f001 f929 	bl	8007a88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006836:	4b39      	ldr	r3, [pc, #228]	@ (800691c <xTaskResumeAll+0x118>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	3b01      	subs	r3, #1
 800683c:	4a37      	ldr	r2, [pc, #220]	@ (800691c <xTaskResumeAll+0x118>)
 800683e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006840:	4b36      	ldr	r3, [pc, #216]	@ (800691c <xTaskResumeAll+0x118>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d162      	bne.n	800690e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006848:	4b35      	ldr	r3, [pc, #212]	@ (8006920 <xTaskResumeAll+0x11c>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d05e      	beq.n	800690e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006850:	e02f      	b.n	80068b2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006852:	4b34      	ldr	r3, [pc, #208]	@ (8006924 <xTaskResumeAll+0x120>)
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	3318      	adds	r3, #24
 800685e:	4618      	mov	r0, r3
 8006860:	f7ff f81e 	bl	80058a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	3304      	adds	r3, #4
 8006868:	4618      	mov	r0, r3
 800686a:	f7ff f819 	bl	80058a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006872:	4b2d      	ldr	r3, [pc, #180]	@ (8006928 <xTaskResumeAll+0x124>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	429a      	cmp	r2, r3
 8006878:	d903      	bls.n	8006882 <xTaskResumeAll+0x7e>
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687e:	4a2a      	ldr	r2, [pc, #168]	@ (8006928 <xTaskResumeAll+0x124>)
 8006880:	6013      	str	r3, [r2, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006886:	4613      	mov	r3, r2
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	4413      	add	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	4a27      	ldr	r2, [pc, #156]	@ (800692c <xTaskResumeAll+0x128>)
 8006890:	441a      	add	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	3304      	adds	r3, #4
 8006896:	4619      	mov	r1, r3
 8006898:	4610      	mov	r0, r2
 800689a:	f7fe ffa4 	bl	80057e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a2:	4b23      	ldr	r3, [pc, #140]	@ (8006930 <xTaskResumeAll+0x12c>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d302      	bcc.n	80068b2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80068ac:	4b21      	ldr	r3, [pc, #132]	@ (8006934 <xTaskResumeAll+0x130>)
 80068ae:	2201      	movs	r2, #1
 80068b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068b2:	4b1c      	ldr	r3, [pc, #112]	@ (8006924 <xTaskResumeAll+0x120>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1cb      	bne.n	8006852 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d001      	beq.n	80068c4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80068c0:	f000 fb58 	bl	8006f74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80068c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006938 <xTaskResumeAll+0x134>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d010      	beq.n	80068f2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80068d0:	f000 f846 	bl	8006960 <xTaskIncrementTick>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80068da:	4b16      	ldr	r3, [pc, #88]	@ (8006934 <xTaskResumeAll+0x130>)
 80068dc:	2201      	movs	r2, #1
 80068de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	3b01      	subs	r3, #1
 80068e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1f1      	bne.n	80068d0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80068ec:	4b12      	ldr	r3, [pc, #72]	@ (8006938 <xTaskResumeAll+0x134>)
 80068ee:	2200      	movs	r2, #0
 80068f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80068f2:	4b10      	ldr	r3, [pc, #64]	@ (8006934 <xTaskResumeAll+0x130>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d009      	beq.n	800690e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80068fa:	2301      	movs	r3, #1
 80068fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80068fe:	4b0f      	ldr	r3, [pc, #60]	@ (800693c <xTaskResumeAll+0x138>)
 8006900:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800690e:	f001 f8ed 	bl	8007aec <vPortExitCritical>

	return xAlreadyYielded;
 8006912:	68bb      	ldr	r3, [r7, #8]
}
 8006914:	4618      	mov	r0, r3
 8006916:	3710      	adds	r7, #16
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	20001c5c 	.word	0x20001c5c
 8006920:	20001c34 	.word	0x20001c34
 8006924:	20001bf4 	.word	0x20001bf4
 8006928:	20001c3c 	.word	0x20001c3c
 800692c:	20001764 	.word	0x20001764
 8006930:	20001760 	.word	0x20001760
 8006934:	20001c48 	.word	0x20001c48
 8006938:	20001c44 	.word	0x20001c44
 800693c:	e000ed04 	.word	0xe000ed04

08006940 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006946:	4b05      	ldr	r3, [pc, #20]	@ (800695c <xTaskGetTickCount+0x1c>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800694c:	687b      	ldr	r3, [r7, #4]
}
 800694e:	4618      	mov	r0, r3
 8006950:	370c      	adds	r7, #12
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	20001c38 	.word	0x20001c38

08006960 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b086      	sub	sp, #24
 8006964:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006966:	2300      	movs	r3, #0
 8006968:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800696a:	4b4f      	ldr	r3, [pc, #316]	@ (8006aa8 <xTaskIncrementTick+0x148>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	f040 8090 	bne.w	8006a94 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006974:	4b4d      	ldr	r3, [pc, #308]	@ (8006aac <xTaskIncrementTick+0x14c>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3301      	adds	r3, #1
 800697a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800697c:	4a4b      	ldr	r2, [pc, #300]	@ (8006aac <xTaskIncrementTick+0x14c>)
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d121      	bne.n	80069cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006988:	4b49      	ldr	r3, [pc, #292]	@ (8006ab0 <xTaskIncrementTick+0x150>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00b      	beq.n	80069aa <xTaskIncrementTick+0x4a>
	__asm volatile
 8006992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006996:	f383 8811 	msr	BASEPRI, r3
 800699a:	f3bf 8f6f 	isb	sy
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	603b      	str	r3, [r7, #0]
}
 80069a4:	bf00      	nop
 80069a6:	bf00      	nop
 80069a8:	e7fd      	b.n	80069a6 <xTaskIncrementTick+0x46>
 80069aa:	4b41      	ldr	r3, [pc, #260]	@ (8006ab0 <xTaskIncrementTick+0x150>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	60fb      	str	r3, [r7, #12]
 80069b0:	4b40      	ldr	r3, [pc, #256]	@ (8006ab4 <xTaskIncrementTick+0x154>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a3e      	ldr	r2, [pc, #248]	@ (8006ab0 <xTaskIncrementTick+0x150>)
 80069b6:	6013      	str	r3, [r2, #0]
 80069b8:	4a3e      	ldr	r2, [pc, #248]	@ (8006ab4 <xTaskIncrementTick+0x154>)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6013      	str	r3, [r2, #0]
 80069be:	4b3e      	ldr	r3, [pc, #248]	@ (8006ab8 <xTaskIncrementTick+0x158>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3301      	adds	r3, #1
 80069c4:	4a3c      	ldr	r2, [pc, #240]	@ (8006ab8 <xTaskIncrementTick+0x158>)
 80069c6:	6013      	str	r3, [r2, #0]
 80069c8:	f000 fad4 	bl	8006f74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80069cc:	4b3b      	ldr	r3, [pc, #236]	@ (8006abc <xTaskIncrementTick+0x15c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d349      	bcc.n	8006a6a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069d6:	4b36      	ldr	r3, [pc, #216]	@ (8006ab0 <xTaskIncrementTick+0x150>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d104      	bne.n	80069ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069e0:	4b36      	ldr	r3, [pc, #216]	@ (8006abc <xTaskIncrementTick+0x15c>)
 80069e2:	f04f 32ff 	mov.w	r2, #4294967295
 80069e6:	601a      	str	r2, [r3, #0]
					break;
 80069e8:	e03f      	b.n	8006a6a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ea:	4b31      	ldr	r3, [pc, #196]	@ (8006ab0 <xTaskIncrementTick+0x150>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d203      	bcs.n	8006a0a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a02:	4a2e      	ldr	r2, [pc, #184]	@ (8006abc <xTaskIncrementTick+0x15c>)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a08:	e02f      	b.n	8006a6a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	3304      	adds	r3, #4
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7fe ff46 	bl	80058a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d004      	beq.n	8006a26 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	3318      	adds	r3, #24
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7fe ff3d 	bl	80058a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a2a:	4b25      	ldr	r3, [pc, #148]	@ (8006ac0 <xTaskIncrementTick+0x160>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d903      	bls.n	8006a3a <xTaskIncrementTick+0xda>
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a36:	4a22      	ldr	r2, [pc, #136]	@ (8006ac0 <xTaskIncrementTick+0x160>)
 8006a38:	6013      	str	r3, [r2, #0]
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a3e:	4613      	mov	r3, r2
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	4413      	add	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	4a1f      	ldr	r2, [pc, #124]	@ (8006ac4 <xTaskIncrementTick+0x164>)
 8006a48:	441a      	add	r2, r3
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	4619      	mov	r1, r3
 8006a50:	4610      	mov	r0, r2
 8006a52:	f7fe fec8 	bl	80057e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ac8 <xTaskIncrementTick+0x168>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d3b8      	bcc.n	80069d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006a64:	2301      	movs	r3, #1
 8006a66:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a68:	e7b5      	b.n	80069d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a6a:	4b17      	ldr	r3, [pc, #92]	@ (8006ac8 <xTaskIncrementTick+0x168>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a70:	4914      	ldr	r1, [pc, #80]	@ (8006ac4 <xTaskIncrementTick+0x164>)
 8006a72:	4613      	mov	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4413      	add	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	440b      	add	r3, r1
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d901      	bls.n	8006a86 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006a82:	2301      	movs	r3, #1
 8006a84:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006a86:	4b11      	ldr	r3, [pc, #68]	@ (8006acc <xTaskIncrementTick+0x16c>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d007      	beq.n	8006a9e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	617b      	str	r3, [r7, #20]
 8006a92:	e004      	b.n	8006a9e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006a94:	4b0e      	ldr	r3, [pc, #56]	@ (8006ad0 <xTaskIncrementTick+0x170>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	3301      	adds	r3, #1
 8006a9a:	4a0d      	ldr	r2, [pc, #52]	@ (8006ad0 <xTaskIncrementTick+0x170>)
 8006a9c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006a9e:	697b      	ldr	r3, [r7, #20]
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3718      	adds	r7, #24
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	20001c5c 	.word	0x20001c5c
 8006aac:	20001c38 	.word	0x20001c38
 8006ab0:	20001bec 	.word	0x20001bec
 8006ab4:	20001bf0 	.word	0x20001bf0
 8006ab8:	20001c4c 	.word	0x20001c4c
 8006abc:	20001c54 	.word	0x20001c54
 8006ac0:	20001c3c 	.word	0x20001c3c
 8006ac4:	20001764 	.word	0x20001764
 8006ac8:	20001760 	.word	0x20001760
 8006acc:	20001c48 	.word	0x20001c48
 8006ad0:	20001c44 	.word	0x20001c44

08006ad4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ada:	4b28      	ldr	r3, [pc, #160]	@ (8006b7c <vTaskSwitchContext+0xa8>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d003      	beq.n	8006aea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ae2:	4b27      	ldr	r3, [pc, #156]	@ (8006b80 <vTaskSwitchContext+0xac>)
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ae8:	e042      	b.n	8006b70 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006aea:	4b25      	ldr	r3, [pc, #148]	@ (8006b80 <vTaskSwitchContext+0xac>)
 8006aec:	2200      	movs	r2, #0
 8006aee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006af0:	4b24      	ldr	r3, [pc, #144]	@ (8006b84 <vTaskSwitchContext+0xb0>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	60fb      	str	r3, [r7, #12]
 8006af6:	e011      	b.n	8006b1c <vTaskSwitchContext+0x48>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10b      	bne.n	8006b16 <vTaskSwitchContext+0x42>
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	607b      	str	r3, [r7, #4]
}
 8006b10:	bf00      	nop
 8006b12:	bf00      	nop
 8006b14:	e7fd      	b.n	8006b12 <vTaskSwitchContext+0x3e>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	60fb      	str	r3, [r7, #12]
 8006b1c:	491a      	ldr	r1, [pc, #104]	@ (8006b88 <vTaskSwitchContext+0xb4>)
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	4613      	mov	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	440b      	add	r3, r1
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d0e3      	beq.n	8006af8 <vTaskSwitchContext+0x24>
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	4613      	mov	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	4a13      	ldr	r2, [pc, #76]	@ (8006b88 <vTaskSwitchContext+0xb4>)
 8006b3c:	4413      	add	r3, r2
 8006b3e:	60bb      	str	r3, [r7, #8]
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	685a      	ldr	r2, [r3, #4]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	605a      	str	r2, [r3, #4]
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	3308      	adds	r3, #8
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d104      	bne.n	8006b60 <vTaskSwitchContext+0x8c>
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	685a      	ldr	r2, [r3, #4]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	605a      	str	r2, [r3, #4]
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	4a09      	ldr	r2, [pc, #36]	@ (8006b8c <vTaskSwitchContext+0xb8>)
 8006b68:	6013      	str	r3, [r2, #0]
 8006b6a:	4a06      	ldr	r2, [pc, #24]	@ (8006b84 <vTaskSwitchContext+0xb0>)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6013      	str	r3, [r2, #0]
}
 8006b70:	bf00      	nop
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	20001c5c 	.word	0x20001c5c
 8006b80:	20001c48 	.word	0x20001c48
 8006b84:	20001c3c 	.word	0x20001c3c
 8006b88:	20001764 	.word	0x20001764
 8006b8c:	20001760 	.word	0x20001760

08006b90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10b      	bne.n	8006bb8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba4:	f383 8811 	msr	BASEPRI, r3
 8006ba8:	f3bf 8f6f 	isb	sy
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	60fb      	str	r3, [r7, #12]
}
 8006bb2:	bf00      	nop
 8006bb4:	bf00      	nop
 8006bb6:	e7fd      	b.n	8006bb4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006bb8:	4b07      	ldr	r3, [pc, #28]	@ (8006bd8 <vTaskPlaceOnEventList+0x48>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	3318      	adds	r3, #24
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f7fe fe34 	bl	800582e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006bc6:	2101      	movs	r1, #1
 8006bc8:	6838      	ldr	r0, [r7, #0]
 8006bca:	f000 fa81 	bl	80070d0 <prvAddCurrentTaskToDelayedList>
}
 8006bce:	bf00      	nop
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	20001760 	.word	0x20001760

08006bdc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10b      	bne.n	8006c06 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf2:	f383 8811 	msr	BASEPRI, r3
 8006bf6:	f3bf 8f6f 	isb	sy
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	617b      	str	r3, [r7, #20]
}
 8006c00:	bf00      	nop
 8006c02:	bf00      	nop
 8006c04:	e7fd      	b.n	8006c02 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c06:	4b0a      	ldr	r3, [pc, #40]	@ (8006c30 <vTaskPlaceOnEventListRestricted+0x54>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	3318      	adds	r3, #24
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	f7fe fde9 	bl	80057e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d002      	beq.n	8006c20 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c1e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006c20:	6879      	ldr	r1, [r7, #4]
 8006c22:	68b8      	ldr	r0, [r7, #8]
 8006c24:	f000 fa54 	bl	80070d0 <prvAddCurrentTaskToDelayedList>
	}
 8006c28:	bf00      	nop
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	20001760 	.word	0x20001760

08006c34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b086      	sub	sp, #24
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d10b      	bne.n	8006c62 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4e:	f383 8811 	msr	BASEPRI, r3
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	f3bf 8f4f 	dsb	sy
 8006c5a:	60fb      	str	r3, [r7, #12]
}
 8006c5c:	bf00      	nop
 8006c5e:	bf00      	nop
 8006c60:	e7fd      	b.n	8006c5e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	3318      	adds	r3, #24
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fe fe1a 	bl	80058a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ce4 <xTaskRemoveFromEventList+0xb0>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d11d      	bne.n	8006cb0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	3304      	adds	r3, #4
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7fe fe11 	bl	80058a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c82:	4b19      	ldr	r3, [pc, #100]	@ (8006ce8 <xTaskRemoveFromEventList+0xb4>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d903      	bls.n	8006c92 <xTaskRemoveFromEventList+0x5e>
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8e:	4a16      	ldr	r2, [pc, #88]	@ (8006ce8 <xTaskRemoveFromEventList+0xb4>)
 8006c90:	6013      	str	r3, [r2, #0]
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c96:	4613      	mov	r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	4413      	add	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4a13      	ldr	r2, [pc, #76]	@ (8006cec <xTaskRemoveFromEventList+0xb8>)
 8006ca0:	441a      	add	r2, r3
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	4610      	mov	r0, r2
 8006caa:	f7fe fd9c 	bl	80057e6 <vListInsertEnd>
 8006cae:	e005      	b.n	8006cbc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	3318      	adds	r3, #24
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	480e      	ldr	r0, [pc, #56]	@ (8006cf0 <xTaskRemoveFromEventList+0xbc>)
 8006cb8:	f7fe fd95 	bl	80057e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf4 <xTaskRemoveFromEventList+0xc0>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d905      	bls.n	8006cd6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006cce:	4b0a      	ldr	r3, [pc, #40]	@ (8006cf8 <xTaskRemoveFromEventList+0xc4>)
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	e001      	b.n	8006cda <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006cda:	697b      	ldr	r3, [r7, #20]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3718      	adds	r7, #24
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	20001c5c 	.word	0x20001c5c
 8006ce8:	20001c3c 	.word	0x20001c3c
 8006cec:	20001764 	.word	0x20001764
 8006cf0:	20001bf4 	.word	0x20001bf4
 8006cf4:	20001760 	.word	0x20001760
 8006cf8:	20001c48 	.word	0x20001c48

08006cfc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006d04:	4b06      	ldr	r3, [pc, #24]	@ (8006d20 <vTaskInternalSetTimeOutState+0x24>)
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006d0c:	4b05      	ldr	r3, [pc, #20]	@ (8006d24 <vTaskInternalSetTimeOutState+0x28>)
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	605a      	str	r2, [r3, #4]
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	20001c4c 	.word	0x20001c4c
 8006d24:	20001c38 	.word	0x20001c38

08006d28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b088      	sub	sp, #32
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d10b      	bne.n	8006d50 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d3c:	f383 8811 	msr	BASEPRI, r3
 8006d40:	f3bf 8f6f 	isb	sy
 8006d44:	f3bf 8f4f 	dsb	sy
 8006d48:	613b      	str	r3, [r7, #16]
}
 8006d4a:	bf00      	nop
 8006d4c:	bf00      	nop
 8006d4e:	e7fd      	b.n	8006d4c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10b      	bne.n	8006d6e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5a:	f383 8811 	msr	BASEPRI, r3
 8006d5e:	f3bf 8f6f 	isb	sy
 8006d62:	f3bf 8f4f 	dsb	sy
 8006d66:	60fb      	str	r3, [r7, #12]
}
 8006d68:	bf00      	nop
 8006d6a:	bf00      	nop
 8006d6c:	e7fd      	b.n	8006d6a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006d6e:	f000 fe8b 	bl	8007a88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006d72:	4b1d      	ldr	r3, [pc, #116]	@ (8006de8 <xTaskCheckForTimeOut+0xc0>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	69ba      	ldr	r2, [r7, #24]
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d8a:	d102      	bne.n	8006d92 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	61fb      	str	r3, [r7, #28]
 8006d90:	e023      	b.n	8006dda <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	4b15      	ldr	r3, [pc, #84]	@ (8006dec <xTaskCheckForTimeOut+0xc4>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d007      	beq.n	8006dae <xTaskCheckForTimeOut+0x86>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	69ba      	ldr	r2, [r7, #24]
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d302      	bcc.n	8006dae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006da8:	2301      	movs	r3, #1
 8006daa:	61fb      	str	r3, [r7, #28]
 8006dac:	e015      	b.n	8006dda <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d20b      	bcs.n	8006dd0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	1ad2      	subs	r2, r2, r3
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7ff ff99 	bl	8006cfc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	61fb      	str	r3, [r7, #28]
 8006dce:	e004      	b.n	8006dda <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006dda:	f000 fe87 	bl	8007aec <vPortExitCritical>

	return xReturn;
 8006dde:	69fb      	ldr	r3, [r7, #28]
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3720      	adds	r7, #32
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	20001c38 	.word	0x20001c38
 8006dec:	20001c4c 	.word	0x20001c4c

08006df0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006df0:	b480      	push	{r7}
 8006df2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006df4:	4b03      	ldr	r3, [pc, #12]	@ (8006e04 <vTaskMissedYield+0x14>)
 8006df6:	2201      	movs	r2, #1
 8006df8:	601a      	str	r2, [r3, #0]
}
 8006dfa:	bf00      	nop
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	20001c48 	.word	0x20001c48

08006e08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006e10:	f000 f852 	bl	8006eb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006e14:	4b06      	ldr	r3, [pc, #24]	@ (8006e30 <prvIdleTask+0x28>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d9f9      	bls.n	8006e10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006e1c:	4b05      	ldr	r3, [pc, #20]	@ (8006e34 <prvIdleTask+0x2c>)
 8006e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e22:	601a      	str	r2, [r3, #0]
 8006e24:	f3bf 8f4f 	dsb	sy
 8006e28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006e2c:	e7f0      	b.n	8006e10 <prvIdleTask+0x8>
 8006e2e:	bf00      	nop
 8006e30:	20001764 	.word	0x20001764
 8006e34:	e000ed04 	.word	0xe000ed04

08006e38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e3e:	2300      	movs	r3, #0
 8006e40:	607b      	str	r3, [r7, #4]
 8006e42:	e00c      	b.n	8006e5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	4613      	mov	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	4413      	add	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4a12      	ldr	r2, [pc, #72]	@ (8006e98 <prvInitialiseTaskLists+0x60>)
 8006e50:	4413      	add	r3, r2
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7fe fc9a 	bl	800578c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	607b      	str	r3, [r7, #4]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b37      	cmp	r3, #55	@ 0x37
 8006e62:	d9ef      	bls.n	8006e44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006e64:	480d      	ldr	r0, [pc, #52]	@ (8006e9c <prvInitialiseTaskLists+0x64>)
 8006e66:	f7fe fc91 	bl	800578c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006e6a:	480d      	ldr	r0, [pc, #52]	@ (8006ea0 <prvInitialiseTaskLists+0x68>)
 8006e6c:	f7fe fc8e 	bl	800578c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006e70:	480c      	ldr	r0, [pc, #48]	@ (8006ea4 <prvInitialiseTaskLists+0x6c>)
 8006e72:	f7fe fc8b 	bl	800578c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006e76:	480c      	ldr	r0, [pc, #48]	@ (8006ea8 <prvInitialiseTaskLists+0x70>)
 8006e78:	f7fe fc88 	bl	800578c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006e7c:	480b      	ldr	r0, [pc, #44]	@ (8006eac <prvInitialiseTaskLists+0x74>)
 8006e7e:	f7fe fc85 	bl	800578c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006e82:	4b0b      	ldr	r3, [pc, #44]	@ (8006eb0 <prvInitialiseTaskLists+0x78>)
 8006e84:	4a05      	ldr	r2, [pc, #20]	@ (8006e9c <prvInitialiseTaskLists+0x64>)
 8006e86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006e88:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb4 <prvInitialiseTaskLists+0x7c>)
 8006e8a:	4a05      	ldr	r2, [pc, #20]	@ (8006ea0 <prvInitialiseTaskLists+0x68>)
 8006e8c:	601a      	str	r2, [r3, #0]
}
 8006e8e:	bf00      	nop
 8006e90:	3708      	adds	r7, #8
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	20001764 	.word	0x20001764
 8006e9c:	20001bc4 	.word	0x20001bc4
 8006ea0:	20001bd8 	.word	0x20001bd8
 8006ea4:	20001bf4 	.word	0x20001bf4
 8006ea8:	20001c08 	.word	0x20001c08
 8006eac:	20001c20 	.word	0x20001c20
 8006eb0:	20001bec 	.word	0x20001bec
 8006eb4:	20001bf0 	.word	0x20001bf0

08006eb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ebe:	e019      	b.n	8006ef4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ec0:	f000 fde2 	bl	8007a88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ec4:	4b10      	ldr	r3, [pc, #64]	@ (8006f08 <prvCheckTasksWaitingTermination+0x50>)
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	68db      	ldr	r3, [r3, #12]
 8006eca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	3304      	adds	r3, #4
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f7fe fce5 	bl	80058a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f0c <prvCheckTasksWaitingTermination+0x54>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3b01      	subs	r3, #1
 8006edc:	4a0b      	ldr	r2, [pc, #44]	@ (8006f0c <prvCheckTasksWaitingTermination+0x54>)
 8006ede:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8006f10 <prvCheckTasksWaitingTermination+0x58>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8006f10 <prvCheckTasksWaitingTermination+0x58>)
 8006ee8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006eea:	f000 fdff 	bl	8007aec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 f810 	bl	8006f14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ef4:	4b06      	ldr	r3, [pc, #24]	@ (8006f10 <prvCheckTasksWaitingTermination+0x58>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e1      	bne.n	8006ec0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	20001c08 	.word	0x20001c08
 8006f0c:	20001c34 	.word	0x20001c34
 8006f10:	20001c1c 	.word	0x20001c1c

08006f14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d108      	bne.n	8006f38 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f000 ff9c 	bl	8007e68 <vPortFree>
				vPortFree( pxTCB );
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 ff99 	bl	8007e68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006f36:	e019      	b.n	8006f6c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d103      	bne.n	8006f4a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 ff90 	bl	8007e68 <vPortFree>
	}
 8006f48:	e010      	b.n	8006f6c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d00b      	beq.n	8006f6c <prvDeleteTCB+0x58>
	__asm volatile
 8006f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f58:	f383 8811 	msr	BASEPRI, r3
 8006f5c:	f3bf 8f6f 	isb	sy
 8006f60:	f3bf 8f4f 	dsb	sy
 8006f64:	60fb      	str	r3, [r7, #12]
}
 8006f66:	bf00      	nop
 8006f68:	bf00      	nop
 8006f6a:	e7fd      	b.n	8006f68 <prvDeleteTCB+0x54>
	}
 8006f6c:	bf00      	nop
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006fac <prvResetNextTaskUnblockTime+0x38>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d104      	bne.n	8006f8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006f84:	4b0a      	ldr	r3, [pc, #40]	@ (8006fb0 <prvResetNextTaskUnblockTime+0x3c>)
 8006f86:	f04f 32ff 	mov.w	r2, #4294967295
 8006f8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006f8c:	e008      	b.n	8006fa0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f8e:	4b07      	ldr	r3, [pc, #28]	@ (8006fac <prvResetNextTaskUnblockTime+0x38>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	4a04      	ldr	r2, [pc, #16]	@ (8006fb0 <prvResetNextTaskUnblockTime+0x3c>)
 8006f9e:	6013      	str	r3, [r2, #0]
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	20001bec 	.word	0x20001bec
 8006fb0:	20001c54 	.word	0x20001c54

08006fb4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006fba:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <xTaskGetSchedulerState+0x34>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d102      	bne.n	8006fc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	607b      	str	r3, [r7, #4]
 8006fc6:	e008      	b.n	8006fda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fc8:	4b08      	ldr	r3, [pc, #32]	@ (8006fec <xTaskGetSchedulerState+0x38>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d102      	bne.n	8006fd6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	607b      	str	r3, [r7, #4]
 8006fd4:	e001      	b.n	8006fda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006fda:	687b      	ldr	r3, [r7, #4]
	}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr
 8006fe8:	20001c40 	.word	0x20001c40
 8006fec:	20001c5c 	.word	0x20001c5c

08006ff0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b086      	sub	sp, #24
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d058      	beq.n	80070b8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007006:	4b2f      	ldr	r3, [pc, #188]	@ (80070c4 <xTaskPriorityDisinherit+0xd4>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	693a      	ldr	r2, [r7, #16]
 800700c:	429a      	cmp	r2, r3
 800700e:	d00b      	beq.n	8007028 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	60fb      	str	r3, [r7, #12]
}
 8007022:	bf00      	nop
 8007024:	bf00      	nop
 8007026:	e7fd      	b.n	8007024 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800702c:	2b00      	cmp	r3, #0
 800702e:	d10b      	bne.n	8007048 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	60bb      	str	r3, [r7, #8]
}
 8007042:	bf00      	nop
 8007044:	bf00      	nop
 8007046:	e7fd      	b.n	8007044 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800704c:	1e5a      	subs	r2, r3, #1
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800705a:	429a      	cmp	r2, r3
 800705c:	d02c      	beq.n	80070b8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007062:	2b00      	cmp	r3, #0
 8007064:	d128      	bne.n	80070b8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	3304      	adds	r3, #4
 800706a:	4618      	mov	r0, r3
 800706c:	f7fe fc18 	bl	80058a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800707c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007088:	4b0f      	ldr	r3, [pc, #60]	@ (80070c8 <xTaskPriorityDisinherit+0xd8>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	429a      	cmp	r2, r3
 800708e:	d903      	bls.n	8007098 <xTaskPriorityDisinherit+0xa8>
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007094:	4a0c      	ldr	r2, [pc, #48]	@ (80070c8 <xTaskPriorityDisinherit+0xd8>)
 8007096:	6013      	str	r3, [r2, #0]
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800709c:	4613      	mov	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4a09      	ldr	r2, [pc, #36]	@ (80070cc <xTaskPriorityDisinherit+0xdc>)
 80070a6:	441a      	add	r2, r3
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	3304      	adds	r3, #4
 80070ac:	4619      	mov	r1, r3
 80070ae:	4610      	mov	r0, r2
 80070b0:	f7fe fb99 	bl	80057e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80070b4:	2301      	movs	r3, #1
 80070b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80070b8:	697b      	ldr	r3, [r7, #20]
	}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3718      	adds	r7, #24
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	20001760 	.word	0x20001760
 80070c8:	20001c3c 	.word	0x20001c3c
 80070cc:	20001764 	.word	0x20001764

080070d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80070da:	4b21      	ldr	r3, [pc, #132]	@ (8007160 <prvAddCurrentTaskToDelayedList+0x90>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070e0:	4b20      	ldr	r3, [pc, #128]	@ (8007164 <prvAddCurrentTaskToDelayedList+0x94>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3304      	adds	r3, #4
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7fe fbda 	bl	80058a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f2:	d10a      	bne.n	800710a <prvAddCurrentTaskToDelayedList+0x3a>
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d007      	beq.n	800710a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070fa:	4b1a      	ldr	r3, [pc, #104]	@ (8007164 <prvAddCurrentTaskToDelayedList+0x94>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3304      	adds	r3, #4
 8007100:	4619      	mov	r1, r3
 8007102:	4819      	ldr	r0, [pc, #100]	@ (8007168 <prvAddCurrentTaskToDelayedList+0x98>)
 8007104:	f7fe fb6f 	bl	80057e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007108:	e026      	b.n	8007158 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4413      	add	r3, r2
 8007110:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007112:	4b14      	ldr	r3, [pc, #80]	@ (8007164 <prvAddCurrentTaskToDelayedList+0x94>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68ba      	ldr	r2, [r7, #8]
 8007118:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	429a      	cmp	r2, r3
 8007120:	d209      	bcs.n	8007136 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007122:	4b12      	ldr	r3, [pc, #72]	@ (800716c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	4b0f      	ldr	r3, [pc, #60]	@ (8007164 <prvAddCurrentTaskToDelayedList+0x94>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3304      	adds	r3, #4
 800712c:	4619      	mov	r1, r3
 800712e:	4610      	mov	r0, r2
 8007130:	f7fe fb7d 	bl	800582e <vListInsert>
}
 8007134:	e010      	b.n	8007158 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007136:	4b0e      	ldr	r3, [pc, #56]	@ (8007170 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	4b0a      	ldr	r3, [pc, #40]	@ (8007164 <prvAddCurrentTaskToDelayedList+0x94>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	3304      	adds	r3, #4
 8007140:	4619      	mov	r1, r3
 8007142:	4610      	mov	r0, r2
 8007144:	f7fe fb73 	bl	800582e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007148:	4b0a      	ldr	r3, [pc, #40]	@ (8007174 <prvAddCurrentTaskToDelayedList+0xa4>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	429a      	cmp	r2, r3
 8007150:	d202      	bcs.n	8007158 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007152:	4a08      	ldr	r2, [pc, #32]	@ (8007174 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	6013      	str	r3, [r2, #0]
}
 8007158:	bf00      	nop
 800715a:	3710      	adds	r7, #16
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	20001c38 	.word	0x20001c38
 8007164:	20001760 	.word	0x20001760
 8007168:	20001c20 	.word	0x20001c20
 800716c:	20001bf0 	.word	0x20001bf0
 8007170:	20001bec 	.word	0x20001bec
 8007174:	20001c54 	.word	0x20001c54

08007178 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b08a      	sub	sp, #40	@ 0x28
 800717c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800717e:	2300      	movs	r3, #0
 8007180:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007182:	f000 fb13 	bl	80077ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007186:	4b1d      	ldr	r3, [pc, #116]	@ (80071fc <xTimerCreateTimerTask+0x84>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d021      	beq.n	80071d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800718e:	2300      	movs	r3, #0
 8007190:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007192:	2300      	movs	r3, #0
 8007194:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007196:	1d3a      	adds	r2, r7, #4
 8007198:	f107 0108 	add.w	r1, r7, #8
 800719c:	f107 030c 	add.w	r3, r7, #12
 80071a0:	4618      	mov	r0, r3
 80071a2:	f7fe fad9 	bl	8005758 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80071a6:	6879      	ldr	r1, [r7, #4]
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	68fa      	ldr	r2, [r7, #12]
 80071ac:	9202      	str	r2, [sp, #8]
 80071ae:	9301      	str	r3, [sp, #4]
 80071b0:	2302      	movs	r3, #2
 80071b2:	9300      	str	r3, [sp, #0]
 80071b4:	2300      	movs	r3, #0
 80071b6:	460a      	mov	r2, r1
 80071b8:	4911      	ldr	r1, [pc, #68]	@ (8007200 <xTimerCreateTimerTask+0x88>)
 80071ba:	4812      	ldr	r0, [pc, #72]	@ (8007204 <xTimerCreateTimerTask+0x8c>)
 80071bc:	f7ff f8d0 	bl	8006360 <xTaskCreateStatic>
 80071c0:	4603      	mov	r3, r0
 80071c2:	4a11      	ldr	r2, [pc, #68]	@ (8007208 <xTimerCreateTimerTask+0x90>)
 80071c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80071c6:	4b10      	ldr	r3, [pc, #64]	@ (8007208 <xTimerCreateTimerTask+0x90>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d001      	beq.n	80071d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80071ce:	2301      	movs	r3, #1
 80071d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10b      	bne.n	80071f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80071d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071dc:	f383 8811 	msr	BASEPRI, r3
 80071e0:	f3bf 8f6f 	isb	sy
 80071e4:	f3bf 8f4f 	dsb	sy
 80071e8:	613b      	str	r3, [r7, #16]
}
 80071ea:	bf00      	nop
 80071ec:	bf00      	nop
 80071ee:	e7fd      	b.n	80071ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80071f0:	697b      	ldr	r3, [r7, #20]
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3718      	adds	r7, #24
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	20001c90 	.word	0x20001c90
 8007200:	08009b2c 	.word	0x08009b2c
 8007204:	08007345 	.word	0x08007345
 8007208:	20001c94 	.word	0x20001c94

0800720c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b08a      	sub	sp, #40	@ 0x28
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	607a      	str	r2, [r7, #4]
 8007218:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800721a:	2300      	movs	r3, #0
 800721c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10b      	bne.n	800723c <xTimerGenericCommand+0x30>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	623b      	str	r3, [r7, #32]
}
 8007236:	bf00      	nop
 8007238:	bf00      	nop
 800723a:	e7fd      	b.n	8007238 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800723c:	4b19      	ldr	r3, [pc, #100]	@ (80072a4 <xTimerGenericCommand+0x98>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d02a      	beq.n	800729a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2b05      	cmp	r3, #5
 8007254:	dc18      	bgt.n	8007288 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007256:	f7ff fead 	bl	8006fb4 <xTaskGetSchedulerState>
 800725a:	4603      	mov	r3, r0
 800725c:	2b02      	cmp	r3, #2
 800725e:	d109      	bne.n	8007274 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007260:	4b10      	ldr	r3, [pc, #64]	@ (80072a4 <xTimerGenericCommand+0x98>)
 8007262:	6818      	ldr	r0, [r3, #0]
 8007264:	f107 0110 	add.w	r1, r7, #16
 8007268:	2300      	movs	r3, #0
 800726a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800726c:	f7fe fc88 	bl	8005b80 <xQueueGenericSend>
 8007270:	6278      	str	r0, [r7, #36]	@ 0x24
 8007272:	e012      	b.n	800729a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007274:	4b0b      	ldr	r3, [pc, #44]	@ (80072a4 <xTimerGenericCommand+0x98>)
 8007276:	6818      	ldr	r0, [r3, #0]
 8007278:	f107 0110 	add.w	r1, r7, #16
 800727c:	2300      	movs	r3, #0
 800727e:	2200      	movs	r2, #0
 8007280:	f7fe fc7e 	bl	8005b80 <xQueueGenericSend>
 8007284:	6278      	str	r0, [r7, #36]	@ 0x24
 8007286:	e008      	b.n	800729a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007288:	4b06      	ldr	r3, [pc, #24]	@ (80072a4 <xTimerGenericCommand+0x98>)
 800728a:	6818      	ldr	r0, [r3, #0]
 800728c:	f107 0110 	add.w	r1, r7, #16
 8007290:	2300      	movs	r3, #0
 8007292:	683a      	ldr	r2, [r7, #0]
 8007294:	f7fe fd76 	bl	8005d84 <xQueueGenericSendFromISR>
 8007298:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800729a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800729c:	4618      	mov	r0, r3
 800729e:	3728      	adds	r7, #40	@ 0x28
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	20001c90 	.word	0x20001c90

080072a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af02      	add	r7, sp, #8
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072b2:	4b23      	ldr	r3, [pc, #140]	@ (8007340 <prvProcessExpiredTimer+0x98>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	3304      	adds	r3, #4
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7fe faed 	bl	80058a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072cc:	f003 0304 	and.w	r3, r3, #4
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d023      	beq.n	800731c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	699a      	ldr	r2, [r3, #24]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	18d1      	adds	r1, r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	683a      	ldr	r2, [r7, #0]
 80072e0:	6978      	ldr	r0, [r7, #20]
 80072e2:	f000 f8d5 	bl	8007490 <prvInsertTimerInActiveList>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d020      	beq.n	800732e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80072ec:	2300      	movs	r3, #0
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	2300      	movs	r3, #0
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	2100      	movs	r1, #0
 80072f6:	6978      	ldr	r0, [r7, #20]
 80072f8:	f7ff ff88 	bl	800720c <xTimerGenericCommand>
 80072fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d114      	bne.n	800732e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007308:	f383 8811 	msr	BASEPRI, r3
 800730c:	f3bf 8f6f 	isb	sy
 8007310:	f3bf 8f4f 	dsb	sy
 8007314:	60fb      	str	r3, [r7, #12]
}
 8007316:	bf00      	nop
 8007318:	bf00      	nop
 800731a:	e7fd      	b.n	8007318 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007322:	f023 0301 	bic.w	r3, r3, #1
 8007326:	b2da      	uxtb	r2, r3
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	6a1b      	ldr	r3, [r3, #32]
 8007332:	6978      	ldr	r0, [r7, #20]
 8007334:	4798      	blx	r3
}
 8007336:	bf00      	nop
 8007338:	3718      	adds	r7, #24
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	20001c88 	.word	0x20001c88

08007344 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800734c:	f107 0308 	add.w	r3, r7, #8
 8007350:	4618      	mov	r0, r3
 8007352:	f000 f859 	bl	8007408 <prvGetNextExpireTime>
 8007356:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	4619      	mov	r1, r3
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 f805 	bl	800736c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007362:	f000 f8d7 	bl	8007514 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007366:	bf00      	nop
 8007368:	e7f0      	b.n	800734c <prvTimerTask+0x8>
	...

0800736c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007376:	f7ff fa37 	bl	80067e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800737a:	f107 0308 	add.w	r3, r7, #8
 800737e:	4618      	mov	r0, r3
 8007380:	f000 f866 	bl	8007450 <prvSampleTimeNow>
 8007384:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d130      	bne.n	80073ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d10a      	bne.n	80073a8 <prvProcessTimerOrBlockTask+0x3c>
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	429a      	cmp	r2, r3
 8007398:	d806      	bhi.n	80073a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800739a:	f7ff fa33 	bl	8006804 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800739e:	68f9      	ldr	r1, [r7, #12]
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7ff ff81 	bl	80072a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80073a6:	e024      	b.n	80073f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d008      	beq.n	80073c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80073ae:	4b13      	ldr	r3, [pc, #76]	@ (80073fc <prvProcessTimerOrBlockTask+0x90>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d101      	bne.n	80073bc <prvProcessTimerOrBlockTask+0x50>
 80073b8:	2301      	movs	r3, #1
 80073ba:	e000      	b.n	80073be <prvProcessTimerOrBlockTask+0x52>
 80073bc:	2300      	movs	r3, #0
 80073be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80073c0:	4b0f      	ldr	r3, [pc, #60]	@ (8007400 <prvProcessTimerOrBlockTask+0x94>)
 80073c2:	6818      	ldr	r0, [r3, #0]
 80073c4:	687a      	ldr	r2, [r7, #4]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	683a      	ldr	r2, [r7, #0]
 80073cc:	4619      	mov	r1, r3
 80073ce:	f7fe ff93 	bl	80062f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80073d2:	f7ff fa17 	bl	8006804 <xTaskResumeAll>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10a      	bne.n	80073f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80073dc:	4b09      	ldr	r3, [pc, #36]	@ (8007404 <prvProcessTimerOrBlockTask+0x98>)
 80073de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073e2:	601a      	str	r2, [r3, #0]
 80073e4:	f3bf 8f4f 	dsb	sy
 80073e8:	f3bf 8f6f 	isb	sy
}
 80073ec:	e001      	b.n	80073f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80073ee:	f7ff fa09 	bl	8006804 <xTaskResumeAll>
}
 80073f2:	bf00      	nop
 80073f4:	3710      	adds	r7, #16
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	20001c8c 	.word	0x20001c8c
 8007400:	20001c90 	.word	0x20001c90
 8007404:	e000ed04 	.word	0xe000ed04

08007408 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007410:	4b0e      	ldr	r3, [pc, #56]	@ (800744c <prvGetNextExpireTime+0x44>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <prvGetNextExpireTime+0x16>
 800741a:	2201      	movs	r2, #1
 800741c:	e000      	b.n	8007420 <prvGetNextExpireTime+0x18>
 800741e:	2200      	movs	r2, #0
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d105      	bne.n	8007438 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800742c:	4b07      	ldr	r3, [pc, #28]	@ (800744c <prvGetNextExpireTime+0x44>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	60fb      	str	r3, [r7, #12]
 8007436:	e001      	b.n	800743c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007438:	2300      	movs	r3, #0
 800743a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800743c:	68fb      	ldr	r3, [r7, #12]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3714      	adds	r7, #20
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr
 800744a:	bf00      	nop
 800744c:	20001c88 	.word	0x20001c88

08007450 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007458:	f7ff fa72 	bl	8006940 <xTaskGetTickCount>
 800745c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800745e:	4b0b      	ldr	r3, [pc, #44]	@ (800748c <prvSampleTimeNow+0x3c>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	429a      	cmp	r2, r3
 8007466:	d205      	bcs.n	8007474 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007468:	f000 f93a 	bl	80076e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	601a      	str	r2, [r3, #0]
 8007472:	e002      	b.n	800747a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800747a:	4a04      	ldr	r2, [pc, #16]	@ (800748c <prvSampleTimeNow+0x3c>)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007480:	68fb      	ldr	r3, [r7, #12]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	20001c98 	.word	0x20001c98

08007490 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
 800749c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800749e:	2300      	movs	r3, #0
 80074a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80074ae:	68ba      	ldr	r2, [r7, #8]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d812      	bhi.n	80074dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	1ad2      	subs	r2, r2, r3
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	699b      	ldr	r3, [r3, #24]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d302      	bcc.n	80074ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80074c4:	2301      	movs	r3, #1
 80074c6:	617b      	str	r3, [r7, #20]
 80074c8:	e01b      	b.n	8007502 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80074ca:	4b10      	ldr	r3, [pc, #64]	@ (800750c <prvInsertTimerInActiveList+0x7c>)
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	3304      	adds	r3, #4
 80074d2:	4619      	mov	r1, r3
 80074d4:	4610      	mov	r0, r2
 80074d6:	f7fe f9aa 	bl	800582e <vListInsert>
 80074da:	e012      	b.n	8007502 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80074dc:	687a      	ldr	r2, [r7, #4]
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d206      	bcs.n	80074f2 <prvInsertTimerInActiveList+0x62>
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d302      	bcc.n	80074f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80074ec:	2301      	movs	r3, #1
 80074ee:	617b      	str	r3, [r7, #20]
 80074f0:	e007      	b.n	8007502 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80074f2:	4b07      	ldr	r3, [pc, #28]	@ (8007510 <prvInsertTimerInActiveList+0x80>)
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	3304      	adds	r3, #4
 80074fa:	4619      	mov	r1, r3
 80074fc:	4610      	mov	r0, r2
 80074fe:	f7fe f996 	bl	800582e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007502:	697b      	ldr	r3, [r7, #20]
}
 8007504:	4618      	mov	r0, r3
 8007506:	3718      	adds	r7, #24
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}
 800750c:	20001c8c 	.word	0x20001c8c
 8007510:	20001c88 	.word	0x20001c88

08007514 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08e      	sub	sp, #56	@ 0x38
 8007518:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800751a:	e0ce      	b.n	80076ba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	da19      	bge.n	8007556 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007522:	1d3b      	adds	r3, r7, #4
 8007524:	3304      	adds	r3, #4
 8007526:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10b      	bne.n	8007546 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	61fb      	str	r3, [r7, #28]
}
 8007540:	bf00      	nop
 8007542:	bf00      	nop
 8007544:	e7fd      	b.n	8007542 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800754c:	6850      	ldr	r0, [r2, #4]
 800754e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007550:	6892      	ldr	r2, [r2, #8]
 8007552:	4611      	mov	r1, r2
 8007554:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2b00      	cmp	r3, #0
 800755a:	f2c0 80ae 	blt.w	80076ba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d004      	beq.n	8007574 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800756a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800756c:	3304      	adds	r3, #4
 800756e:	4618      	mov	r0, r3
 8007570:	f7fe f996 	bl	80058a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007574:	463b      	mov	r3, r7
 8007576:	4618      	mov	r0, r3
 8007578:	f7ff ff6a 	bl	8007450 <prvSampleTimeNow>
 800757c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b09      	cmp	r3, #9
 8007582:	f200 8097 	bhi.w	80076b4 <prvProcessReceivedCommands+0x1a0>
 8007586:	a201      	add	r2, pc, #4	@ (adr r2, 800758c <prvProcessReceivedCommands+0x78>)
 8007588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758c:	080075b5 	.word	0x080075b5
 8007590:	080075b5 	.word	0x080075b5
 8007594:	080075b5 	.word	0x080075b5
 8007598:	0800762b 	.word	0x0800762b
 800759c:	0800763f 	.word	0x0800763f
 80075a0:	0800768b 	.word	0x0800768b
 80075a4:	080075b5 	.word	0x080075b5
 80075a8:	080075b5 	.word	0x080075b5
 80075ac:	0800762b 	.word	0x0800762b
 80075b0:	0800763f 	.word	0x0800763f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80075b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075ba:	f043 0301 	orr.w	r3, r3, #1
 80075be:	b2da      	uxtb	r2, r3
 80075c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	18d1      	adds	r1, r2, r3
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075d4:	f7ff ff5c 	bl	8007490 <prvInsertTimerInActiveList>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d06c      	beq.n	80076b8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075e0:	6a1b      	ldr	r3, [r3, #32]
 80075e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075ec:	f003 0304 	and.w	r3, r3, #4
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d061      	beq.n	80076b8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	441a      	add	r2, r3
 80075fc:	2300      	movs	r3, #0
 80075fe:	9300      	str	r3, [sp, #0]
 8007600:	2300      	movs	r3, #0
 8007602:	2100      	movs	r1, #0
 8007604:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007606:	f7ff fe01 	bl	800720c <xTimerGenericCommand>
 800760a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800760c:	6a3b      	ldr	r3, [r7, #32]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d152      	bne.n	80076b8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007616:	f383 8811 	msr	BASEPRI, r3
 800761a:	f3bf 8f6f 	isb	sy
 800761e:	f3bf 8f4f 	dsb	sy
 8007622:	61bb      	str	r3, [r7, #24]
}
 8007624:	bf00      	nop
 8007626:	bf00      	nop
 8007628:	e7fd      	b.n	8007626 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800762a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007630:	f023 0301 	bic.w	r3, r3, #1
 8007634:	b2da      	uxtb	r2, r3
 8007636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007638:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800763c:	e03d      	b.n	80076ba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800763e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007640:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007644:	f043 0301 	orr.w	r3, r3, #1
 8007648:	b2da      	uxtb	r2, r3
 800764a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007654:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10b      	bne.n	8007676 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	617b      	str	r3, [r7, #20]
}
 8007670:	bf00      	nop
 8007672:	bf00      	nop
 8007674:	e7fd      	b.n	8007672 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007678:	699a      	ldr	r2, [r3, #24]
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	18d1      	adds	r1, r2, r3
 800767e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007684:	f7ff ff04 	bl	8007490 <prvInsertTimerInActiveList>
					break;
 8007688:	e017      	b.n	80076ba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800768a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007690:	f003 0302 	and.w	r3, r3, #2
 8007694:	2b00      	cmp	r3, #0
 8007696:	d103      	bne.n	80076a0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007698:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800769a:	f000 fbe5 	bl	8007e68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800769e:	e00c      	b.n	80076ba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076a6:	f023 0301 	bic.w	r3, r3, #1
 80076aa:	b2da      	uxtb	r2, r3
 80076ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80076b2:	e002      	b.n	80076ba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80076b4:	bf00      	nop
 80076b6:	e000      	b.n	80076ba <prvProcessReceivedCommands+0x1a6>
					break;
 80076b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80076ba:	4b08      	ldr	r3, [pc, #32]	@ (80076dc <prvProcessReceivedCommands+0x1c8>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	1d39      	adds	r1, r7, #4
 80076c0:	2200      	movs	r2, #0
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7fe fbfc 	bl	8005ec0 <xQueueReceive>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f47f af26 	bne.w	800751c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80076d0:	bf00      	nop
 80076d2:	bf00      	nop
 80076d4:	3730      	adds	r7, #48	@ 0x30
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	20001c90 	.word	0x20001c90

080076e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b088      	sub	sp, #32
 80076e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80076e6:	e049      	b.n	800777c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076e8:	4b2e      	ldr	r3, [pc, #184]	@ (80077a4 <prvSwitchTimerLists+0xc4>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076f2:	4b2c      	ldr	r3, [pc, #176]	@ (80077a4 <prvSwitchTimerLists+0xc4>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	3304      	adds	r3, #4
 8007700:	4618      	mov	r0, r3
 8007702:	f7fe f8cd 	bl	80058a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007714:	f003 0304 	and.w	r3, r3, #4
 8007718:	2b00      	cmp	r3, #0
 800771a:	d02f      	beq.n	800777c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	699b      	ldr	r3, [r3, #24]
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	4413      	add	r3, r2
 8007724:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	429a      	cmp	r2, r3
 800772c:	d90e      	bls.n	800774c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	68ba      	ldr	r2, [r7, #8]
 8007732:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800773a:	4b1a      	ldr	r3, [pc, #104]	@ (80077a4 <prvSwitchTimerLists+0xc4>)
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	3304      	adds	r3, #4
 8007742:	4619      	mov	r1, r3
 8007744:	4610      	mov	r0, r2
 8007746:	f7fe f872 	bl	800582e <vListInsert>
 800774a:	e017      	b.n	800777c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800774c:	2300      	movs	r3, #0
 800774e:	9300      	str	r3, [sp, #0]
 8007750:	2300      	movs	r3, #0
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	2100      	movs	r1, #0
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f7ff fd58 	bl	800720c <xTimerGenericCommand>
 800775c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10b      	bne.n	800777c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	f383 8811 	msr	BASEPRI, r3
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f3bf 8f4f 	dsb	sy
 8007774:	603b      	str	r3, [r7, #0]
}
 8007776:	bf00      	nop
 8007778:	bf00      	nop
 800777a:	e7fd      	b.n	8007778 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800777c:	4b09      	ldr	r3, [pc, #36]	@ (80077a4 <prvSwitchTimerLists+0xc4>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1b0      	bne.n	80076e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007786:	4b07      	ldr	r3, [pc, #28]	@ (80077a4 <prvSwitchTimerLists+0xc4>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800778c:	4b06      	ldr	r3, [pc, #24]	@ (80077a8 <prvSwitchTimerLists+0xc8>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a04      	ldr	r2, [pc, #16]	@ (80077a4 <prvSwitchTimerLists+0xc4>)
 8007792:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007794:	4a04      	ldr	r2, [pc, #16]	@ (80077a8 <prvSwitchTimerLists+0xc8>)
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	6013      	str	r3, [r2, #0]
}
 800779a:	bf00      	nop
 800779c:	3718      	adds	r7, #24
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20001c88 	.word	0x20001c88
 80077a8:	20001c8c 	.word	0x20001c8c

080077ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80077b2:	f000 f969 	bl	8007a88 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80077b6:	4b15      	ldr	r3, [pc, #84]	@ (800780c <prvCheckForValidListAndQueue+0x60>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d120      	bne.n	8007800 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80077be:	4814      	ldr	r0, [pc, #80]	@ (8007810 <prvCheckForValidListAndQueue+0x64>)
 80077c0:	f7fd ffe4 	bl	800578c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80077c4:	4813      	ldr	r0, [pc, #76]	@ (8007814 <prvCheckForValidListAndQueue+0x68>)
 80077c6:	f7fd ffe1 	bl	800578c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80077ca:	4b13      	ldr	r3, [pc, #76]	@ (8007818 <prvCheckForValidListAndQueue+0x6c>)
 80077cc:	4a10      	ldr	r2, [pc, #64]	@ (8007810 <prvCheckForValidListAndQueue+0x64>)
 80077ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80077d0:	4b12      	ldr	r3, [pc, #72]	@ (800781c <prvCheckForValidListAndQueue+0x70>)
 80077d2:	4a10      	ldr	r2, [pc, #64]	@ (8007814 <prvCheckForValidListAndQueue+0x68>)
 80077d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80077d6:	2300      	movs	r3, #0
 80077d8:	9300      	str	r3, [sp, #0]
 80077da:	4b11      	ldr	r3, [pc, #68]	@ (8007820 <prvCheckForValidListAndQueue+0x74>)
 80077dc:	4a11      	ldr	r2, [pc, #68]	@ (8007824 <prvCheckForValidListAndQueue+0x78>)
 80077de:	2110      	movs	r1, #16
 80077e0:	200a      	movs	r0, #10
 80077e2:	f7fe f8f1 	bl	80059c8 <xQueueGenericCreateStatic>
 80077e6:	4603      	mov	r3, r0
 80077e8:	4a08      	ldr	r2, [pc, #32]	@ (800780c <prvCheckForValidListAndQueue+0x60>)
 80077ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80077ec:	4b07      	ldr	r3, [pc, #28]	@ (800780c <prvCheckForValidListAndQueue+0x60>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d005      	beq.n	8007800 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80077f4:	4b05      	ldr	r3, [pc, #20]	@ (800780c <prvCheckForValidListAndQueue+0x60>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	490b      	ldr	r1, [pc, #44]	@ (8007828 <prvCheckForValidListAndQueue+0x7c>)
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7fe fd52 	bl	80062a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007800:	f000 f974 	bl	8007aec <vPortExitCritical>
}
 8007804:	bf00      	nop
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	20001c90 	.word	0x20001c90
 8007810:	20001c60 	.word	0x20001c60
 8007814:	20001c74 	.word	0x20001c74
 8007818:	20001c88 	.word	0x20001c88
 800781c:	20001c8c 	.word	0x20001c8c
 8007820:	20001d3c 	.word	0x20001d3c
 8007824:	20001c9c 	.word	0x20001c9c
 8007828:	08009b34 	.word	0x08009b34

0800782c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	3b04      	subs	r3, #4
 800783c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007844:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3b04      	subs	r3, #4
 800784a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	f023 0201 	bic.w	r2, r3, #1
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	3b04      	subs	r3, #4
 800785a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800785c:	4a0c      	ldr	r2, [pc, #48]	@ (8007890 <pxPortInitialiseStack+0x64>)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	3b14      	subs	r3, #20
 8007866:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	3b04      	subs	r3, #4
 8007872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f06f 0202 	mvn.w	r2, #2
 800787a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	3b20      	subs	r3, #32
 8007880:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007882:	68fb      	ldr	r3, [r7, #12]
}
 8007884:	4618      	mov	r0, r3
 8007886:	3714      	adds	r7, #20
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr
 8007890:	08007895 	.word	0x08007895

08007894 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007894:	b480      	push	{r7}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800789a:	2300      	movs	r3, #0
 800789c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800789e:	4b13      	ldr	r3, [pc, #76]	@ (80078ec <prvTaskExitError+0x58>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a6:	d00b      	beq.n	80078c0 <prvTaskExitError+0x2c>
	__asm volatile
 80078a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ac:	f383 8811 	msr	BASEPRI, r3
 80078b0:	f3bf 8f6f 	isb	sy
 80078b4:	f3bf 8f4f 	dsb	sy
 80078b8:	60fb      	str	r3, [r7, #12]
}
 80078ba:	bf00      	nop
 80078bc:	bf00      	nop
 80078be:	e7fd      	b.n	80078bc <prvTaskExitError+0x28>
	__asm volatile
 80078c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c4:	f383 8811 	msr	BASEPRI, r3
 80078c8:	f3bf 8f6f 	isb	sy
 80078cc:	f3bf 8f4f 	dsb	sy
 80078d0:	60bb      	str	r3, [r7, #8]
}
 80078d2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80078d4:	bf00      	nop
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d0fc      	beq.n	80078d6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80078dc:	bf00      	nop
 80078de:	bf00      	nop
 80078e0:	3714      	adds	r7, #20
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	20000024 	.word	0x20000024

080078f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80078f0:	4b07      	ldr	r3, [pc, #28]	@ (8007910 <pxCurrentTCBConst2>)
 80078f2:	6819      	ldr	r1, [r3, #0]
 80078f4:	6808      	ldr	r0, [r1, #0]
 80078f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fa:	f380 8809 	msr	PSP, r0
 80078fe:	f3bf 8f6f 	isb	sy
 8007902:	f04f 0000 	mov.w	r0, #0
 8007906:	f380 8811 	msr	BASEPRI, r0
 800790a:	4770      	bx	lr
 800790c:	f3af 8000 	nop.w

08007910 <pxCurrentTCBConst2>:
 8007910:	20001760 	.word	0x20001760
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop

08007918 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007918:	4808      	ldr	r0, [pc, #32]	@ (800793c <prvPortStartFirstTask+0x24>)
 800791a:	6800      	ldr	r0, [r0, #0]
 800791c:	6800      	ldr	r0, [r0, #0]
 800791e:	f380 8808 	msr	MSP, r0
 8007922:	f04f 0000 	mov.w	r0, #0
 8007926:	f380 8814 	msr	CONTROL, r0
 800792a:	b662      	cpsie	i
 800792c:	b661      	cpsie	f
 800792e:	f3bf 8f4f 	dsb	sy
 8007932:	f3bf 8f6f 	isb	sy
 8007936:	df00      	svc	0
 8007938:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800793a:	bf00      	nop
 800793c:	e000ed08 	.word	0xe000ed08

08007940 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007946:	4b47      	ldr	r3, [pc, #284]	@ (8007a64 <xPortStartScheduler+0x124>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a47      	ldr	r2, [pc, #284]	@ (8007a68 <xPortStartScheduler+0x128>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d10b      	bne.n	8007968 <xPortStartScheduler+0x28>
	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	60fb      	str	r3, [r7, #12]
}
 8007962:	bf00      	nop
 8007964:	bf00      	nop
 8007966:	e7fd      	b.n	8007964 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007968:	4b3e      	ldr	r3, [pc, #248]	@ (8007a64 <xPortStartScheduler+0x124>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a3f      	ldr	r2, [pc, #252]	@ (8007a6c <xPortStartScheduler+0x12c>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d10b      	bne.n	800798a <xPortStartScheduler+0x4a>
	__asm volatile
 8007972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007976:	f383 8811 	msr	BASEPRI, r3
 800797a:	f3bf 8f6f 	isb	sy
 800797e:	f3bf 8f4f 	dsb	sy
 8007982:	613b      	str	r3, [r7, #16]
}
 8007984:	bf00      	nop
 8007986:	bf00      	nop
 8007988:	e7fd      	b.n	8007986 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800798a:	4b39      	ldr	r3, [pc, #228]	@ (8007a70 <xPortStartScheduler+0x130>)
 800798c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	b2db      	uxtb	r3, r3
 8007994:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	22ff      	movs	r2, #255	@ 0xff
 800799a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	781b      	ldrb	r3, [r3, #0]
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80079a4:	78fb      	ldrb	r3, [r7, #3]
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80079ac:	b2da      	uxtb	r2, r3
 80079ae:	4b31      	ldr	r3, [pc, #196]	@ (8007a74 <xPortStartScheduler+0x134>)
 80079b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80079b2:	4b31      	ldr	r3, [pc, #196]	@ (8007a78 <xPortStartScheduler+0x138>)
 80079b4:	2207      	movs	r2, #7
 80079b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079b8:	e009      	b.n	80079ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80079ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007a78 <xPortStartScheduler+0x138>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	3b01      	subs	r3, #1
 80079c0:	4a2d      	ldr	r2, [pc, #180]	@ (8007a78 <xPortStartScheduler+0x138>)
 80079c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80079c4:	78fb      	ldrb	r3, [r7, #3]
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	005b      	lsls	r3, r3, #1
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079ce:	78fb      	ldrb	r3, [r7, #3]
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d6:	2b80      	cmp	r3, #128	@ 0x80
 80079d8:	d0ef      	beq.n	80079ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80079da:	4b27      	ldr	r3, [pc, #156]	@ (8007a78 <xPortStartScheduler+0x138>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f1c3 0307 	rsb	r3, r3, #7
 80079e2:	2b04      	cmp	r3, #4
 80079e4:	d00b      	beq.n	80079fe <xPortStartScheduler+0xbe>
	__asm volatile
 80079e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ea:	f383 8811 	msr	BASEPRI, r3
 80079ee:	f3bf 8f6f 	isb	sy
 80079f2:	f3bf 8f4f 	dsb	sy
 80079f6:	60bb      	str	r3, [r7, #8]
}
 80079f8:	bf00      	nop
 80079fa:	bf00      	nop
 80079fc:	e7fd      	b.n	80079fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80079fe:	4b1e      	ldr	r3, [pc, #120]	@ (8007a78 <xPortStartScheduler+0x138>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	021b      	lsls	r3, r3, #8
 8007a04:	4a1c      	ldr	r2, [pc, #112]	@ (8007a78 <xPortStartScheduler+0x138>)
 8007a06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007a08:	4b1b      	ldr	r3, [pc, #108]	@ (8007a78 <xPortStartScheduler+0x138>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a10:	4a19      	ldr	r2, [pc, #100]	@ (8007a78 <xPortStartScheduler+0x138>)
 8007a12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	b2da      	uxtb	r2, r3
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007a1c:	4b17      	ldr	r3, [pc, #92]	@ (8007a7c <xPortStartScheduler+0x13c>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a16      	ldr	r2, [pc, #88]	@ (8007a7c <xPortStartScheduler+0x13c>)
 8007a22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a28:	4b14      	ldr	r3, [pc, #80]	@ (8007a7c <xPortStartScheduler+0x13c>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a13      	ldr	r2, [pc, #76]	@ (8007a7c <xPortStartScheduler+0x13c>)
 8007a2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007a32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a34:	f000 f8da 	bl	8007bec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a38:	4b11      	ldr	r3, [pc, #68]	@ (8007a80 <xPortStartScheduler+0x140>)
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007a3e:	f000 f8f9 	bl	8007c34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007a42:	4b10      	ldr	r3, [pc, #64]	@ (8007a84 <xPortStartScheduler+0x144>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a0f      	ldr	r2, [pc, #60]	@ (8007a84 <xPortStartScheduler+0x144>)
 8007a48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007a4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007a4e:	f7ff ff63 	bl	8007918 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a52:	f7ff f83f 	bl	8006ad4 <vTaskSwitchContext>
	prvTaskExitError();
 8007a56:	f7ff ff1d 	bl	8007894 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3718      	adds	r7, #24
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	e000ed00 	.word	0xe000ed00
 8007a68:	410fc271 	.word	0x410fc271
 8007a6c:	410fc270 	.word	0x410fc270
 8007a70:	e000e400 	.word	0xe000e400
 8007a74:	20001d8c 	.word	0x20001d8c
 8007a78:	20001d90 	.word	0x20001d90
 8007a7c:	e000ed20 	.word	0xe000ed20
 8007a80:	20000024 	.word	0x20000024
 8007a84:	e000ef34 	.word	0xe000ef34

08007a88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a92:	f383 8811 	msr	BASEPRI, r3
 8007a96:	f3bf 8f6f 	isb	sy
 8007a9a:	f3bf 8f4f 	dsb	sy
 8007a9e:	607b      	str	r3, [r7, #4]
}
 8007aa0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007aa2:	4b10      	ldr	r3, [pc, #64]	@ (8007ae4 <vPortEnterCritical+0x5c>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	4a0e      	ldr	r2, [pc, #56]	@ (8007ae4 <vPortEnterCritical+0x5c>)
 8007aaa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007aac:	4b0d      	ldr	r3, [pc, #52]	@ (8007ae4 <vPortEnterCritical+0x5c>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d110      	bne.n	8007ad6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae8 <vPortEnterCritical+0x60>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00b      	beq.n	8007ad6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac2:	f383 8811 	msr	BASEPRI, r3
 8007ac6:	f3bf 8f6f 	isb	sy
 8007aca:	f3bf 8f4f 	dsb	sy
 8007ace:	603b      	str	r3, [r7, #0]
}
 8007ad0:	bf00      	nop
 8007ad2:	bf00      	nop
 8007ad4:	e7fd      	b.n	8007ad2 <vPortEnterCritical+0x4a>
	}
}
 8007ad6:	bf00      	nop
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	20000024 	.word	0x20000024
 8007ae8:	e000ed04 	.word	0xe000ed04

08007aec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007af2:	4b12      	ldr	r3, [pc, #72]	@ (8007b3c <vPortExitCritical+0x50>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d10b      	bne.n	8007b12 <vPortExitCritical+0x26>
	__asm volatile
 8007afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afe:	f383 8811 	msr	BASEPRI, r3
 8007b02:	f3bf 8f6f 	isb	sy
 8007b06:	f3bf 8f4f 	dsb	sy
 8007b0a:	607b      	str	r3, [r7, #4]
}
 8007b0c:	bf00      	nop
 8007b0e:	bf00      	nop
 8007b10:	e7fd      	b.n	8007b0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007b12:	4b0a      	ldr	r3, [pc, #40]	@ (8007b3c <vPortExitCritical+0x50>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3b01      	subs	r3, #1
 8007b18:	4a08      	ldr	r2, [pc, #32]	@ (8007b3c <vPortExitCritical+0x50>)
 8007b1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007b1c:	4b07      	ldr	r3, [pc, #28]	@ (8007b3c <vPortExitCritical+0x50>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d105      	bne.n	8007b30 <vPortExitCritical+0x44>
 8007b24:	2300      	movs	r3, #0
 8007b26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	f383 8811 	msr	BASEPRI, r3
}
 8007b2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr
 8007b3c:	20000024 	.word	0x20000024

08007b40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b40:	f3ef 8009 	mrs	r0, PSP
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	4b15      	ldr	r3, [pc, #84]	@ (8007ba0 <pxCurrentTCBConst>)
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	f01e 0f10 	tst.w	lr, #16
 8007b50:	bf08      	it	eq
 8007b52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007b56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b5a:	6010      	str	r0, [r2, #0]
 8007b5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007b60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007b64:	f380 8811 	msr	BASEPRI, r0
 8007b68:	f3bf 8f4f 	dsb	sy
 8007b6c:	f3bf 8f6f 	isb	sy
 8007b70:	f7fe ffb0 	bl	8006ad4 <vTaskSwitchContext>
 8007b74:	f04f 0000 	mov.w	r0, #0
 8007b78:	f380 8811 	msr	BASEPRI, r0
 8007b7c:	bc09      	pop	{r0, r3}
 8007b7e:	6819      	ldr	r1, [r3, #0]
 8007b80:	6808      	ldr	r0, [r1, #0]
 8007b82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b86:	f01e 0f10 	tst.w	lr, #16
 8007b8a:	bf08      	it	eq
 8007b8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007b90:	f380 8809 	msr	PSP, r0
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	4770      	bx	lr
 8007b9a:	bf00      	nop
 8007b9c:	f3af 8000 	nop.w

08007ba0 <pxCurrentTCBConst>:
 8007ba0:	20001760 	.word	0x20001760
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ba4:	bf00      	nop
 8007ba6:	bf00      	nop

08007ba8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
	__asm volatile
 8007bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb2:	f383 8811 	msr	BASEPRI, r3
 8007bb6:	f3bf 8f6f 	isb	sy
 8007bba:	f3bf 8f4f 	dsb	sy
 8007bbe:	607b      	str	r3, [r7, #4]
}
 8007bc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007bc2:	f7fe fecd 	bl	8006960 <xTaskIncrementTick>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d003      	beq.n	8007bd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007bcc:	4b06      	ldr	r3, [pc, #24]	@ (8007be8 <xPortSysTickHandler+0x40>)
 8007bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	f383 8811 	msr	BASEPRI, r3
}
 8007bde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007be0:	bf00      	nop
 8007be2:	3708      	adds	r7, #8
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}
 8007be8:	e000ed04 	.word	0xe000ed04

08007bec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007bec:	b480      	push	{r7}
 8007bee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8007c20 <vPortSetupTimerInterrupt+0x34>)
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8007c24 <vPortSetupTimerInterrupt+0x38>)
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8007c28 <vPortSetupTimerInterrupt+0x3c>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a0a      	ldr	r2, [pc, #40]	@ (8007c2c <vPortSetupTimerInterrupt+0x40>)
 8007c02:	fba2 2303 	umull	r2, r3, r2, r3
 8007c06:	099b      	lsrs	r3, r3, #6
 8007c08:	4a09      	ldr	r2, [pc, #36]	@ (8007c30 <vPortSetupTimerInterrupt+0x44>)
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007c0e:	4b04      	ldr	r3, [pc, #16]	@ (8007c20 <vPortSetupTimerInterrupt+0x34>)
 8007c10:	2207      	movs	r2, #7
 8007c12:	601a      	str	r2, [r3, #0]
}
 8007c14:	bf00      	nop
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	e000e010 	.word	0xe000e010
 8007c24:	e000e018 	.word	0xe000e018
 8007c28:	20000004 	.word	0x20000004
 8007c2c:	10624dd3 	.word	0x10624dd3
 8007c30:	e000e014 	.word	0xe000e014

08007c34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007c34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007c44 <vPortEnableVFP+0x10>
 8007c38:	6801      	ldr	r1, [r0, #0]
 8007c3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007c3e:	6001      	str	r1, [r0, #0]
 8007c40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007c42:	bf00      	nop
 8007c44:	e000ed88 	.word	0xe000ed88

08007c48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007c4e:	f3ef 8305 	mrs	r3, IPSR
 8007c52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2b0f      	cmp	r3, #15
 8007c58:	d915      	bls.n	8007c86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007c5a:	4a18      	ldr	r2, [pc, #96]	@ (8007cbc <vPortValidateInterruptPriority+0x74>)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	4413      	add	r3, r2
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007c64:	4b16      	ldr	r3, [pc, #88]	@ (8007cc0 <vPortValidateInterruptPriority+0x78>)
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	7afa      	ldrb	r2, [r7, #11]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d20b      	bcs.n	8007c86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c72:	f383 8811 	msr	BASEPRI, r3
 8007c76:	f3bf 8f6f 	isb	sy
 8007c7a:	f3bf 8f4f 	dsb	sy
 8007c7e:	607b      	str	r3, [r7, #4]
}
 8007c80:	bf00      	nop
 8007c82:	bf00      	nop
 8007c84:	e7fd      	b.n	8007c82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007c86:	4b0f      	ldr	r3, [pc, #60]	@ (8007cc4 <vPortValidateInterruptPriority+0x7c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8007cc8 <vPortValidateInterruptPriority+0x80>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d90b      	bls.n	8007cae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9a:	f383 8811 	msr	BASEPRI, r3
 8007c9e:	f3bf 8f6f 	isb	sy
 8007ca2:	f3bf 8f4f 	dsb	sy
 8007ca6:	603b      	str	r3, [r7, #0]
}
 8007ca8:	bf00      	nop
 8007caa:	bf00      	nop
 8007cac:	e7fd      	b.n	8007caa <vPortValidateInterruptPriority+0x62>
	}
 8007cae:	bf00      	nop
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	e000e3f0 	.word	0xe000e3f0
 8007cc0:	20001d8c 	.word	0x20001d8c
 8007cc4:	e000ed0c 	.word	0xe000ed0c
 8007cc8:	20001d90 	.word	0x20001d90

08007ccc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08a      	sub	sp, #40	@ 0x28
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007cd8:	f7fe fd86 	bl	80067e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007cdc:	4b5c      	ldr	r3, [pc, #368]	@ (8007e50 <pvPortMalloc+0x184>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d101      	bne.n	8007ce8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ce4:	f000 f924 	bl	8007f30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ce8:	4b5a      	ldr	r3, [pc, #360]	@ (8007e54 <pvPortMalloc+0x188>)
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4013      	ands	r3, r2
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f040 8095 	bne.w	8007e20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d01e      	beq.n	8007d3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007cfc:	2208      	movs	r2, #8
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4413      	add	r3, r2
 8007d02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f003 0307 	and.w	r3, r3, #7
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d015      	beq.n	8007d3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f023 0307 	bic.w	r3, r3, #7
 8007d14:	3308      	adds	r3, #8
 8007d16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f003 0307 	and.w	r3, r3, #7
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00b      	beq.n	8007d3a <pvPortMalloc+0x6e>
	__asm volatile
 8007d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d26:	f383 8811 	msr	BASEPRI, r3
 8007d2a:	f3bf 8f6f 	isb	sy
 8007d2e:	f3bf 8f4f 	dsb	sy
 8007d32:	617b      	str	r3, [r7, #20]
}
 8007d34:	bf00      	nop
 8007d36:	bf00      	nop
 8007d38:	e7fd      	b.n	8007d36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d06f      	beq.n	8007e20 <pvPortMalloc+0x154>
 8007d40:	4b45      	ldr	r3, [pc, #276]	@ (8007e58 <pvPortMalloc+0x18c>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d86a      	bhi.n	8007e20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007d4a:	4b44      	ldr	r3, [pc, #272]	@ (8007e5c <pvPortMalloc+0x190>)
 8007d4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007d4e:	4b43      	ldr	r3, [pc, #268]	@ (8007e5c <pvPortMalloc+0x190>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d54:	e004      	b.n	8007d60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d903      	bls.n	8007d72 <pvPortMalloc+0xa6>
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1f1      	bne.n	8007d56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007d72:	4b37      	ldr	r3, [pc, #220]	@ (8007e50 <pvPortMalloc+0x184>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d051      	beq.n	8007e20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007d7c:	6a3b      	ldr	r3, [r7, #32]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2208      	movs	r2, #8
 8007d82:	4413      	add	r3, r2
 8007d84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	6a3b      	ldr	r3, [r7, #32]
 8007d8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d90:	685a      	ldr	r2, [r3, #4]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	1ad2      	subs	r2, r2, r3
 8007d96:	2308      	movs	r3, #8
 8007d98:	005b      	lsls	r3, r3, #1
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d920      	bls.n	8007de0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4413      	add	r3, r2
 8007da4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	f003 0307 	and.w	r3, r3, #7
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00b      	beq.n	8007dc8 <pvPortMalloc+0xfc>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	613b      	str	r3, [r7, #16]
}
 8007dc2:	bf00      	nop
 8007dc4:	bf00      	nop
 8007dc6:	e7fd      	b.n	8007dc4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dca:	685a      	ldr	r2, [r3, #4]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	1ad2      	subs	r2, r2, r3
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007dda:	69b8      	ldr	r0, [r7, #24]
 8007ddc:	f000 f90a 	bl	8007ff4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007de0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e58 <pvPortMalloc+0x18c>)
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	4a1b      	ldr	r2, [pc, #108]	@ (8007e58 <pvPortMalloc+0x18c>)
 8007dec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007dee:	4b1a      	ldr	r3, [pc, #104]	@ (8007e58 <pvPortMalloc+0x18c>)
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	4b1b      	ldr	r3, [pc, #108]	@ (8007e60 <pvPortMalloc+0x194>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d203      	bcs.n	8007e02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007dfa:	4b17      	ldr	r3, [pc, #92]	@ (8007e58 <pvPortMalloc+0x18c>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a18      	ldr	r2, [pc, #96]	@ (8007e60 <pvPortMalloc+0x194>)
 8007e00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	4b13      	ldr	r3, [pc, #76]	@ (8007e54 <pvPortMalloc+0x188>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	431a      	orrs	r2, r3
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e12:	2200      	movs	r2, #0
 8007e14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007e16:	4b13      	ldr	r3, [pc, #76]	@ (8007e64 <pvPortMalloc+0x198>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	4a11      	ldr	r2, [pc, #68]	@ (8007e64 <pvPortMalloc+0x198>)
 8007e1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007e20:	f7fe fcf0 	bl	8006804 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e24:	69fb      	ldr	r3, [r7, #28]
 8007e26:	f003 0307 	and.w	r3, r3, #7
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00b      	beq.n	8007e46 <pvPortMalloc+0x17a>
	__asm volatile
 8007e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e32:	f383 8811 	msr	BASEPRI, r3
 8007e36:	f3bf 8f6f 	isb	sy
 8007e3a:	f3bf 8f4f 	dsb	sy
 8007e3e:	60fb      	str	r3, [r7, #12]
}
 8007e40:	bf00      	nop
 8007e42:	bf00      	nop
 8007e44:	e7fd      	b.n	8007e42 <pvPortMalloc+0x176>
	return pvReturn;
 8007e46:	69fb      	ldr	r3, [r7, #28]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3728      	adds	r7, #40	@ 0x28
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	2000599c 	.word	0x2000599c
 8007e54:	200059b0 	.word	0x200059b0
 8007e58:	200059a0 	.word	0x200059a0
 8007e5c:	20005994 	.word	0x20005994
 8007e60:	200059a4 	.word	0x200059a4
 8007e64:	200059a8 	.word	0x200059a8

08007e68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b086      	sub	sp, #24
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d04f      	beq.n	8007f1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007e7a:	2308      	movs	r3, #8
 8007e7c:	425b      	negs	r3, r3
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	4413      	add	r3, r2
 8007e82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	685a      	ldr	r2, [r3, #4]
 8007e8c:	4b25      	ldr	r3, [pc, #148]	@ (8007f24 <vPortFree+0xbc>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4013      	ands	r3, r2
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10b      	bne.n	8007eae <vPortFree+0x46>
	__asm volatile
 8007e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9a:	f383 8811 	msr	BASEPRI, r3
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	f3bf 8f4f 	dsb	sy
 8007ea6:	60fb      	str	r3, [r7, #12]
}
 8007ea8:	bf00      	nop
 8007eaa:	bf00      	nop
 8007eac:	e7fd      	b.n	8007eaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d00b      	beq.n	8007ece <vPortFree+0x66>
	__asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	60bb      	str	r3, [r7, #8]
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	e7fd      	b.n	8007eca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	685a      	ldr	r2, [r3, #4]
 8007ed2:	4b14      	ldr	r3, [pc, #80]	@ (8007f24 <vPortFree+0xbc>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d01e      	beq.n	8007f1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d11a      	bne.n	8007f1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	685a      	ldr	r2, [r3, #4]
 8007ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8007f24 <vPortFree+0xbc>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	43db      	mvns	r3, r3
 8007eee:	401a      	ands	r2, r3
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ef4:	f7fe fc78 	bl	80067e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	685a      	ldr	r2, [r3, #4]
 8007efc:	4b0a      	ldr	r3, [pc, #40]	@ (8007f28 <vPortFree+0xc0>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4413      	add	r3, r2
 8007f02:	4a09      	ldr	r2, [pc, #36]	@ (8007f28 <vPortFree+0xc0>)
 8007f04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007f06:	6938      	ldr	r0, [r7, #16]
 8007f08:	f000 f874 	bl	8007ff4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007f0c:	4b07      	ldr	r3, [pc, #28]	@ (8007f2c <vPortFree+0xc4>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	3301      	adds	r3, #1
 8007f12:	4a06      	ldr	r2, [pc, #24]	@ (8007f2c <vPortFree+0xc4>)
 8007f14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007f16:	f7fe fc75 	bl	8006804 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007f1a:	bf00      	nop
 8007f1c:	3718      	adds	r7, #24
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	200059b0 	.word	0x200059b0
 8007f28:	200059a0 	.word	0x200059a0
 8007f2c:	200059ac 	.word	0x200059ac

08007f30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007f30:	b480      	push	{r7}
 8007f32:	b085      	sub	sp, #20
 8007f34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007f3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007f3c:	4b27      	ldr	r3, [pc, #156]	@ (8007fdc <prvHeapInit+0xac>)
 8007f3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f003 0307 	and.w	r3, r3, #7
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d00c      	beq.n	8007f64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	3307      	adds	r3, #7
 8007f4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f023 0307 	bic.w	r3, r3, #7
 8007f56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	1ad3      	subs	r3, r2, r3
 8007f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8007fdc <prvHeapInit+0xac>)
 8007f60:	4413      	add	r3, r2
 8007f62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f68:	4a1d      	ldr	r2, [pc, #116]	@ (8007fe0 <prvHeapInit+0xb0>)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8007fe0 <prvHeapInit+0xb0>)
 8007f70:	2200      	movs	r2, #0
 8007f72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	68ba      	ldr	r2, [r7, #8]
 8007f78:	4413      	add	r3, r2
 8007f7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007f7c:	2208      	movs	r2, #8
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	1a9b      	subs	r3, r3, r2
 8007f82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f023 0307 	bic.w	r3, r3, #7
 8007f8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	4a15      	ldr	r2, [pc, #84]	@ (8007fe4 <prvHeapInit+0xb4>)
 8007f90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007f92:	4b14      	ldr	r3, [pc, #80]	@ (8007fe4 <prvHeapInit+0xb4>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2200      	movs	r2, #0
 8007f98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007f9a:	4b12      	ldr	r3, [pc, #72]	@ (8007fe4 <prvHeapInit+0xb4>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	1ad2      	subs	r2, r2, r3
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8007fe4 <prvHeapInit+0xb4>)
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8007fe8 <prvHeapInit+0xb8>)
 8007fbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	4a09      	ldr	r2, [pc, #36]	@ (8007fec <prvHeapInit+0xbc>)
 8007fc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007fc8:	4b09      	ldr	r3, [pc, #36]	@ (8007ff0 <prvHeapInit+0xc0>)
 8007fca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007fce:	601a      	str	r2, [r3, #0]
}
 8007fd0:	bf00      	nop
 8007fd2:	3714      	adds	r7, #20
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr
 8007fdc:	20001d94 	.word	0x20001d94
 8007fe0:	20005994 	.word	0x20005994
 8007fe4:	2000599c 	.word	0x2000599c
 8007fe8:	200059a4 	.word	0x200059a4
 8007fec:	200059a0 	.word	0x200059a0
 8007ff0:	200059b0 	.word	0x200059b0

08007ff4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007ffc:	4b28      	ldr	r3, [pc, #160]	@ (80080a0 <prvInsertBlockIntoFreeList+0xac>)
 8007ffe:	60fb      	str	r3, [r7, #12]
 8008000:	e002      	b.n	8008008 <prvInsertBlockIntoFreeList+0x14>
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	60fb      	str	r3, [r7, #12]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	429a      	cmp	r2, r3
 8008010:	d8f7      	bhi.n	8008002 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	68ba      	ldr	r2, [r7, #8]
 800801c:	4413      	add	r3, r2
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	429a      	cmp	r2, r3
 8008022:	d108      	bne.n	8008036 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	685a      	ldr	r2, [r3, #4]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	441a      	add	r2, r3
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	68ba      	ldr	r2, [r7, #8]
 8008040:	441a      	add	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	429a      	cmp	r2, r3
 8008048:	d118      	bne.n	800807c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	4b15      	ldr	r3, [pc, #84]	@ (80080a4 <prvInsertBlockIntoFreeList+0xb0>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	429a      	cmp	r2, r3
 8008054:	d00d      	beq.n	8008072 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	685a      	ldr	r2, [r3, #4]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	441a      	add	r2, r3
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	601a      	str	r2, [r3, #0]
 8008070:	e008      	b.n	8008084 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008072:	4b0c      	ldr	r3, [pc, #48]	@ (80080a4 <prvInsertBlockIntoFreeList+0xb0>)
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	601a      	str	r2, [r3, #0]
 800807a:	e003      	b.n	8008084 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	429a      	cmp	r2, r3
 800808a:	d002      	beq.n	8008092 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008092:	bf00      	nop
 8008094:	3714      	adds	r7, #20
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	20005994 	.word	0x20005994
 80080a4:	2000599c 	.word	0x2000599c

080080a8 <siprintf>:
 80080a8:	b40e      	push	{r1, r2, r3}
 80080aa:	b510      	push	{r4, lr}
 80080ac:	b09d      	sub	sp, #116	@ 0x74
 80080ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80080b0:	9002      	str	r0, [sp, #8]
 80080b2:	9006      	str	r0, [sp, #24]
 80080b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80080b8:	480a      	ldr	r0, [pc, #40]	@ (80080e4 <siprintf+0x3c>)
 80080ba:	9107      	str	r1, [sp, #28]
 80080bc:	9104      	str	r1, [sp, #16]
 80080be:	490a      	ldr	r1, [pc, #40]	@ (80080e8 <siprintf+0x40>)
 80080c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80080c4:	9105      	str	r1, [sp, #20]
 80080c6:	2400      	movs	r4, #0
 80080c8:	a902      	add	r1, sp, #8
 80080ca:	6800      	ldr	r0, [r0, #0]
 80080cc:	9301      	str	r3, [sp, #4]
 80080ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80080d0:	f000 f9a2 	bl	8008418 <_svfiprintf_r>
 80080d4:	9b02      	ldr	r3, [sp, #8]
 80080d6:	701c      	strb	r4, [r3, #0]
 80080d8:	b01d      	add	sp, #116	@ 0x74
 80080da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080de:	b003      	add	sp, #12
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	20000028 	.word	0x20000028
 80080e8:	ffff0208 	.word	0xffff0208

080080ec <memset>:
 80080ec:	4402      	add	r2, r0
 80080ee:	4603      	mov	r3, r0
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d100      	bne.n	80080f6 <memset+0xa>
 80080f4:	4770      	bx	lr
 80080f6:	f803 1b01 	strb.w	r1, [r3], #1
 80080fa:	e7f9      	b.n	80080f0 <memset+0x4>

080080fc <__errno>:
 80080fc:	4b01      	ldr	r3, [pc, #4]	@ (8008104 <__errno+0x8>)
 80080fe:	6818      	ldr	r0, [r3, #0]
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	20000028 	.word	0x20000028

08008108 <__libc_init_array>:
 8008108:	b570      	push	{r4, r5, r6, lr}
 800810a:	4d0d      	ldr	r5, [pc, #52]	@ (8008140 <__libc_init_array+0x38>)
 800810c:	4c0d      	ldr	r4, [pc, #52]	@ (8008144 <__libc_init_array+0x3c>)
 800810e:	1b64      	subs	r4, r4, r5
 8008110:	10a4      	asrs	r4, r4, #2
 8008112:	2600      	movs	r6, #0
 8008114:	42a6      	cmp	r6, r4
 8008116:	d109      	bne.n	800812c <__libc_init_array+0x24>
 8008118:	4d0b      	ldr	r5, [pc, #44]	@ (8008148 <__libc_init_array+0x40>)
 800811a:	4c0c      	ldr	r4, [pc, #48]	@ (800814c <__libc_init_array+0x44>)
 800811c:	f001 fc88 	bl	8009a30 <_init>
 8008120:	1b64      	subs	r4, r4, r5
 8008122:	10a4      	asrs	r4, r4, #2
 8008124:	2600      	movs	r6, #0
 8008126:	42a6      	cmp	r6, r4
 8008128:	d105      	bne.n	8008136 <__libc_init_array+0x2e>
 800812a:	bd70      	pop	{r4, r5, r6, pc}
 800812c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008130:	4798      	blx	r3
 8008132:	3601      	adds	r6, #1
 8008134:	e7ee      	b.n	8008114 <__libc_init_array+0xc>
 8008136:	f855 3b04 	ldr.w	r3, [r5], #4
 800813a:	4798      	blx	r3
 800813c:	3601      	adds	r6, #1
 800813e:	e7f2      	b.n	8008126 <__libc_init_array+0x1e>
 8008140:	08009fa8 	.word	0x08009fa8
 8008144:	08009fa8 	.word	0x08009fa8
 8008148:	08009fa8 	.word	0x08009fa8
 800814c:	08009fac 	.word	0x08009fac

08008150 <__retarget_lock_acquire_recursive>:
 8008150:	4770      	bx	lr

08008152 <__retarget_lock_release_recursive>:
 8008152:	4770      	bx	lr

08008154 <memcpy>:
 8008154:	440a      	add	r2, r1
 8008156:	4291      	cmp	r1, r2
 8008158:	f100 33ff 	add.w	r3, r0, #4294967295
 800815c:	d100      	bne.n	8008160 <memcpy+0xc>
 800815e:	4770      	bx	lr
 8008160:	b510      	push	{r4, lr}
 8008162:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008166:	f803 4f01 	strb.w	r4, [r3, #1]!
 800816a:	4291      	cmp	r1, r2
 800816c:	d1f9      	bne.n	8008162 <memcpy+0xe>
 800816e:	bd10      	pop	{r4, pc}

08008170 <_free_r>:
 8008170:	b538      	push	{r3, r4, r5, lr}
 8008172:	4605      	mov	r5, r0
 8008174:	2900      	cmp	r1, #0
 8008176:	d041      	beq.n	80081fc <_free_r+0x8c>
 8008178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800817c:	1f0c      	subs	r4, r1, #4
 800817e:	2b00      	cmp	r3, #0
 8008180:	bfb8      	it	lt
 8008182:	18e4      	addlt	r4, r4, r3
 8008184:	f000 f8e0 	bl	8008348 <__malloc_lock>
 8008188:	4a1d      	ldr	r2, [pc, #116]	@ (8008200 <_free_r+0x90>)
 800818a:	6813      	ldr	r3, [r2, #0]
 800818c:	b933      	cbnz	r3, 800819c <_free_r+0x2c>
 800818e:	6063      	str	r3, [r4, #4]
 8008190:	6014      	str	r4, [r2, #0]
 8008192:	4628      	mov	r0, r5
 8008194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008198:	f000 b8dc 	b.w	8008354 <__malloc_unlock>
 800819c:	42a3      	cmp	r3, r4
 800819e:	d908      	bls.n	80081b2 <_free_r+0x42>
 80081a0:	6820      	ldr	r0, [r4, #0]
 80081a2:	1821      	adds	r1, r4, r0
 80081a4:	428b      	cmp	r3, r1
 80081a6:	bf01      	itttt	eq
 80081a8:	6819      	ldreq	r1, [r3, #0]
 80081aa:	685b      	ldreq	r3, [r3, #4]
 80081ac:	1809      	addeq	r1, r1, r0
 80081ae:	6021      	streq	r1, [r4, #0]
 80081b0:	e7ed      	b.n	800818e <_free_r+0x1e>
 80081b2:	461a      	mov	r2, r3
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	b10b      	cbz	r3, 80081bc <_free_r+0x4c>
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	d9fa      	bls.n	80081b2 <_free_r+0x42>
 80081bc:	6811      	ldr	r1, [r2, #0]
 80081be:	1850      	adds	r0, r2, r1
 80081c0:	42a0      	cmp	r0, r4
 80081c2:	d10b      	bne.n	80081dc <_free_r+0x6c>
 80081c4:	6820      	ldr	r0, [r4, #0]
 80081c6:	4401      	add	r1, r0
 80081c8:	1850      	adds	r0, r2, r1
 80081ca:	4283      	cmp	r3, r0
 80081cc:	6011      	str	r1, [r2, #0]
 80081ce:	d1e0      	bne.n	8008192 <_free_r+0x22>
 80081d0:	6818      	ldr	r0, [r3, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	6053      	str	r3, [r2, #4]
 80081d6:	4408      	add	r0, r1
 80081d8:	6010      	str	r0, [r2, #0]
 80081da:	e7da      	b.n	8008192 <_free_r+0x22>
 80081dc:	d902      	bls.n	80081e4 <_free_r+0x74>
 80081de:	230c      	movs	r3, #12
 80081e0:	602b      	str	r3, [r5, #0]
 80081e2:	e7d6      	b.n	8008192 <_free_r+0x22>
 80081e4:	6820      	ldr	r0, [r4, #0]
 80081e6:	1821      	adds	r1, r4, r0
 80081e8:	428b      	cmp	r3, r1
 80081ea:	bf04      	itt	eq
 80081ec:	6819      	ldreq	r1, [r3, #0]
 80081ee:	685b      	ldreq	r3, [r3, #4]
 80081f0:	6063      	str	r3, [r4, #4]
 80081f2:	bf04      	itt	eq
 80081f4:	1809      	addeq	r1, r1, r0
 80081f6:	6021      	streq	r1, [r4, #0]
 80081f8:	6054      	str	r4, [r2, #4]
 80081fa:	e7ca      	b.n	8008192 <_free_r+0x22>
 80081fc:	bd38      	pop	{r3, r4, r5, pc}
 80081fe:	bf00      	nop
 8008200:	20005af8 	.word	0x20005af8

08008204 <sbrk_aligned>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	4e0f      	ldr	r6, [pc, #60]	@ (8008244 <sbrk_aligned+0x40>)
 8008208:	460c      	mov	r4, r1
 800820a:	6831      	ldr	r1, [r6, #0]
 800820c:	4605      	mov	r5, r0
 800820e:	b911      	cbnz	r1, 8008216 <sbrk_aligned+0x12>
 8008210:	f000 fba4 	bl	800895c <_sbrk_r>
 8008214:	6030      	str	r0, [r6, #0]
 8008216:	4621      	mov	r1, r4
 8008218:	4628      	mov	r0, r5
 800821a:	f000 fb9f 	bl	800895c <_sbrk_r>
 800821e:	1c43      	adds	r3, r0, #1
 8008220:	d103      	bne.n	800822a <sbrk_aligned+0x26>
 8008222:	f04f 34ff 	mov.w	r4, #4294967295
 8008226:	4620      	mov	r0, r4
 8008228:	bd70      	pop	{r4, r5, r6, pc}
 800822a:	1cc4      	adds	r4, r0, #3
 800822c:	f024 0403 	bic.w	r4, r4, #3
 8008230:	42a0      	cmp	r0, r4
 8008232:	d0f8      	beq.n	8008226 <sbrk_aligned+0x22>
 8008234:	1a21      	subs	r1, r4, r0
 8008236:	4628      	mov	r0, r5
 8008238:	f000 fb90 	bl	800895c <_sbrk_r>
 800823c:	3001      	adds	r0, #1
 800823e:	d1f2      	bne.n	8008226 <sbrk_aligned+0x22>
 8008240:	e7ef      	b.n	8008222 <sbrk_aligned+0x1e>
 8008242:	bf00      	nop
 8008244:	20005af4 	.word	0x20005af4

08008248 <_malloc_r>:
 8008248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800824c:	1ccd      	adds	r5, r1, #3
 800824e:	f025 0503 	bic.w	r5, r5, #3
 8008252:	3508      	adds	r5, #8
 8008254:	2d0c      	cmp	r5, #12
 8008256:	bf38      	it	cc
 8008258:	250c      	movcc	r5, #12
 800825a:	2d00      	cmp	r5, #0
 800825c:	4606      	mov	r6, r0
 800825e:	db01      	blt.n	8008264 <_malloc_r+0x1c>
 8008260:	42a9      	cmp	r1, r5
 8008262:	d904      	bls.n	800826e <_malloc_r+0x26>
 8008264:	230c      	movs	r3, #12
 8008266:	6033      	str	r3, [r6, #0]
 8008268:	2000      	movs	r0, #0
 800826a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800826e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008344 <_malloc_r+0xfc>
 8008272:	f000 f869 	bl	8008348 <__malloc_lock>
 8008276:	f8d8 3000 	ldr.w	r3, [r8]
 800827a:	461c      	mov	r4, r3
 800827c:	bb44      	cbnz	r4, 80082d0 <_malloc_r+0x88>
 800827e:	4629      	mov	r1, r5
 8008280:	4630      	mov	r0, r6
 8008282:	f7ff ffbf 	bl	8008204 <sbrk_aligned>
 8008286:	1c43      	adds	r3, r0, #1
 8008288:	4604      	mov	r4, r0
 800828a:	d158      	bne.n	800833e <_malloc_r+0xf6>
 800828c:	f8d8 4000 	ldr.w	r4, [r8]
 8008290:	4627      	mov	r7, r4
 8008292:	2f00      	cmp	r7, #0
 8008294:	d143      	bne.n	800831e <_malloc_r+0xd6>
 8008296:	2c00      	cmp	r4, #0
 8008298:	d04b      	beq.n	8008332 <_malloc_r+0xea>
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	4639      	mov	r1, r7
 800829e:	4630      	mov	r0, r6
 80082a0:	eb04 0903 	add.w	r9, r4, r3
 80082a4:	f000 fb5a 	bl	800895c <_sbrk_r>
 80082a8:	4581      	cmp	r9, r0
 80082aa:	d142      	bne.n	8008332 <_malloc_r+0xea>
 80082ac:	6821      	ldr	r1, [r4, #0]
 80082ae:	1a6d      	subs	r5, r5, r1
 80082b0:	4629      	mov	r1, r5
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff ffa6 	bl	8008204 <sbrk_aligned>
 80082b8:	3001      	adds	r0, #1
 80082ba:	d03a      	beq.n	8008332 <_malloc_r+0xea>
 80082bc:	6823      	ldr	r3, [r4, #0]
 80082be:	442b      	add	r3, r5
 80082c0:	6023      	str	r3, [r4, #0]
 80082c2:	f8d8 3000 	ldr.w	r3, [r8]
 80082c6:	685a      	ldr	r2, [r3, #4]
 80082c8:	bb62      	cbnz	r2, 8008324 <_malloc_r+0xdc>
 80082ca:	f8c8 7000 	str.w	r7, [r8]
 80082ce:	e00f      	b.n	80082f0 <_malloc_r+0xa8>
 80082d0:	6822      	ldr	r2, [r4, #0]
 80082d2:	1b52      	subs	r2, r2, r5
 80082d4:	d420      	bmi.n	8008318 <_malloc_r+0xd0>
 80082d6:	2a0b      	cmp	r2, #11
 80082d8:	d917      	bls.n	800830a <_malloc_r+0xc2>
 80082da:	1961      	adds	r1, r4, r5
 80082dc:	42a3      	cmp	r3, r4
 80082de:	6025      	str	r5, [r4, #0]
 80082e0:	bf18      	it	ne
 80082e2:	6059      	strne	r1, [r3, #4]
 80082e4:	6863      	ldr	r3, [r4, #4]
 80082e6:	bf08      	it	eq
 80082e8:	f8c8 1000 	streq.w	r1, [r8]
 80082ec:	5162      	str	r2, [r4, r5]
 80082ee:	604b      	str	r3, [r1, #4]
 80082f0:	4630      	mov	r0, r6
 80082f2:	f000 f82f 	bl	8008354 <__malloc_unlock>
 80082f6:	f104 000b 	add.w	r0, r4, #11
 80082fa:	1d23      	adds	r3, r4, #4
 80082fc:	f020 0007 	bic.w	r0, r0, #7
 8008300:	1ac2      	subs	r2, r0, r3
 8008302:	bf1c      	itt	ne
 8008304:	1a1b      	subne	r3, r3, r0
 8008306:	50a3      	strne	r3, [r4, r2]
 8008308:	e7af      	b.n	800826a <_malloc_r+0x22>
 800830a:	6862      	ldr	r2, [r4, #4]
 800830c:	42a3      	cmp	r3, r4
 800830e:	bf0c      	ite	eq
 8008310:	f8c8 2000 	streq.w	r2, [r8]
 8008314:	605a      	strne	r2, [r3, #4]
 8008316:	e7eb      	b.n	80082f0 <_malloc_r+0xa8>
 8008318:	4623      	mov	r3, r4
 800831a:	6864      	ldr	r4, [r4, #4]
 800831c:	e7ae      	b.n	800827c <_malloc_r+0x34>
 800831e:	463c      	mov	r4, r7
 8008320:	687f      	ldr	r7, [r7, #4]
 8008322:	e7b6      	b.n	8008292 <_malloc_r+0x4a>
 8008324:	461a      	mov	r2, r3
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	42a3      	cmp	r3, r4
 800832a:	d1fb      	bne.n	8008324 <_malloc_r+0xdc>
 800832c:	2300      	movs	r3, #0
 800832e:	6053      	str	r3, [r2, #4]
 8008330:	e7de      	b.n	80082f0 <_malloc_r+0xa8>
 8008332:	230c      	movs	r3, #12
 8008334:	6033      	str	r3, [r6, #0]
 8008336:	4630      	mov	r0, r6
 8008338:	f000 f80c 	bl	8008354 <__malloc_unlock>
 800833c:	e794      	b.n	8008268 <_malloc_r+0x20>
 800833e:	6005      	str	r5, [r0, #0]
 8008340:	e7d6      	b.n	80082f0 <_malloc_r+0xa8>
 8008342:	bf00      	nop
 8008344:	20005af8 	.word	0x20005af8

08008348 <__malloc_lock>:
 8008348:	4801      	ldr	r0, [pc, #4]	@ (8008350 <__malloc_lock+0x8>)
 800834a:	f7ff bf01 	b.w	8008150 <__retarget_lock_acquire_recursive>
 800834e:	bf00      	nop
 8008350:	20005af0 	.word	0x20005af0

08008354 <__malloc_unlock>:
 8008354:	4801      	ldr	r0, [pc, #4]	@ (800835c <__malloc_unlock+0x8>)
 8008356:	f7ff befc 	b.w	8008152 <__retarget_lock_release_recursive>
 800835a:	bf00      	nop
 800835c:	20005af0 	.word	0x20005af0

08008360 <__ssputs_r>:
 8008360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008364:	688e      	ldr	r6, [r1, #8]
 8008366:	461f      	mov	r7, r3
 8008368:	42be      	cmp	r6, r7
 800836a:	680b      	ldr	r3, [r1, #0]
 800836c:	4682      	mov	sl, r0
 800836e:	460c      	mov	r4, r1
 8008370:	4690      	mov	r8, r2
 8008372:	d82d      	bhi.n	80083d0 <__ssputs_r+0x70>
 8008374:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008378:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800837c:	d026      	beq.n	80083cc <__ssputs_r+0x6c>
 800837e:	6965      	ldr	r5, [r4, #20]
 8008380:	6909      	ldr	r1, [r1, #16]
 8008382:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008386:	eba3 0901 	sub.w	r9, r3, r1
 800838a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800838e:	1c7b      	adds	r3, r7, #1
 8008390:	444b      	add	r3, r9
 8008392:	106d      	asrs	r5, r5, #1
 8008394:	429d      	cmp	r5, r3
 8008396:	bf38      	it	cc
 8008398:	461d      	movcc	r5, r3
 800839a:	0553      	lsls	r3, r2, #21
 800839c:	d527      	bpl.n	80083ee <__ssputs_r+0x8e>
 800839e:	4629      	mov	r1, r5
 80083a0:	f7ff ff52 	bl	8008248 <_malloc_r>
 80083a4:	4606      	mov	r6, r0
 80083a6:	b360      	cbz	r0, 8008402 <__ssputs_r+0xa2>
 80083a8:	6921      	ldr	r1, [r4, #16]
 80083aa:	464a      	mov	r2, r9
 80083ac:	f7ff fed2 	bl	8008154 <memcpy>
 80083b0:	89a3      	ldrh	r3, [r4, #12]
 80083b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80083b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ba:	81a3      	strh	r3, [r4, #12]
 80083bc:	6126      	str	r6, [r4, #16]
 80083be:	6165      	str	r5, [r4, #20]
 80083c0:	444e      	add	r6, r9
 80083c2:	eba5 0509 	sub.w	r5, r5, r9
 80083c6:	6026      	str	r6, [r4, #0]
 80083c8:	60a5      	str	r5, [r4, #8]
 80083ca:	463e      	mov	r6, r7
 80083cc:	42be      	cmp	r6, r7
 80083ce:	d900      	bls.n	80083d2 <__ssputs_r+0x72>
 80083d0:	463e      	mov	r6, r7
 80083d2:	6820      	ldr	r0, [r4, #0]
 80083d4:	4632      	mov	r2, r6
 80083d6:	4641      	mov	r1, r8
 80083d8:	f000 faa6 	bl	8008928 <memmove>
 80083dc:	68a3      	ldr	r3, [r4, #8]
 80083de:	1b9b      	subs	r3, r3, r6
 80083e0:	60a3      	str	r3, [r4, #8]
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	4433      	add	r3, r6
 80083e6:	6023      	str	r3, [r4, #0]
 80083e8:	2000      	movs	r0, #0
 80083ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083ee:	462a      	mov	r2, r5
 80083f0:	f000 fac4 	bl	800897c <_realloc_r>
 80083f4:	4606      	mov	r6, r0
 80083f6:	2800      	cmp	r0, #0
 80083f8:	d1e0      	bne.n	80083bc <__ssputs_r+0x5c>
 80083fa:	6921      	ldr	r1, [r4, #16]
 80083fc:	4650      	mov	r0, sl
 80083fe:	f7ff feb7 	bl	8008170 <_free_r>
 8008402:	230c      	movs	r3, #12
 8008404:	f8ca 3000 	str.w	r3, [sl]
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800840e:	81a3      	strh	r3, [r4, #12]
 8008410:	f04f 30ff 	mov.w	r0, #4294967295
 8008414:	e7e9      	b.n	80083ea <__ssputs_r+0x8a>
	...

08008418 <_svfiprintf_r>:
 8008418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841c:	4698      	mov	r8, r3
 800841e:	898b      	ldrh	r3, [r1, #12]
 8008420:	061b      	lsls	r3, r3, #24
 8008422:	b09d      	sub	sp, #116	@ 0x74
 8008424:	4607      	mov	r7, r0
 8008426:	460d      	mov	r5, r1
 8008428:	4614      	mov	r4, r2
 800842a:	d510      	bpl.n	800844e <_svfiprintf_r+0x36>
 800842c:	690b      	ldr	r3, [r1, #16]
 800842e:	b973      	cbnz	r3, 800844e <_svfiprintf_r+0x36>
 8008430:	2140      	movs	r1, #64	@ 0x40
 8008432:	f7ff ff09 	bl	8008248 <_malloc_r>
 8008436:	6028      	str	r0, [r5, #0]
 8008438:	6128      	str	r0, [r5, #16]
 800843a:	b930      	cbnz	r0, 800844a <_svfiprintf_r+0x32>
 800843c:	230c      	movs	r3, #12
 800843e:	603b      	str	r3, [r7, #0]
 8008440:	f04f 30ff 	mov.w	r0, #4294967295
 8008444:	b01d      	add	sp, #116	@ 0x74
 8008446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800844a:	2340      	movs	r3, #64	@ 0x40
 800844c:	616b      	str	r3, [r5, #20]
 800844e:	2300      	movs	r3, #0
 8008450:	9309      	str	r3, [sp, #36]	@ 0x24
 8008452:	2320      	movs	r3, #32
 8008454:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008458:	f8cd 800c 	str.w	r8, [sp, #12]
 800845c:	2330      	movs	r3, #48	@ 0x30
 800845e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80085fc <_svfiprintf_r+0x1e4>
 8008462:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008466:	f04f 0901 	mov.w	r9, #1
 800846a:	4623      	mov	r3, r4
 800846c:	469a      	mov	sl, r3
 800846e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008472:	b10a      	cbz	r2, 8008478 <_svfiprintf_r+0x60>
 8008474:	2a25      	cmp	r2, #37	@ 0x25
 8008476:	d1f9      	bne.n	800846c <_svfiprintf_r+0x54>
 8008478:	ebba 0b04 	subs.w	fp, sl, r4
 800847c:	d00b      	beq.n	8008496 <_svfiprintf_r+0x7e>
 800847e:	465b      	mov	r3, fp
 8008480:	4622      	mov	r2, r4
 8008482:	4629      	mov	r1, r5
 8008484:	4638      	mov	r0, r7
 8008486:	f7ff ff6b 	bl	8008360 <__ssputs_r>
 800848a:	3001      	adds	r0, #1
 800848c:	f000 80a7 	beq.w	80085de <_svfiprintf_r+0x1c6>
 8008490:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008492:	445a      	add	r2, fp
 8008494:	9209      	str	r2, [sp, #36]	@ 0x24
 8008496:	f89a 3000 	ldrb.w	r3, [sl]
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 809f 	beq.w	80085de <_svfiprintf_r+0x1c6>
 80084a0:	2300      	movs	r3, #0
 80084a2:	f04f 32ff 	mov.w	r2, #4294967295
 80084a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084aa:	f10a 0a01 	add.w	sl, sl, #1
 80084ae:	9304      	str	r3, [sp, #16]
 80084b0:	9307      	str	r3, [sp, #28]
 80084b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80084b8:	4654      	mov	r4, sl
 80084ba:	2205      	movs	r2, #5
 80084bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084c0:	484e      	ldr	r0, [pc, #312]	@ (80085fc <_svfiprintf_r+0x1e4>)
 80084c2:	f7f7 fe95 	bl	80001f0 <memchr>
 80084c6:	9a04      	ldr	r2, [sp, #16]
 80084c8:	b9d8      	cbnz	r0, 8008502 <_svfiprintf_r+0xea>
 80084ca:	06d0      	lsls	r0, r2, #27
 80084cc:	bf44      	itt	mi
 80084ce:	2320      	movmi	r3, #32
 80084d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084d4:	0711      	lsls	r1, r2, #28
 80084d6:	bf44      	itt	mi
 80084d8:	232b      	movmi	r3, #43	@ 0x2b
 80084da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084de:	f89a 3000 	ldrb.w	r3, [sl]
 80084e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084e4:	d015      	beq.n	8008512 <_svfiprintf_r+0xfa>
 80084e6:	9a07      	ldr	r2, [sp, #28]
 80084e8:	4654      	mov	r4, sl
 80084ea:	2000      	movs	r0, #0
 80084ec:	f04f 0c0a 	mov.w	ip, #10
 80084f0:	4621      	mov	r1, r4
 80084f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084f6:	3b30      	subs	r3, #48	@ 0x30
 80084f8:	2b09      	cmp	r3, #9
 80084fa:	d94b      	bls.n	8008594 <_svfiprintf_r+0x17c>
 80084fc:	b1b0      	cbz	r0, 800852c <_svfiprintf_r+0x114>
 80084fe:	9207      	str	r2, [sp, #28]
 8008500:	e014      	b.n	800852c <_svfiprintf_r+0x114>
 8008502:	eba0 0308 	sub.w	r3, r0, r8
 8008506:	fa09 f303 	lsl.w	r3, r9, r3
 800850a:	4313      	orrs	r3, r2
 800850c:	9304      	str	r3, [sp, #16]
 800850e:	46a2      	mov	sl, r4
 8008510:	e7d2      	b.n	80084b8 <_svfiprintf_r+0xa0>
 8008512:	9b03      	ldr	r3, [sp, #12]
 8008514:	1d19      	adds	r1, r3, #4
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	9103      	str	r1, [sp, #12]
 800851a:	2b00      	cmp	r3, #0
 800851c:	bfbb      	ittet	lt
 800851e:	425b      	neglt	r3, r3
 8008520:	f042 0202 	orrlt.w	r2, r2, #2
 8008524:	9307      	strge	r3, [sp, #28]
 8008526:	9307      	strlt	r3, [sp, #28]
 8008528:	bfb8      	it	lt
 800852a:	9204      	strlt	r2, [sp, #16]
 800852c:	7823      	ldrb	r3, [r4, #0]
 800852e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008530:	d10a      	bne.n	8008548 <_svfiprintf_r+0x130>
 8008532:	7863      	ldrb	r3, [r4, #1]
 8008534:	2b2a      	cmp	r3, #42	@ 0x2a
 8008536:	d132      	bne.n	800859e <_svfiprintf_r+0x186>
 8008538:	9b03      	ldr	r3, [sp, #12]
 800853a:	1d1a      	adds	r2, r3, #4
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	9203      	str	r2, [sp, #12]
 8008540:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008544:	3402      	adds	r4, #2
 8008546:	9305      	str	r3, [sp, #20]
 8008548:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800860c <_svfiprintf_r+0x1f4>
 800854c:	7821      	ldrb	r1, [r4, #0]
 800854e:	2203      	movs	r2, #3
 8008550:	4650      	mov	r0, sl
 8008552:	f7f7 fe4d 	bl	80001f0 <memchr>
 8008556:	b138      	cbz	r0, 8008568 <_svfiprintf_r+0x150>
 8008558:	9b04      	ldr	r3, [sp, #16]
 800855a:	eba0 000a 	sub.w	r0, r0, sl
 800855e:	2240      	movs	r2, #64	@ 0x40
 8008560:	4082      	lsls	r2, r0
 8008562:	4313      	orrs	r3, r2
 8008564:	3401      	adds	r4, #1
 8008566:	9304      	str	r3, [sp, #16]
 8008568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800856c:	4824      	ldr	r0, [pc, #144]	@ (8008600 <_svfiprintf_r+0x1e8>)
 800856e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008572:	2206      	movs	r2, #6
 8008574:	f7f7 fe3c 	bl	80001f0 <memchr>
 8008578:	2800      	cmp	r0, #0
 800857a:	d036      	beq.n	80085ea <_svfiprintf_r+0x1d2>
 800857c:	4b21      	ldr	r3, [pc, #132]	@ (8008604 <_svfiprintf_r+0x1ec>)
 800857e:	bb1b      	cbnz	r3, 80085c8 <_svfiprintf_r+0x1b0>
 8008580:	9b03      	ldr	r3, [sp, #12]
 8008582:	3307      	adds	r3, #7
 8008584:	f023 0307 	bic.w	r3, r3, #7
 8008588:	3308      	adds	r3, #8
 800858a:	9303      	str	r3, [sp, #12]
 800858c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800858e:	4433      	add	r3, r6
 8008590:	9309      	str	r3, [sp, #36]	@ 0x24
 8008592:	e76a      	b.n	800846a <_svfiprintf_r+0x52>
 8008594:	fb0c 3202 	mla	r2, ip, r2, r3
 8008598:	460c      	mov	r4, r1
 800859a:	2001      	movs	r0, #1
 800859c:	e7a8      	b.n	80084f0 <_svfiprintf_r+0xd8>
 800859e:	2300      	movs	r3, #0
 80085a0:	3401      	adds	r4, #1
 80085a2:	9305      	str	r3, [sp, #20]
 80085a4:	4619      	mov	r1, r3
 80085a6:	f04f 0c0a 	mov.w	ip, #10
 80085aa:	4620      	mov	r0, r4
 80085ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085b0:	3a30      	subs	r2, #48	@ 0x30
 80085b2:	2a09      	cmp	r2, #9
 80085b4:	d903      	bls.n	80085be <_svfiprintf_r+0x1a6>
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d0c6      	beq.n	8008548 <_svfiprintf_r+0x130>
 80085ba:	9105      	str	r1, [sp, #20]
 80085bc:	e7c4      	b.n	8008548 <_svfiprintf_r+0x130>
 80085be:	fb0c 2101 	mla	r1, ip, r1, r2
 80085c2:	4604      	mov	r4, r0
 80085c4:	2301      	movs	r3, #1
 80085c6:	e7f0      	b.n	80085aa <_svfiprintf_r+0x192>
 80085c8:	ab03      	add	r3, sp, #12
 80085ca:	9300      	str	r3, [sp, #0]
 80085cc:	462a      	mov	r2, r5
 80085ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008608 <_svfiprintf_r+0x1f0>)
 80085d0:	a904      	add	r1, sp, #16
 80085d2:	4638      	mov	r0, r7
 80085d4:	f3af 8000 	nop.w
 80085d8:	1c42      	adds	r2, r0, #1
 80085da:	4606      	mov	r6, r0
 80085dc:	d1d6      	bne.n	800858c <_svfiprintf_r+0x174>
 80085de:	89ab      	ldrh	r3, [r5, #12]
 80085e0:	065b      	lsls	r3, r3, #25
 80085e2:	f53f af2d 	bmi.w	8008440 <_svfiprintf_r+0x28>
 80085e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085e8:	e72c      	b.n	8008444 <_svfiprintf_r+0x2c>
 80085ea:	ab03      	add	r3, sp, #12
 80085ec:	9300      	str	r3, [sp, #0]
 80085ee:	462a      	mov	r2, r5
 80085f0:	4b05      	ldr	r3, [pc, #20]	@ (8008608 <_svfiprintf_r+0x1f0>)
 80085f2:	a904      	add	r1, sp, #16
 80085f4:	4638      	mov	r0, r7
 80085f6:	f000 f879 	bl	80086ec <_printf_i>
 80085fa:	e7ed      	b.n	80085d8 <_svfiprintf_r+0x1c0>
 80085fc:	08009d94 	.word	0x08009d94
 8008600:	08009d9e 	.word	0x08009d9e
 8008604:	00000000 	.word	0x00000000
 8008608:	08008361 	.word	0x08008361
 800860c:	08009d9a 	.word	0x08009d9a

08008610 <_printf_common>:
 8008610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008614:	4616      	mov	r6, r2
 8008616:	4698      	mov	r8, r3
 8008618:	688a      	ldr	r2, [r1, #8]
 800861a:	690b      	ldr	r3, [r1, #16]
 800861c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008620:	4293      	cmp	r3, r2
 8008622:	bfb8      	it	lt
 8008624:	4613      	movlt	r3, r2
 8008626:	6033      	str	r3, [r6, #0]
 8008628:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800862c:	4607      	mov	r7, r0
 800862e:	460c      	mov	r4, r1
 8008630:	b10a      	cbz	r2, 8008636 <_printf_common+0x26>
 8008632:	3301      	adds	r3, #1
 8008634:	6033      	str	r3, [r6, #0]
 8008636:	6823      	ldr	r3, [r4, #0]
 8008638:	0699      	lsls	r1, r3, #26
 800863a:	bf42      	ittt	mi
 800863c:	6833      	ldrmi	r3, [r6, #0]
 800863e:	3302      	addmi	r3, #2
 8008640:	6033      	strmi	r3, [r6, #0]
 8008642:	6825      	ldr	r5, [r4, #0]
 8008644:	f015 0506 	ands.w	r5, r5, #6
 8008648:	d106      	bne.n	8008658 <_printf_common+0x48>
 800864a:	f104 0a19 	add.w	sl, r4, #25
 800864e:	68e3      	ldr	r3, [r4, #12]
 8008650:	6832      	ldr	r2, [r6, #0]
 8008652:	1a9b      	subs	r3, r3, r2
 8008654:	42ab      	cmp	r3, r5
 8008656:	dc26      	bgt.n	80086a6 <_printf_common+0x96>
 8008658:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800865c:	6822      	ldr	r2, [r4, #0]
 800865e:	3b00      	subs	r3, #0
 8008660:	bf18      	it	ne
 8008662:	2301      	movne	r3, #1
 8008664:	0692      	lsls	r2, r2, #26
 8008666:	d42b      	bmi.n	80086c0 <_printf_common+0xb0>
 8008668:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800866c:	4641      	mov	r1, r8
 800866e:	4638      	mov	r0, r7
 8008670:	47c8      	blx	r9
 8008672:	3001      	adds	r0, #1
 8008674:	d01e      	beq.n	80086b4 <_printf_common+0xa4>
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	6922      	ldr	r2, [r4, #16]
 800867a:	f003 0306 	and.w	r3, r3, #6
 800867e:	2b04      	cmp	r3, #4
 8008680:	bf02      	ittt	eq
 8008682:	68e5      	ldreq	r5, [r4, #12]
 8008684:	6833      	ldreq	r3, [r6, #0]
 8008686:	1aed      	subeq	r5, r5, r3
 8008688:	68a3      	ldr	r3, [r4, #8]
 800868a:	bf0c      	ite	eq
 800868c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008690:	2500      	movne	r5, #0
 8008692:	4293      	cmp	r3, r2
 8008694:	bfc4      	itt	gt
 8008696:	1a9b      	subgt	r3, r3, r2
 8008698:	18ed      	addgt	r5, r5, r3
 800869a:	2600      	movs	r6, #0
 800869c:	341a      	adds	r4, #26
 800869e:	42b5      	cmp	r5, r6
 80086a0:	d11a      	bne.n	80086d8 <_printf_common+0xc8>
 80086a2:	2000      	movs	r0, #0
 80086a4:	e008      	b.n	80086b8 <_printf_common+0xa8>
 80086a6:	2301      	movs	r3, #1
 80086a8:	4652      	mov	r2, sl
 80086aa:	4641      	mov	r1, r8
 80086ac:	4638      	mov	r0, r7
 80086ae:	47c8      	blx	r9
 80086b0:	3001      	adds	r0, #1
 80086b2:	d103      	bne.n	80086bc <_printf_common+0xac>
 80086b4:	f04f 30ff 	mov.w	r0, #4294967295
 80086b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086bc:	3501      	adds	r5, #1
 80086be:	e7c6      	b.n	800864e <_printf_common+0x3e>
 80086c0:	18e1      	adds	r1, r4, r3
 80086c2:	1c5a      	adds	r2, r3, #1
 80086c4:	2030      	movs	r0, #48	@ 0x30
 80086c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80086ca:	4422      	add	r2, r4
 80086cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086d4:	3302      	adds	r3, #2
 80086d6:	e7c7      	b.n	8008668 <_printf_common+0x58>
 80086d8:	2301      	movs	r3, #1
 80086da:	4622      	mov	r2, r4
 80086dc:	4641      	mov	r1, r8
 80086de:	4638      	mov	r0, r7
 80086e0:	47c8      	blx	r9
 80086e2:	3001      	adds	r0, #1
 80086e4:	d0e6      	beq.n	80086b4 <_printf_common+0xa4>
 80086e6:	3601      	adds	r6, #1
 80086e8:	e7d9      	b.n	800869e <_printf_common+0x8e>
	...

080086ec <_printf_i>:
 80086ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086f0:	7e0f      	ldrb	r7, [r1, #24]
 80086f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086f4:	2f78      	cmp	r7, #120	@ 0x78
 80086f6:	4691      	mov	r9, r2
 80086f8:	4680      	mov	r8, r0
 80086fa:	460c      	mov	r4, r1
 80086fc:	469a      	mov	sl, r3
 80086fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008702:	d807      	bhi.n	8008714 <_printf_i+0x28>
 8008704:	2f62      	cmp	r7, #98	@ 0x62
 8008706:	d80a      	bhi.n	800871e <_printf_i+0x32>
 8008708:	2f00      	cmp	r7, #0
 800870a:	f000 80d1 	beq.w	80088b0 <_printf_i+0x1c4>
 800870e:	2f58      	cmp	r7, #88	@ 0x58
 8008710:	f000 80b8 	beq.w	8008884 <_printf_i+0x198>
 8008714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008718:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800871c:	e03a      	b.n	8008794 <_printf_i+0xa8>
 800871e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008722:	2b15      	cmp	r3, #21
 8008724:	d8f6      	bhi.n	8008714 <_printf_i+0x28>
 8008726:	a101      	add	r1, pc, #4	@ (adr r1, 800872c <_printf_i+0x40>)
 8008728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800872c:	08008785 	.word	0x08008785
 8008730:	08008799 	.word	0x08008799
 8008734:	08008715 	.word	0x08008715
 8008738:	08008715 	.word	0x08008715
 800873c:	08008715 	.word	0x08008715
 8008740:	08008715 	.word	0x08008715
 8008744:	08008799 	.word	0x08008799
 8008748:	08008715 	.word	0x08008715
 800874c:	08008715 	.word	0x08008715
 8008750:	08008715 	.word	0x08008715
 8008754:	08008715 	.word	0x08008715
 8008758:	08008897 	.word	0x08008897
 800875c:	080087c3 	.word	0x080087c3
 8008760:	08008851 	.word	0x08008851
 8008764:	08008715 	.word	0x08008715
 8008768:	08008715 	.word	0x08008715
 800876c:	080088b9 	.word	0x080088b9
 8008770:	08008715 	.word	0x08008715
 8008774:	080087c3 	.word	0x080087c3
 8008778:	08008715 	.word	0x08008715
 800877c:	08008715 	.word	0x08008715
 8008780:	08008859 	.word	0x08008859
 8008784:	6833      	ldr	r3, [r6, #0]
 8008786:	1d1a      	adds	r2, r3, #4
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	6032      	str	r2, [r6, #0]
 800878c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008790:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008794:	2301      	movs	r3, #1
 8008796:	e09c      	b.n	80088d2 <_printf_i+0x1e6>
 8008798:	6833      	ldr	r3, [r6, #0]
 800879a:	6820      	ldr	r0, [r4, #0]
 800879c:	1d19      	adds	r1, r3, #4
 800879e:	6031      	str	r1, [r6, #0]
 80087a0:	0606      	lsls	r6, r0, #24
 80087a2:	d501      	bpl.n	80087a8 <_printf_i+0xbc>
 80087a4:	681d      	ldr	r5, [r3, #0]
 80087a6:	e003      	b.n	80087b0 <_printf_i+0xc4>
 80087a8:	0645      	lsls	r5, r0, #25
 80087aa:	d5fb      	bpl.n	80087a4 <_printf_i+0xb8>
 80087ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087b0:	2d00      	cmp	r5, #0
 80087b2:	da03      	bge.n	80087bc <_printf_i+0xd0>
 80087b4:	232d      	movs	r3, #45	@ 0x2d
 80087b6:	426d      	negs	r5, r5
 80087b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087bc:	4858      	ldr	r0, [pc, #352]	@ (8008920 <_printf_i+0x234>)
 80087be:	230a      	movs	r3, #10
 80087c0:	e011      	b.n	80087e6 <_printf_i+0xfa>
 80087c2:	6821      	ldr	r1, [r4, #0]
 80087c4:	6833      	ldr	r3, [r6, #0]
 80087c6:	0608      	lsls	r0, r1, #24
 80087c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80087cc:	d402      	bmi.n	80087d4 <_printf_i+0xe8>
 80087ce:	0649      	lsls	r1, r1, #25
 80087d0:	bf48      	it	mi
 80087d2:	b2ad      	uxthmi	r5, r5
 80087d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80087d6:	4852      	ldr	r0, [pc, #328]	@ (8008920 <_printf_i+0x234>)
 80087d8:	6033      	str	r3, [r6, #0]
 80087da:	bf14      	ite	ne
 80087dc:	230a      	movne	r3, #10
 80087de:	2308      	moveq	r3, #8
 80087e0:	2100      	movs	r1, #0
 80087e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087e6:	6866      	ldr	r6, [r4, #4]
 80087e8:	60a6      	str	r6, [r4, #8]
 80087ea:	2e00      	cmp	r6, #0
 80087ec:	db05      	blt.n	80087fa <_printf_i+0x10e>
 80087ee:	6821      	ldr	r1, [r4, #0]
 80087f0:	432e      	orrs	r6, r5
 80087f2:	f021 0104 	bic.w	r1, r1, #4
 80087f6:	6021      	str	r1, [r4, #0]
 80087f8:	d04b      	beq.n	8008892 <_printf_i+0x1a6>
 80087fa:	4616      	mov	r6, r2
 80087fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8008800:	fb03 5711 	mls	r7, r3, r1, r5
 8008804:	5dc7      	ldrb	r7, [r0, r7]
 8008806:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800880a:	462f      	mov	r7, r5
 800880c:	42bb      	cmp	r3, r7
 800880e:	460d      	mov	r5, r1
 8008810:	d9f4      	bls.n	80087fc <_printf_i+0x110>
 8008812:	2b08      	cmp	r3, #8
 8008814:	d10b      	bne.n	800882e <_printf_i+0x142>
 8008816:	6823      	ldr	r3, [r4, #0]
 8008818:	07df      	lsls	r7, r3, #31
 800881a:	d508      	bpl.n	800882e <_printf_i+0x142>
 800881c:	6923      	ldr	r3, [r4, #16]
 800881e:	6861      	ldr	r1, [r4, #4]
 8008820:	4299      	cmp	r1, r3
 8008822:	bfde      	ittt	le
 8008824:	2330      	movle	r3, #48	@ 0x30
 8008826:	f806 3c01 	strble.w	r3, [r6, #-1]
 800882a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800882e:	1b92      	subs	r2, r2, r6
 8008830:	6122      	str	r2, [r4, #16]
 8008832:	f8cd a000 	str.w	sl, [sp]
 8008836:	464b      	mov	r3, r9
 8008838:	aa03      	add	r2, sp, #12
 800883a:	4621      	mov	r1, r4
 800883c:	4640      	mov	r0, r8
 800883e:	f7ff fee7 	bl	8008610 <_printf_common>
 8008842:	3001      	adds	r0, #1
 8008844:	d14a      	bne.n	80088dc <_printf_i+0x1f0>
 8008846:	f04f 30ff 	mov.w	r0, #4294967295
 800884a:	b004      	add	sp, #16
 800884c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008850:	6823      	ldr	r3, [r4, #0]
 8008852:	f043 0320 	orr.w	r3, r3, #32
 8008856:	6023      	str	r3, [r4, #0]
 8008858:	4832      	ldr	r0, [pc, #200]	@ (8008924 <_printf_i+0x238>)
 800885a:	2778      	movs	r7, #120	@ 0x78
 800885c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	6831      	ldr	r1, [r6, #0]
 8008864:	061f      	lsls	r7, r3, #24
 8008866:	f851 5b04 	ldr.w	r5, [r1], #4
 800886a:	d402      	bmi.n	8008872 <_printf_i+0x186>
 800886c:	065f      	lsls	r7, r3, #25
 800886e:	bf48      	it	mi
 8008870:	b2ad      	uxthmi	r5, r5
 8008872:	6031      	str	r1, [r6, #0]
 8008874:	07d9      	lsls	r1, r3, #31
 8008876:	bf44      	itt	mi
 8008878:	f043 0320 	orrmi.w	r3, r3, #32
 800887c:	6023      	strmi	r3, [r4, #0]
 800887e:	b11d      	cbz	r5, 8008888 <_printf_i+0x19c>
 8008880:	2310      	movs	r3, #16
 8008882:	e7ad      	b.n	80087e0 <_printf_i+0xf4>
 8008884:	4826      	ldr	r0, [pc, #152]	@ (8008920 <_printf_i+0x234>)
 8008886:	e7e9      	b.n	800885c <_printf_i+0x170>
 8008888:	6823      	ldr	r3, [r4, #0]
 800888a:	f023 0320 	bic.w	r3, r3, #32
 800888e:	6023      	str	r3, [r4, #0]
 8008890:	e7f6      	b.n	8008880 <_printf_i+0x194>
 8008892:	4616      	mov	r6, r2
 8008894:	e7bd      	b.n	8008812 <_printf_i+0x126>
 8008896:	6833      	ldr	r3, [r6, #0]
 8008898:	6825      	ldr	r5, [r4, #0]
 800889a:	6961      	ldr	r1, [r4, #20]
 800889c:	1d18      	adds	r0, r3, #4
 800889e:	6030      	str	r0, [r6, #0]
 80088a0:	062e      	lsls	r6, r5, #24
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	d501      	bpl.n	80088aa <_printf_i+0x1be>
 80088a6:	6019      	str	r1, [r3, #0]
 80088a8:	e002      	b.n	80088b0 <_printf_i+0x1c4>
 80088aa:	0668      	lsls	r0, r5, #25
 80088ac:	d5fb      	bpl.n	80088a6 <_printf_i+0x1ba>
 80088ae:	8019      	strh	r1, [r3, #0]
 80088b0:	2300      	movs	r3, #0
 80088b2:	6123      	str	r3, [r4, #16]
 80088b4:	4616      	mov	r6, r2
 80088b6:	e7bc      	b.n	8008832 <_printf_i+0x146>
 80088b8:	6833      	ldr	r3, [r6, #0]
 80088ba:	1d1a      	adds	r2, r3, #4
 80088bc:	6032      	str	r2, [r6, #0]
 80088be:	681e      	ldr	r6, [r3, #0]
 80088c0:	6862      	ldr	r2, [r4, #4]
 80088c2:	2100      	movs	r1, #0
 80088c4:	4630      	mov	r0, r6
 80088c6:	f7f7 fc93 	bl	80001f0 <memchr>
 80088ca:	b108      	cbz	r0, 80088d0 <_printf_i+0x1e4>
 80088cc:	1b80      	subs	r0, r0, r6
 80088ce:	6060      	str	r0, [r4, #4]
 80088d0:	6863      	ldr	r3, [r4, #4]
 80088d2:	6123      	str	r3, [r4, #16]
 80088d4:	2300      	movs	r3, #0
 80088d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088da:	e7aa      	b.n	8008832 <_printf_i+0x146>
 80088dc:	6923      	ldr	r3, [r4, #16]
 80088de:	4632      	mov	r2, r6
 80088e0:	4649      	mov	r1, r9
 80088e2:	4640      	mov	r0, r8
 80088e4:	47d0      	blx	sl
 80088e6:	3001      	adds	r0, #1
 80088e8:	d0ad      	beq.n	8008846 <_printf_i+0x15a>
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	079b      	lsls	r3, r3, #30
 80088ee:	d413      	bmi.n	8008918 <_printf_i+0x22c>
 80088f0:	68e0      	ldr	r0, [r4, #12]
 80088f2:	9b03      	ldr	r3, [sp, #12]
 80088f4:	4298      	cmp	r0, r3
 80088f6:	bfb8      	it	lt
 80088f8:	4618      	movlt	r0, r3
 80088fa:	e7a6      	b.n	800884a <_printf_i+0x15e>
 80088fc:	2301      	movs	r3, #1
 80088fe:	4632      	mov	r2, r6
 8008900:	4649      	mov	r1, r9
 8008902:	4640      	mov	r0, r8
 8008904:	47d0      	blx	sl
 8008906:	3001      	adds	r0, #1
 8008908:	d09d      	beq.n	8008846 <_printf_i+0x15a>
 800890a:	3501      	adds	r5, #1
 800890c:	68e3      	ldr	r3, [r4, #12]
 800890e:	9903      	ldr	r1, [sp, #12]
 8008910:	1a5b      	subs	r3, r3, r1
 8008912:	42ab      	cmp	r3, r5
 8008914:	dcf2      	bgt.n	80088fc <_printf_i+0x210>
 8008916:	e7eb      	b.n	80088f0 <_printf_i+0x204>
 8008918:	2500      	movs	r5, #0
 800891a:	f104 0619 	add.w	r6, r4, #25
 800891e:	e7f5      	b.n	800890c <_printf_i+0x220>
 8008920:	08009da5 	.word	0x08009da5
 8008924:	08009db6 	.word	0x08009db6

08008928 <memmove>:
 8008928:	4288      	cmp	r0, r1
 800892a:	b510      	push	{r4, lr}
 800892c:	eb01 0402 	add.w	r4, r1, r2
 8008930:	d902      	bls.n	8008938 <memmove+0x10>
 8008932:	4284      	cmp	r4, r0
 8008934:	4623      	mov	r3, r4
 8008936:	d807      	bhi.n	8008948 <memmove+0x20>
 8008938:	1e43      	subs	r3, r0, #1
 800893a:	42a1      	cmp	r1, r4
 800893c:	d008      	beq.n	8008950 <memmove+0x28>
 800893e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008942:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008946:	e7f8      	b.n	800893a <memmove+0x12>
 8008948:	4402      	add	r2, r0
 800894a:	4601      	mov	r1, r0
 800894c:	428a      	cmp	r2, r1
 800894e:	d100      	bne.n	8008952 <memmove+0x2a>
 8008950:	bd10      	pop	{r4, pc}
 8008952:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008956:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800895a:	e7f7      	b.n	800894c <memmove+0x24>

0800895c <_sbrk_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4d06      	ldr	r5, [pc, #24]	@ (8008978 <_sbrk_r+0x1c>)
 8008960:	2300      	movs	r3, #0
 8008962:	4604      	mov	r4, r0
 8008964:	4608      	mov	r0, r1
 8008966:	602b      	str	r3, [r5, #0]
 8008968:	f7f9 fc96 	bl	8002298 <_sbrk>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_sbrk_r+0x1a>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_sbrk_r+0x1a>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	20005aec 	.word	0x20005aec

0800897c <_realloc_r>:
 800897c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008980:	4607      	mov	r7, r0
 8008982:	4614      	mov	r4, r2
 8008984:	460d      	mov	r5, r1
 8008986:	b921      	cbnz	r1, 8008992 <_realloc_r+0x16>
 8008988:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800898c:	4611      	mov	r1, r2
 800898e:	f7ff bc5b 	b.w	8008248 <_malloc_r>
 8008992:	b92a      	cbnz	r2, 80089a0 <_realloc_r+0x24>
 8008994:	f7ff fbec 	bl	8008170 <_free_r>
 8008998:	4625      	mov	r5, r4
 800899a:	4628      	mov	r0, r5
 800899c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089a0:	f000 f81a 	bl	80089d8 <_malloc_usable_size_r>
 80089a4:	4284      	cmp	r4, r0
 80089a6:	4606      	mov	r6, r0
 80089a8:	d802      	bhi.n	80089b0 <_realloc_r+0x34>
 80089aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089ae:	d8f4      	bhi.n	800899a <_realloc_r+0x1e>
 80089b0:	4621      	mov	r1, r4
 80089b2:	4638      	mov	r0, r7
 80089b4:	f7ff fc48 	bl	8008248 <_malloc_r>
 80089b8:	4680      	mov	r8, r0
 80089ba:	b908      	cbnz	r0, 80089c0 <_realloc_r+0x44>
 80089bc:	4645      	mov	r5, r8
 80089be:	e7ec      	b.n	800899a <_realloc_r+0x1e>
 80089c0:	42b4      	cmp	r4, r6
 80089c2:	4622      	mov	r2, r4
 80089c4:	4629      	mov	r1, r5
 80089c6:	bf28      	it	cs
 80089c8:	4632      	movcs	r2, r6
 80089ca:	f7ff fbc3 	bl	8008154 <memcpy>
 80089ce:	4629      	mov	r1, r5
 80089d0:	4638      	mov	r0, r7
 80089d2:	f7ff fbcd 	bl	8008170 <_free_r>
 80089d6:	e7f1      	b.n	80089bc <_realloc_r+0x40>

080089d8 <_malloc_usable_size_r>:
 80089d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089dc:	1f18      	subs	r0, r3, #4
 80089de:	2b00      	cmp	r3, #0
 80089e0:	bfbc      	itt	lt
 80089e2:	580b      	ldrlt	r3, [r1, r0]
 80089e4:	18c0      	addlt	r0, r0, r3
 80089e6:	4770      	bx	lr

080089e8 <sin>:
 80089e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089ea:	ec53 2b10 	vmov	r2, r3, d0
 80089ee:	4826      	ldr	r0, [pc, #152]	@ (8008a88 <sin+0xa0>)
 80089f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80089f4:	4281      	cmp	r1, r0
 80089f6:	d807      	bhi.n	8008a08 <sin+0x20>
 80089f8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8008a80 <sin+0x98>
 80089fc:	2000      	movs	r0, #0
 80089fe:	b005      	add	sp, #20
 8008a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a04:	f000 b90c 	b.w	8008c20 <__kernel_sin>
 8008a08:	4820      	ldr	r0, [pc, #128]	@ (8008a8c <sin+0xa4>)
 8008a0a:	4281      	cmp	r1, r0
 8008a0c:	d908      	bls.n	8008a20 <sin+0x38>
 8008a0e:	4610      	mov	r0, r2
 8008a10:	4619      	mov	r1, r3
 8008a12:	f7f7 fc41 	bl	8000298 <__aeabi_dsub>
 8008a16:	ec41 0b10 	vmov	d0, r0, r1
 8008a1a:	b005      	add	sp, #20
 8008a1c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008a20:	4668      	mov	r0, sp
 8008a22:	f000 f9b9 	bl	8008d98 <__ieee754_rem_pio2>
 8008a26:	f000 0003 	and.w	r0, r0, #3
 8008a2a:	2801      	cmp	r0, #1
 8008a2c:	d00c      	beq.n	8008a48 <sin+0x60>
 8008a2e:	2802      	cmp	r0, #2
 8008a30:	d011      	beq.n	8008a56 <sin+0x6e>
 8008a32:	b9e8      	cbnz	r0, 8008a70 <sin+0x88>
 8008a34:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a38:	ed9d 0b00 	vldr	d0, [sp]
 8008a3c:	2001      	movs	r0, #1
 8008a3e:	f000 f8ef 	bl	8008c20 <__kernel_sin>
 8008a42:	ec51 0b10 	vmov	r0, r1, d0
 8008a46:	e7e6      	b.n	8008a16 <sin+0x2e>
 8008a48:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a4c:	ed9d 0b00 	vldr	d0, [sp]
 8008a50:	f000 f81e 	bl	8008a90 <__kernel_cos>
 8008a54:	e7f5      	b.n	8008a42 <sin+0x5a>
 8008a56:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a5a:	ed9d 0b00 	vldr	d0, [sp]
 8008a5e:	2001      	movs	r0, #1
 8008a60:	f000 f8de 	bl	8008c20 <__kernel_sin>
 8008a64:	ec53 2b10 	vmov	r2, r3, d0
 8008a68:	4610      	mov	r0, r2
 8008a6a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008a6e:	e7d2      	b.n	8008a16 <sin+0x2e>
 8008a70:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008a74:	ed9d 0b00 	vldr	d0, [sp]
 8008a78:	f000 f80a 	bl	8008a90 <__kernel_cos>
 8008a7c:	e7f2      	b.n	8008a64 <sin+0x7c>
 8008a7e:	bf00      	nop
	...
 8008a88:	3fe921fb 	.word	0x3fe921fb
 8008a8c:	7fefffff 	.word	0x7fefffff

08008a90 <__kernel_cos>:
 8008a90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a94:	ec57 6b10 	vmov	r6, r7, d0
 8008a98:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008a9c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8008aa0:	ed8d 1b00 	vstr	d1, [sp]
 8008aa4:	d206      	bcs.n	8008ab4 <__kernel_cos+0x24>
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	4639      	mov	r1, r7
 8008aaa:	f7f8 f847 	bl	8000b3c <__aeabi_d2iz>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	f000 8088 	beq.w	8008bc4 <__kernel_cos+0x134>
 8008ab4:	4632      	mov	r2, r6
 8008ab6:	463b      	mov	r3, r7
 8008ab8:	4630      	mov	r0, r6
 8008aba:	4639      	mov	r1, r7
 8008abc:	f7f7 fda4 	bl	8000608 <__aeabi_dmul>
 8008ac0:	4b51      	ldr	r3, [pc, #324]	@ (8008c08 <__kernel_cos+0x178>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	4604      	mov	r4, r0
 8008ac6:	460d      	mov	r5, r1
 8008ac8:	f7f7 fd9e 	bl	8000608 <__aeabi_dmul>
 8008acc:	a340      	add	r3, pc, #256	@ (adr r3, 8008bd0 <__kernel_cos+0x140>)
 8008ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad2:	4682      	mov	sl, r0
 8008ad4:	468b      	mov	fp, r1
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	4629      	mov	r1, r5
 8008ada:	f7f7 fd95 	bl	8000608 <__aeabi_dmul>
 8008ade:	a33e      	add	r3, pc, #248	@ (adr r3, 8008bd8 <__kernel_cos+0x148>)
 8008ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae4:	f7f7 fbda 	bl	800029c <__adddf3>
 8008ae8:	4622      	mov	r2, r4
 8008aea:	462b      	mov	r3, r5
 8008aec:	f7f7 fd8c 	bl	8000608 <__aeabi_dmul>
 8008af0:	a33b      	add	r3, pc, #236	@ (adr r3, 8008be0 <__kernel_cos+0x150>)
 8008af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af6:	f7f7 fbcf 	bl	8000298 <__aeabi_dsub>
 8008afa:	4622      	mov	r2, r4
 8008afc:	462b      	mov	r3, r5
 8008afe:	f7f7 fd83 	bl	8000608 <__aeabi_dmul>
 8008b02:	a339      	add	r3, pc, #228	@ (adr r3, 8008be8 <__kernel_cos+0x158>)
 8008b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b08:	f7f7 fbc8 	bl	800029c <__adddf3>
 8008b0c:	4622      	mov	r2, r4
 8008b0e:	462b      	mov	r3, r5
 8008b10:	f7f7 fd7a 	bl	8000608 <__aeabi_dmul>
 8008b14:	a336      	add	r3, pc, #216	@ (adr r3, 8008bf0 <__kernel_cos+0x160>)
 8008b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1a:	f7f7 fbbd 	bl	8000298 <__aeabi_dsub>
 8008b1e:	4622      	mov	r2, r4
 8008b20:	462b      	mov	r3, r5
 8008b22:	f7f7 fd71 	bl	8000608 <__aeabi_dmul>
 8008b26:	a334      	add	r3, pc, #208	@ (adr r3, 8008bf8 <__kernel_cos+0x168>)
 8008b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2c:	f7f7 fbb6 	bl	800029c <__adddf3>
 8008b30:	4622      	mov	r2, r4
 8008b32:	462b      	mov	r3, r5
 8008b34:	f7f7 fd68 	bl	8000608 <__aeabi_dmul>
 8008b38:	4622      	mov	r2, r4
 8008b3a:	462b      	mov	r3, r5
 8008b3c:	f7f7 fd64 	bl	8000608 <__aeabi_dmul>
 8008b40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b44:	4604      	mov	r4, r0
 8008b46:	460d      	mov	r5, r1
 8008b48:	4630      	mov	r0, r6
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	f7f7 fd5c 	bl	8000608 <__aeabi_dmul>
 8008b50:	460b      	mov	r3, r1
 8008b52:	4602      	mov	r2, r0
 8008b54:	4629      	mov	r1, r5
 8008b56:	4620      	mov	r0, r4
 8008b58:	f7f7 fb9e 	bl	8000298 <__aeabi_dsub>
 8008b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8008c0c <__kernel_cos+0x17c>)
 8008b5e:	4598      	cmp	r8, r3
 8008b60:	4606      	mov	r6, r0
 8008b62:	460f      	mov	r7, r1
 8008b64:	d810      	bhi.n	8008b88 <__kernel_cos+0xf8>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4650      	mov	r0, sl
 8008b6c:	4659      	mov	r1, fp
 8008b6e:	f7f7 fb93 	bl	8000298 <__aeabi_dsub>
 8008b72:	460b      	mov	r3, r1
 8008b74:	4926      	ldr	r1, [pc, #152]	@ (8008c10 <__kernel_cos+0x180>)
 8008b76:	4602      	mov	r2, r0
 8008b78:	2000      	movs	r0, #0
 8008b7a:	f7f7 fb8d 	bl	8000298 <__aeabi_dsub>
 8008b7e:	ec41 0b10 	vmov	d0, r0, r1
 8008b82:	b003      	add	sp, #12
 8008b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b88:	4b22      	ldr	r3, [pc, #136]	@ (8008c14 <__kernel_cos+0x184>)
 8008b8a:	4921      	ldr	r1, [pc, #132]	@ (8008c10 <__kernel_cos+0x180>)
 8008b8c:	4598      	cmp	r8, r3
 8008b8e:	bf8c      	ite	hi
 8008b90:	4d21      	ldrhi	r5, [pc, #132]	@ (8008c18 <__kernel_cos+0x188>)
 8008b92:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8008b96:	2400      	movs	r4, #0
 8008b98:	4622      	mov	r2, r4
 8008b9a:	462b      	mov	r3, r5
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	f7f7 fb7b 	bl	8000298 <__aeabi_dsub>
 8008ba2:	4622      	mov	r2, r4
 8008ba4:	4680      	mov	r8, r0
 8008ba6:	4689      	mov	r9, r1
 8008ba8:	462b      	mov	r3, r5
 8008baa:	4650      	mov	r0, sl
 8008bac:	4659      	mov	r1, fp
 8008bae:	f7f7 fb73 	bl	8000298 <__aeabi_dsub>
 8008bb2:	4632      	mov	r2, r6
 8008bb4:	463b      	mov	r3, r7
 8008bb6:	f7f7 fb6f 	bl	8000298 <__aeabi_dsub>
 8008bba:	4602      	mov	r2, r0
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	4640      	mov	r0, r8
 8008bc0:	4649      	mov	r1, r9
 8008bc2:	e7da      	b.n	8008b7a <__kernel_cos+0xea>
 8008bc4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8008c00 <__kernel_cos+0x170>
 8008bc8:	e7db      	b.n	8008b82 <__kernel_cos+0xf2>
 8008bca:	bf00      	nop
 8008bcc:	f3af 8000 	nop.w
 8008bd0:	be8838d4 	.word	0xbe8838d4
 8008bd4:	bda8fae9 	.word	0xbda8fae9
 8008bd8:	bdb4b1c4 	.word	0xbdb4b1c4
 8008bdc:	3e21ee9e 	.word	0x3e21ee9e
 8008be0:	809c52ad 	.word	0x809c52ad
 8008be4:	3e927e4f 	.word	0x3e927e4f
 8008be8:	19cb1590 	.word	0x19cb1590
 8008bec:	3efa01a0 	.word	0x3efa01a0
 8008bf0:	16c15177 	.word	0x16c15177
 8008bf4:	3f56c16c 	.word	0x3f56c16c
 8008bf8:	5555554c 	.word	0x5555554c
 8008bfc:	3fa55555 	.word	0x3fa55555
 8008c00:	00000000 	.word	0x00000000
 8008c04:	3ff00000 	.word	0x3ff00000
 8008c08:	3fe00000 	.word	0x3fe00000
 8008c0c:	3fd33332 	.word	0x3fd33332
 8008c10:	3ff00000 	.word	0x3ff00000
 8008c14:	3fe90000 	.word	0x3fe90000
 8008c18:	3fd20000 	.word	0x3fd20000
 8008c1c:	00000000 	.word	0x00000000

08008c20 <__kernel_sin>:
 8008c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c24:	ec55 4b10 	vmov	r4, r5, d0
 8008c28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008c2c:	b085      	sub	sp, #20
 8008c2e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8008c32:	ed8d 1b02 	vstr	d1, [sp, #8]
 8008c36:	4680      	mov	r8, r0
 8008c38:	d205      	bcs.n	8008c46 <__kernel_sin+0x26>
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	4629      	mov	r1, r5
 8008c3e:	f7f7 ff7d 	bl	8000b3c <__aeabi_d2iz>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	d052      	beq.n	8008cec <__kernel_sin+0xcc>
 8008c46:	4622      	mov	r2, r4
 8008c48:	462b      	mov	r3, r5
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	4629      	mov	r1, r5
 8008c4e:	f7f7 fcdb 	bl	8000608 <__aeabi_dmul>
 8008c52:	4682      	mov	sl, r0
 8008c54:	468b      	mov	fp, r1
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	4629      	mov	r1, r5
 8008c5e:	f7f7 fcd3 	bl	8000608 <__aeabi_dmul>
 8008c62:	a342      	add	r3, pc, #264	@ (adr r3, 8008d6c <__kernel_sin+0x14c>)
 8008c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c68:	e9cd 0100 	strd	r0, r1, [sp]
 8008c6c:	4650      	mov	r0, sl
 8008c6e:	4659      	mov	r1, fp
 8008c70:	f7f7 fcca 	bl	8000608 <__aeabi_dmul>
 8008c74:	a33f      	add	r3, pc, #252	@ (adr r3, 8008d74 <__kernel_sin+0x154>)
 8008c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7a:	f7f7 fb0d 	bl	8000298 <__aeabi_dsub>
 8008c7e:	4652      	mov	r2, sl
 8008c80:	465b      	mov	r3, fp
 8008c82:	f7f7 fcc1 	bl	8000608 <__aeabi_dmul>
 8008c86:	a33d      	add	r3, pc, #244	@ (adr r3, 8008d7c <__kernel_sin+0x15c>)
 8008c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8c:	f7f7 fb06 	bl	800029c <__adddf3>
 8008c90:	4652      	mov	r2, sl
 8008c92:	465b      	mov	r3, fp
 8008c94:	f7f7 fcb8 	bl	8000608 <__aeabi_dmul>
 8008c98:	a33a      	add	r3, pc, #232	@ (adr r3, 8008d84 <__kernel_sin+0x164>)
 8008c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9e:	f7f7 fafb 	bl	8000298 <__aeabi_dsub>
 8008ca2:	4652      	mov	r2, sl
 8008ca4:	465b      	mov	r3, fp
 8008ca6:	f7f7 fcaf 	bl	8000608 <__aeabi_dmul>
 8008caa:	a338      	add	r3, pc, #224	@ (adr r3, 8008d8c <__kernel_sin+0x16c>)
 8008cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb0:	f7f7 faf4 	bl	800029c <__adddf3>
 8008cb4:	4606      	mov	r6, r0
 8008cb6:	460f      	mov	r7, r1
 8008cb8:	f1b8 0f00 	cmp.w	r8, #0
 8008cbc:	d11b      	bne.n	8008cf6 <__kernel_sin+0xd6>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	4650      	mov	r0, sl
 8008cc4:	4659      	mov	r1, fp
 8008cc6:	f7f7 fc9f 	bl	8000608 <__aeabi_dmul>
 8008cca:	a325      	add	r3, pc, #148	@ (adr r3, 8008d60 <__kernel_sin+0x140>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f7f7 fae2 	bl	8000298 <__aeabi_dsub>
 8008cd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cd8:	f7f7 fc96 	bl	8000608 <__aeabi_dmul>
 8008cdc:	4602      	mov	r2, r0
 8008cde:	460b      	mov	r3, r1
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	4629      	mov	r1, r5
 8008ce4:	f7f7 fada 	bl	800029c <__adddf3>
 8008ce8:	4604      	mov	r4, r0
 8008cea:	460d      	mov	r5, r1
 8008cec:	ec45 4b10 	vmov	d0, r4, r5
 8008cf0:	b005      	add	sp, #20
 8008cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8008d68 <__kernel_sin+0x148>)
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f7f7 fc83 	bl	8000608 <__aeabi_dmul>
 8008d02:	4632      	mov	r2, r6
 8008d04:	4680      	mov	r8, r0
 8008d06:	4689      	mov	r9, r1
 8008d08:	463b      	mov	r3, r7
 8008d0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d0e:	f7f7 fc7b 	bl	8000608 <__aeabi_dmul>
 8008d12:	4602      	mov	r2, r0
 8008d14:	460b      	mov	r3, r1
 8008d16:	4640      	mov	r0, r8
 8008d18:	4649      	mov	r1, r9
 8008d1a:	f7f7 fabd 	bl	8000298 <__aeabi_dsub>
 8008d1e:	4652      	mov	r2, sl
 8008d20:	465b      	mov	r3, fp
 8008d22:	f7f7 fc71 	bl	8000608 <__aeabi_dmul>
 8008d26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d2a:	f7f7 fab5 	bl	8000298 <__aeabi_dsub>
 8008d2e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008d60 <__kernel_sin+0x140>)
 8008d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d34:	4606      	mov	r6, r0
 8008d36:	460f      	mov	r7, r1
 8008d38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d3c:	f7f7 fc64 	bl	8000608 <__aeabi_dmul>
 8008d40:	4602      	mov	r2, r0
 8008d42:	460b      	mov	r3, r1
 8008d44:	4630      	mov	r0, r6
 8008d46:	4639      	mov	r1, r7
 8008d48:	f7f7 faa8 	bl	800029c <__adddf3>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4620      	mov	r0, r4
 8008d52:	4629      	mov	r1, r5
 8008d54:	f7f7 faa0 	bl	8000298 <__aeabi_dsub>
 8008d58:	e7c6      	b.n	8008ce8 <__kernel_sin+0xc8>
 8008d5a:	bf00      	nop
 8008d5c:	f3af 8000 	nop.w
 8008d60:	55555549 	.word	0x55555549
 8008d64:	3fc55555 	.word	0x3fc55555
 8008d68:	3fe00000 	.word	0x3fe00000
 8008d6c:	5acfd57c 	.word	0x5acfd57c
 8008d70:	3de5d93a 	.word	0x3de5d93a
 8008d74:	8a2b9ceb 	.word	0x8a2b9ceb
 8008d78:	3e5ae5e6 	.word	0x3e5ae5e6
 8008d7c:	57b1fe7d 	.word	0x57b1fe7d
 8008d80:	3ec71de3 	.word	0x3ec71de3
 8008d84:	19c161d5 	.word	0x19c161d5
 8008d88:	3f2a01a0 	.word	0x3f2a01a0
 8008d8c:	1110f8a6 	.word	0x1110f8a6
 8008d90:	3f811111 	.word	0x3f811111
 8008d94:	00000000 	.word	0x00000000

08008d98 <__ieee754_rem_pio2>:
 8008d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d9c:	ec57 6b10 	vmov	r6, r7, d0
 8008da0:	4bc5      	ldr	r3, [pc, #788]	@ (80090b8 <__ieee754_rem_pio2+0x320>)
 8008da2:	b08d      	sub	sp, #52	@ 0x34
 8008da4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008da8:	4598      	cmp	r8, r3
 8008daa:	4604      	mov	r4, r0
 8008dac:	9704      	str	r7, [sp, #16]
 8008dae:	d807      	bhi.n	8008dc0 <__ieee754_rem_pio2+0x28>
 8008db0:	2200      	movs	r2, #0
 8008db2:	2300      	movs	r3, #0
 8008db4:	ed80 0b00 	vstr	d0, [r0]
 8008db8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008dbc:	2500      	movs	r5, #0
 8008dbe:	e028      	b.n	8008e12 <__ieee754_rem_pio2+0x7a>
 8008dc0:	4bbe      	ldr	r3, [pc, #760]	@ (80090bc <__ieee754_rem_pio2+0x324>)
 8008dc2:	4598      	cmp	r8, r3
 8008dc4:	d878      	bhi.n	8008eb8 <__ieee754_rem_pio2+0x120>
 8008dc6:	9b04      	ldr	r3, [sp, #16]
 8008dc8:	4dbd      	ldr	r5, [pc, #756]	@ (80090c0 <__ieee754_rem_pio2+0x328>)
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	4630      	mov	r0, r6
 8008dce:	a3ac      	add	r3, pc, #688	@ (adr r3, 8009080 <__ieee754_rem_pio2+0x2e8>)
 8008dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd4:	4639      	mov	r1, r7
 8008dd6:	dd38      	ble.n	8008e4a <__ieee754_rem_pio2+0xb2>
 8008dd8:	f7f7 fa5e 	bl	8000298 <__aeabi_dsub>
 8008ddc:	45a8      	cmp	r8, r5
 8008dde:	4606      	mov	r6, r0
 8008de0:	460f      	mov	r7, r1
 8008de2:	d01a      	beq.n	8008e1a <__ieee754_rem_pio2+0x82>
 8008de4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8009088 <__ieee754_rem_pio2+0x2f0>)
 8008de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dea:	f7f7 fa55 	bl	8000298 <__aeabi_dsub>
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	4680      	mov	r8, r0
 8008df4:	4689      	mov	r9, r1
 8008df6:	4630      	mov	r0, r6
 8008df8:	4639      	mov	r1, r7
 8008dfa:	f7f7 fa4d 	bl	8000298 <__aeabi_dsub>
 8008dfe:	a3a2      	add	r3, pc, #648	@ (adr r3, 8009088 <__ieee754_rem_pio2+0x2f0>)
 8008e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e04:	f7f7 fa48 	bl	8000298 <__aeabi_dsub>
 8008e08:	e9c4 8900 	strd	r8, r9, [r4]
 8008e0c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008e10:	2501      	movs	r5, #1
 8008e12:	4628      	mov	r0, r5
 8008e14:	b00d      	add	sp, #52	@ 0x34
 8008e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e1a:	a39d      	add	r3, pc, #628	@ (adr r3, 8009090 <__ieee754_rem_pio2+0x2f8>)
 8008e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e20:	f7f7 fa3a 	bl	8000298 <__aeabi_dsub>
 8008e24:	a39c      	add	r3, pc, #624	@ (adr r3, 8009098 <__ieee754_rem_pio2+0x300>)
 8008e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2a:	4606      	mov	r6, r0
 8008e2c:	460f      	mov	r7, r1
 8008e2e:	f7f7 fa33 	bl	8000298 <__aeabi_dsub>
 8008e32:	4602      	mov	r2, r0
 8008e34:	460b      	mov	r3, r1
 8008e36:	4680      	mov	r8, r0
 8008e38:	4689      	mov	r9, r1
 8008e3a:	4630      	mov	r0, r6
 8008e3c:	4639      	mov	r1, r7
 8008e3e:	f7f7 fa2b 	bl	8000298 <__aeabi_dsub>
 8008e42:	a395      	add	r3, pc, #596	@ (adr r3, 8009098 <__ieee754_rem_pio2+0x300>)
 8008e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e48:	e7dc      	b.n	8008e04 <__ieee754_rem_pio2+0x6c>
 8008e4a:	f7f7 fa27 	bl	800029c <__adddf3>
 8008e4e:	45a8      	cmp	r8, r5
 8008e50:	4606      	mov	r6, r0
 8008e52:	460f      	mov	r7, r1
 8008e54:	d018      	beq.n	8008e88 <__ieee754_rem_pio2+0xf0>
 8008e56:	a38c      	add	r3, pc, #560	@ (adr r3, 8009088 <__ieee754_rem_pio2+0x2f0>)
 8008e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5c:	f7f7 fa1e 	bl	800029c <__adddf3>
 8008e60:	4602      	mov	r2, r0
 8008e62:	460b      	mov	r3, r1
 8008e64:	4680      	mov	r8, r0
 8008e66:	4689      	mov	r9, r1
 8008e68:	4630      	mov	r0, r6
 8008e6a:	4639      	mov	r1, r7
 8008e6c:	f7f7 fa14 	bl	8000298 <__aeabi_dsub>
 8008e70:	a385      	add	r3, pc, #532	@ (adr r3, 8009088 <__ieee754_rem_pio2+0x2f0>)
 8008e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e76:	f7f7 fa11 	bl	800029c <__adddf3>
 8008e7a:	f04f 35ff 	mov.w	r5, #4294967295
 8008e7e:	e9c4 8900 	strd	r8, r9, [r4]
 8008e82:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008e86:	e7c4      	b.n	8008e12 <__ieee754_rem_pio2+0x7a>
 8008e88:	a381      	add	r3, pc, #516	@ (adr r3, 8009090 <__ieee754_rem_pio2+0x2f8>)
 8008e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8e:	f7f7 fa05 	bl	800029c <__adddf3>
 8008e92:	a381      	add	r3, pc, #516	@ (adr r3, 8009098 <__ieee754_rem_pio2+0x300>)
 8008e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e98:	4606      	mov	r6, r0
 8008e9a:	460f      	mov	r7, r1
 8008e9c:	f7f7 f9fe 	bl	800029c <__adddf3>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	4680      	mov	r8, r0
 8008ea6:	4689      	mov	r9, r1
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	4639      	mov	r1, r7
 8008eac:	f7f7 f9f4 	bl	8000298 <__aeabi_dsub>
 8008eb0:	a379      	add	r3, pc, #484	@ (adr r3, 8009098 <__ieee754_rem_pio2+0x300>)
 8008eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb6:	e7de      	b.n	8008e76 <__ieee754_rem_pio2+0xde>
 8008eb8:	4b82      	ldr	r3, [pc, #520]	@ (80090c4 <__ieee754_rem_pio2+0x32c>)
 8008eba:	4598      	cmp	r8, r3
 8008ebc:	f200 80d1 	bhi.w	8009062 <__ieee754_rem_pio2+0x2ca>
 8008ec0:	f000 f966 	bl	8009190 <fabs>
 8008ec4:	ec57 6b10 	vmov	r6, r7, d0
 8008ec8:	a375      	add	r3, pc, #468	@ (adr r3, 80090a0 <__ieee754_rem_pio2+0x308>)
 8008eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ece:	4630      	mov	r0, r6
 8008ed0:	4639      	mov	r1, r7
 8008ed2:	f7f7 fb99 	bl	8000608 <__aeabi_dmul>
 8008ed6:	4b7c      	ldr	r3, [pc, #496]	@ (80090c8 <__ieee754_rem_pio2+0x330>)
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f7f7 f9df 	bl	800029c <__adddf3>
 8008ede:	f7f7 fe2d 	bl	8000b3c <__aeabi_d2iz>
 8008ee2:	4605      	mov	r5, r0
 8008ee4:	f7f7 fb26 	bl	8000534 <__aeabi_i2d>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ef0:	a363      	add	r3, pc, #396	@ (adr r3, 8009080 <__ieee754_rem_pio2+0x2e8>)
 8008ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef6:	f7f7 fb87 	bl	8000608 <__aeabi_dmul>
 8008efa:	4602      	mov	r2, r0
 8008efc:	460b      	mov	r3, r1
 8008efe:	4630      	mov	r0, r6
 8008f00:	4639      	mov	r1, r7
 8008f02:	f7f7 f9c9 	bl	8000298 <__aeabi_dsub>
 8008f06:	a360      	add	r3, pc, #384	@ (adr r3, 8009088 <__ieee754_rem_pio2+0x2f0>)
 8008f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0c:	4682      	mov	sl, r0
 8008f0e:	468b      	mov	fp, r1
 8008f10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f14:	f7f7 fb78 	bl	8000608 <__aeabi_dmul>
 8008f18:	2d1f      	cmp	r5, #31
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	460f      	mov	r7, r1
 8008f1e:	dc0c      	bgt.n	8008f3a <__ieee754_rem_pio2+0x1a2>
 8008f20:	4b6a      	ldr	r3, [pc, #424]	@ (80090cc <__ieee754_rem_pio2+0x334>)
 8008f22:	1e6a      	subs	r2, r5, #1
 8008f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f28:	4543      	cmp	r3, r8
 8008f2a:	d006      	beq.n	8008f3a <__ieee754_rem_pio2+0x1a2>
 8008f2c:	4632      	mov	r2, r6
 8008f2e:	463b      	mov	r3, r7
 8008f30:	4650      	mov	r0, sl
 8008f32:	4659      	mov	r1, fp
 8008f34:	f7f7 f9b0 	bl	8000298 <__aeabi_dsub>
 8008f38:	e00e      	b.n	8008f58 <__ieee754_rem_pio2+0x1c0>
 8008f3a:	463b      	mov	r3, r7
 8008f3c:	4632      	mov	r2, r6
 8008f3e:	4650      	mov	r0, sl
 8008f40:	4659      	mov	r1, fp
 8008f42:	f7f7 f9a9 	bl	8000298 <__aeabi_dsub>
 8008f46:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008f4a:	9305      	str	r3, [sp, #20]
 8008f4c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008f50:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008f54:	2b10      	cmp	r3, #16
 8008f56:	dc02      	bgt.n	8008f5e <__ieee754_rem_pio2+0x1c6>
 8008f58:	e9c4 0100 	strd	r0, r1, [r4]
 8008f5c:	e039      	b.n	8008fd2 <__ieee754_rem_pio2+0x23a>
 8008f5e:	a34c      	add	r3, pc, #304	@ (adr r3, 8009090 <__ieee754_rem_pio2+0x2f8>)
 8008f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f68:	f7f7 fb4e 	bl	8000608 <__aeabi_dmul>
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	460f      	mov	r7, r1
 8008f70:	4602      	mov	r2, r0
 8008f72:	460b      	mov	r3, r1
 8008f74:	4650      	mov	r0, sl
 8008f76:	4659      	mov	r1, fp
 8008f78:	f7f7 f98e 	bl	8000298 <__aeabi_dsub>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	460b      	mov	r3, r1
 8008f80:	4680      	mov	r8, r0
 8008f82:	4689      	mov	r9, r1
 8008f84:	4650      	mov	r0, sl
 8008f86:	4659      	mov	r1, fp
 8008f88:	f7f7 f986 	bl	8000298 <__aeabi_dsub>
 8008f8c:	4632      	mov	r2, r6
 8008f8e:	463b      	mov	r3, r7
 8008f90:	f7f7 f982 	bl	8000298 <__aeabi_dsub>
 8008f94:	a340      	add	r3, pc, #256	@ (adr r3, 8009098 <__ieee754_rem_pio2+0x300>)
 8008f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f9a:	4606      	mov	r6, r0
 8008f9c:	460f      	mov	r7, r1
 8008f9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fa2:	f7f7 fb31 	bl	8000608 <__aeabi_dmul>
 8008fa6:	4632      	mov	r2, r6
 8008fa8:	463b      	mov	r3, r7
 8008faa:	f7f7 f975 	bl	8000298 <__aeabi_dsub>
 8008fae:	4602      	mov	r2, r0
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	4606      	mov	r6, r0
 8008fb4:	460f      	mov	r7, r1
 8008fb6:	4640      	mov	r0, r8
 8008fb8:	4649      	mov	r1, r9
 8008fba:	f7f7 f96d 	bl	8000298 <__aeabi_dsub>
 8008fbe:	9a05      	ldr	r2, [sp, #20]
 8008fc0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	2b31      	cmp	r3, #49	@ 0x31
 8008fc8:	dc20      	bgt.n	800900c <__ieee754_rem_pio2+0x274>
 8008fca:	e9c4 0100 	strd	r0, r1, [r4]
 8008fce:	46c2      	mov	sl, r8
 8008fd0:	46cb      	mov	fp, r9
 8008fd2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008fd6:	4650      	mov	r0, sl
 8008fd8:	4642      	mov	r2, r8
 8008fda:	464b      	mov	r3, r9
 8008fdc:	4659      	mov	r1, fp
 8008fde:	f7f7 f95b 	bl	8000298 <__aeabi_dsub>
 8008fe2:	463b      	mov	r3, r7
 8008fe4:	4632      	mov	r2, r6
 8008fe6:	f7f7 f957 	bl	8000298 <__aeabi_dsub>
 8008fea:	9b04      	ldr	r3, [sp, #16]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008ff2:	f6bf af0e 	bge.w	8008e12 <__ieee754_rem_pio2+0x7a>
 8008ff6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8008ffa:	6063      	str	r3, [r4, #4]
 8008ffc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009000:	f8c4 8000 	str.w	r8, [r4]
 8009004:	60a0      	str	r0, [r4, #8]
 8009006:	60e3      	str	r3, [r4, #12]
 8009008:	426d      	negs	r5, r5
 800900a:	e702      	b.n	8008e12 <__ieee754_rem_pio2+0x7a>
 800900c:	a326      	add	r3, pc, #152	@ (adr r3, 80090a8 <__ieee754_rem_pio2+0x310>)
 800900e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009012:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009016:	f7f7 faf7 	bl	8000608 <__aeabi_dmul>
 800901a:	4606      	mov	r6, r0
 800901c:	460f      	mov	r7, r1
 800901e:	4602      	mov	r2, r0
 8009020:	460b      	mov	r3, r1
 8009022:	4640      	mov	r0, r8
 8009024:	4649      	mov	r1, r9
 8009026:	f7f7 f937 	bl	8000298 <__aeabi_dsub>
 800902a:	4602      	mov	r2, r0
 800902c:	460b      	mov	r3, r1
 800902e:	4682      	mov	sl, r0
 8009030:	468b      	mov	fp, r1
 8009032:	4640      	mov	r0, r8
 8009034:	4649      	mov	r1, r9
 8009036:	f7f7 f92f 	bl	8000298 <__aeabi_dsub>
 800903a:	4632      	mov	r2, r6
 800903c:	463b      	mov	r3, r7
 800903e:	f7f7 f92b 	bl	8000298 <__aeabi_dsub>
 8009042:	a31b      	add	r3, pc, #108	@ (adr r3, 80090b0 <__ieee754_rem_pio2+0x318>)
 8009044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009048:	4606      	mov	r6, r0
 800904a:	460f      	mov	r7, r1
 800904c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009050:	f7f7 fada 	bl	8000608 <__aeabi_dmul>
 8009054:	4632      	mov	r2, r6
 8009056:	463b      	mov	r3, r7
 8009058:	f7f7 f91e 	bl	8000298 <__aeabi_dsub>
 800905c:	4606      	mov	r6, r0
 800905e:	460f      	mov	r7, r1
 8009060:	e764      	b.n	8008f2c <__ieee754_rem_pio2+0x194>
 8009062:	4b1b      	ldr	r3, [pc, #108]	@ (80090d0 <__ieee754_rem_pio2+0x338>)
 8009064:	4598      	cmp	r8, r3
 8009066:	d935      	bls.n	80090d4 <__ieee754_rem_pio2+0x33c>
 8009068:	4632      	mov	r2, r6
 800906a:	463b      	mov	r3, r7
 800906c:	4630      	mov	r0, r6
 800906e:	4639      	mov	r1, r7
 8009070:	f7f7 f912 	bl	8000298 <__aeabi_dsub>
 8009074:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009078:	e9c4 0100 	strd	r0, r1, [r4]
 800907c:	e69e      	b.n	8008dbc <__ieee754_rem_pio2+0x24>
 800907e:	bf00      	nop
 8009080:	54400000 	.word	0x54400000
 8009084:	3ff921fb 	.word	0x3ff921fb
 8009088:	1a626331 	.word	0x1a626331
 800908c:	3dd0b461 	.word	0x3dd0b461
 8009090:	1a600000 	.word	0x1a600000
 8009094:	3dd0b461 	.word	0x3dd0b461
 8009098:	2e037073 	.word	0x2e037073
 800909c:	3ba3198a 	.word	0x3ba3198a
 80090a0:	6dc9c883 	.word	0x6dc9c883
 80090a4:	3fe45f30 	.word	0x3fe45f30
 80090a8:	2e000000 	.word	0x2e000000
 80090ac:	3ba3198a 	.word	0x3ba3198a
 80090b0:	252049c1 	.word	0x252049c1
 80090b4:	397b839a 	.word	0x397b839a
 80090b8:	3fe921fb 	.word	0x3fe921fb
 80090bc:	4002d97b 	.word	0x4002d97b
 80090c0:	3ff921fb 	.word	0x3ff921fb
 80090c4:	413921fb 	.word	0x413921fb
 80090c8:	3fe00000 	.word	0x3fe00000
 80090cc:	08009dc8 	.word	0x08009dc8
 80090d0:	7fefffff 	.word	0x7fefffff
 80090d4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80090d8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80090dc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80090e0:	4630      	mov	r0, r6
 80090e2:	460f      	mov	r7, r1
 80090e4:	f7f7 fd2a 	bl	8000b3c <__aeabi_d2iz>
 80090e8:	f7f7 fa24 	bl	8000534 <__aeabi_i2d>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	4630      	mov	r0, r6
 80090f2:	4639      	mov	r1, r7
 80090f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80090f8:	f7f7 f8ce 	bl	8000298 <__aeabi_dsub>
 80090fc:	4b22      	ldr	r3, [pc, #136]	@ (8009188 <__ieee754_rem_pio2+0x3f0>)
 80090fe:	2200      	movs	r2, #0
 8009100:	f7f7 fa82 	bl	8000608 <__aeabi_dmul>
 8009104:	460f      	mov	r7, r1
 8009106:	4606      	mov	r6, r0
 8009108:	f7f7 fd18 	bl	8000b3c <__aeabi_d2iz>
 800910c:	f7f7 fa12 	bl	8000534 <__aeabi_i2d>
 8009110:	4602      	mov	r2, r0
 8009112:	460b      	mov	r3, r1
 8009114:	4630      	mov	r0, r6
 8009116:	4639      	mov	r1, r7
 8009118:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800911c:	f7f7 f8bc 	bl	8000298 <__aeabi_dsub>
 8009120:	4b19      	ldr	r3, [pc, #100]	@ (8009188 <__ieee754_rem_pio2+0x3f0>)
 8009122:	2200      	movs	r2, #0
 8009124:	f7f7 fa70 	bl	8000608 <__aeabi_dmul>
 8009128:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800912c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8009130:	f04f 0803 	mov.w	r8, #3
 8009134:	2600      	movs	r6, #0
 8009136:	2700      	movs	r7, #0
 8009138:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800913c:	4632      	mov	r2, r6
 800913e:	463b      	mov	r3, r7
 8009140:	46c2      	mov	sl, r8
 8009142:	f108 38ff 	add.w	r8, r8, #4294967295
 8009146:	f7f7 fcc7 	bl	8000ad8 <__aeabi_dcmpeq>
 800914a:	2800      	cmp	r0, #0
 800914c:	d1f4      	bne.n	8009138 <__ieee754_rem_pio2+0x3a0>
 800914e:	4b0f      	ldr	r3, [pc, #60]	@ (800918c <__ieee754_rem_pio2+0x3f4>)
 8009150:	9301      	str	r3, [sp, #4]
 8009152:	2302      	movs	r3, #2
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	462a      	mov	r2, r5
 8009158:	4653      	mov	r3, sl
 800915a:	4621      	mov	r1, r4
 800915c:	a806      	add	r0, sp, #24
 800915e:	f000 f81f 	bl	80091a0 <__kernel_rem_pio2>
 8009162:	9b04      	ldr	r3, [sp, #16]
 8009164:	2b00      	cmp	r3, #0
 8009166:	4605      	mov	r5, r0
 8009168:	f6bf ae53 	bge.w	8008e12 <__ieee754_rem_pio2+0x7a>
 800916c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8009170:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009174:	e9c4 2300 	strd	r2, r3, [r4]
 8009178:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800917c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009180:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8009184:	e740      	b.n	8009008 <__ieee754_rem_pio2+0x270>
 8009186:	bf00      	nop
 8009188:	41700000 	.word	0x41700000
 800918c:	08009e48 	.word	0x08009e48

08009190 <fabs>:
 8009190:	ec51 0b10 	vmov	r0, r1, d0
 8009194:	4602      	mov	r2, r0
 8009196:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800919a:	ec43 2b10 	vmov	d0, r2, r3
 800919e:	4770      	bx	lr

080091a0 <__kernel_rem_pio2>:
 80091a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a4:	ed2d 8b02 	vpush	{d8}
 80091a8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80091ac:	f112 0f14 	cmn.w	r2, #20
 80091b0:	9306      	str	r3, [sp, #24]
 80091b2:	9104      	str	r1, [sp, #16]
 80091b4:	4bc2      	ldr	r3, [pc, #776]	@ (80094c0 <__kernel_rem_pio2+0x320>)
 80091b6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80091b8:	9008      	str	r0, [sp, #32]
 80091ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80091be:	9300      	str	r3, [sp, #0]
 80091c0:	9b06      	ldr	r3, [sp, #24]
 80091c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80091c6:	bfa8      	it	ge
 80091c8:	1ed4      	subge	r4, r2, #3
 80091ca:	9305      	str	r3, [sp, #20]
 80091cc:	bfb2      	itee	lt
 80091ce:	2400      	movlt	r4, #0
 80091d0:	2318      	movge	r3, #24
 80091d2:	fb94 f4f3 	sdivge	r4, r4, r3
 80091d6:	f06f 0317 	mvn.w	r3, #23
 80091da:	fb04 3303 	mla	r3, r4, r3, r3
 80091de:	eb03 0b02 	add.w	fp, r3, r2
 80091e2:	9b00      	ldr	r3, [sp, #0]
 80091e4:	9a05      	ldr	r2, [sp, #20]
 80091e6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80094b0 <__kernel_rem_pio2+0x310>
 80091ea:	eb03 0802 	add.w	r8, r3, r2
 80091ee:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80091f0:	1aa7      	subs	r7, r4, r2
 80091f2:	ae20      	add	r6, sp, #128	@ 0x80
 80091f4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80091f8:	2500      	movs	r5, #0
 80091fa:	4545      	cmp	r5, r8
 80091fc:	dd12      	ble.n	8009224 <__kernel_rem_pio2+0x84>
 80091fe:	9b06      	ldr	r3, [sp, #24]
 8009200:	aa20      	add	r2, sp, #128	@ 0x80
 8009202:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009206:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800920a:	2700      	movs	r7, #0
 800920c:	9b00      	ldr	r3, [sp, #0]
 800920e:	429f      	cmp	r7, r3
 8009210:	dc2e      	bgt.n	8009270 <__kernel_rem_pio2+0xd0>
 8009212:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80094b0 <__kernel_rem_pio2+0x310>
 8009216:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800921a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800921e:	46a8      	mov	r8, r5
 8009220:	2600      	movs	r6, #0
 8009222:	e01b      	b.n	800925c <__kernel_rem_pio2+0xbc>
 8009224:	42ef      	cmn	r7, r5
 8009226:	d407      	bmi.n	8009238 <__kernel_rem_pio2+0x98>
 8009228:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800922c:	f7f7 f982 	bl	8000534 <__aeabi_i2d>
 8009230:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009234:	3501      	adds	r5, #1
 8009236:	e7e0      	b.n	80091fa <__kernel_rem_pio2+0x5a>
 8009238:	ec51 0b18 	vmov	r0, r1, d8
 800923c:	e7f8      	b.n	8009230 <__kernel_rem_pio2+0x90>
 800923e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8009242:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009246:	f7f7 f9df 	bl	8000608 <__aeabi_dmul>
 800924a:	4602      	mov	r2, r0
 800924c:	460b      	mov	r3, r1
 800924e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009252:	f7f7 f823 	bl	800029c <__adddf3>
 8009256:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800925a:	3601      	adds	r6, #1
 800925c:	9b05      	ldr	r3, [sp, #20]
 800925e:	429e      	cmp	r6, r3
 8009260:	dded      	ble.n	800923e <__kernel_rem_pio2+0x9e>
 8009262:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009266:	3701      	adds	r7, #1
 8009268:	ecaa 7b02 	vstmia	sl!, {d7}
 800926c:	3508      	adds	r5, #8
 800926e:	e7cd      	b.n	800920c <__kernel_rem_pio2+0x6c>
 8009270:	9b00      	ldr	r3, [sp, #0]
 8009272:	f8dd 8000 	ldr.w	r8, [sp]
 8009276:	aa0c      	add	r2, sp, #48	@ 0x30
 8009278:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800927c:	930a      	str	r3, [sp, #40]	@ 0x28
 800927e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8009280:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009284:	9309      	str	r3, [sp, #36]	@ 0x24
 8009286:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800928a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800928c:	ab98      	add	r3, sp, #608	@ 0x260
 800928e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009292:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8009296:	ed8d 7b02 	vstr	d7, [sp, #8]
 800929a:	ac0c      	add	r4, sp, #48	@ 0x30
 800929c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800929e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80092a2:	46a1      	mov	r9, r4
 80092a4:	46c2      	mov	sl, r8
 80092a6:	f1ba 0f00 	cmp.w	sl, #0
 80092aa:	dc77      	bgt.n	800939c <__kernel_rem_pio2+0x1fc>
 80092ac:	4658      	mov	r0, fp
 80092ae:	ed9d 0b02 	vldr	d0, [sp, #8]
 80092b2:	f000 fac5 	bl	8009840 <scalbn>
 80092b6:	ec57 6b10 	vmov	r6, r7, d0
 80092ba:	2200      	movs	r2, #0
 80092bc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80092c0:	4630      	mov	r0, r6
 80092c2:	4639      	mov	r1, r7
 80092c4:	f7f7 f9a0 	bl	8000608 <__aeabi_dmul>
 80092c8:	ec41 0b10 	vmov	d0, r0, r1
 80092cc:	f000 fb34 	bl	8009938 <floor>
 80092d0:	4b7c      	ldr	r3, [pc, #496]	@ (80094c4 <__kernel_rem_pio2+0x324>)
 80092d2:	ec51 0b10 	vmov	r0, r1, d0
 80092d6:	2200      	movs	r2, #0
 80092d8:	f7f7 f996 	bl	8000608 <__aeabi_dmul>
 80092dc:	4602      	mov	r2, r0
 80092de:	460b      	mov	r3, r1
 80092e0:	4630      	mov	r0, r6
 80092e2:	4639      	mov	r1, r7
 80092e4:	f7f6 ffd8 	bl	8000298 <__aeabi_dsub>
 80092e8:	460f      	mov	r7, r1
 80092ea:	4606      	mov	r6, r0
 80092ec:	f7f7 fc26 	bl	8000b3c <__aeabi_d2iz>
 80092f0:	9002      	str	r0, [sp, #8]
 80092f2:	f7f7 f91f 	bl	8000534 <__aeabi_i2d>
 80092f6:	4602      	mov	r2, r0
 80092f8:	460b      	mov	r3, r1
 80092fa:	4630      	mov	r0, r6
 80092fc:	4639      	mov	r1, r7
 80092fe:	f7f6 ffcb 	bl	8000298 <__aeabi_dsub>
 8009302:	f1bb 0f00 	cmp.w	fp, #0
 8009306:	4606      	mov	r6, r0
 8009308:	460f      	mov	r7, r1
 800930a:	dd6c      	ble.n	80093e6 <__kernel_rem_pio2+0x246>
 800930c:	f108 31ff 	add.w	r1, r8, #4294967295
 8009310:	ab0c      	add	r3, sp, #48	@ 0x30
 8009312:	9d02      	ldr	r5, [sp, #8]
 8009314:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009318:	f1cb 0018 	rsb	r0, fp, #24
 800931c:	fa43 f200 	asr.w	r2, r3, r0
 8009320:	4415      	add	r5, r2
 8009322:	4082      	lsls	r2, r0
 8009324:	1a9b      	subs	r3, r3, r2
 8009326:	aa0c      	add	r2, sp, #48	@ 0x30
 8009328:	9502      	str	r5, [sp, #8]
 800932a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800932e:	f1cb 0217 	rsb	r2, fp, #23
 8009332:	fa43 f902 	asr.w	r9, r3, r2
 8009336:	f1b9 0f00 	cmp.w	r9, #0
 800933a:	dd64      	ble.n	8009406 <__kernel_rem_pio2+0x266>
 800933c:	9b02      	ldr	r3, [sp, #8]
 800933e:	2200      	movs	r2, #0
 8009340:	3301      	adds	r3, #1
 8009342:	9302      	str	r3, [sp, #8]
 8009344:	4615      	mov	r5, r2
 8009346:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800934a:	4590      	cmp	r8, r2
 800934c:	f300 80a1 	bgt.w	8009492 <__kernel_rem_pio2+0x2f2>
 8009350:	f1bb 0f00 	cmp.w	fp, #0
 8009354:	dd07      	ble.n	8009366 <__kernel_rem_pio2+0x1c6>
 8009356:	f1bb 0f01 	cmp.w	fp, #1
 800935a:	f000 80c1 	beq.w	80094e0 <__kernel_rem_pio2+0x340>
 800935e:	f1bb 0f02 	cmp.w	fp, #2
 8009362:	f000 80c8 	beq.w	80094f6 <__kernel_rem_pio2+0x356>
 8009366:	f1b9 0f02 	cmp.w	r9, #2
 800936a:	d14c      	bne.n	8009406 <__kernel_rem_pio2+0x266>
 800936c:	4632      	mov	r2, r6
 800936e:	463b      	mov	r3, r7
 8009370:	4955      	ldr	r1, [pc, #340]	@ (80094c8 <__kernel_rem_pio2+0x328>)
 8009372:	2000      	movs	r0, #0
 8009374:	f7f6 ff90 	bl	8000298 <__aeabi_dsub>
 8009378:	4606      	mov	r6, r0
 800937a:	460f      	mov	r7, r1
 800937c:	2d00      	cmp	r5, #0
 800937e:	d042      	beq.n	8009406 <__kernel_rem_pio2+0x266>
 8009380:	4658      	mov	r0, fp
 8009382:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80094b8 <__kernel_rem_pio2+0x318>
 8009386:	f000 fa5b 	bl	8009840 <scalbn>
 800938a:	4630      	mov	r0, r6
 800938c:	4639      	mov	r1, r7
 800938e:	ec53 2b10 	vmov	r2, r3, d0
 8009392:	f7f6 ff81 	bl	8000298 <__aeabi_dsub>
 8009396:	4606      	mov	r6, r0
 8009398:	460f      	mov	r7, r1
 800939a:	e034      	b.n	8009406 <__kernel_rem_pio2+0x266>
 800939c:	4b4b      	ldr	r3, [pc, #300]	@ (80094cc <__kernel_rem_pio2+0x32c>)
 800939e:	2200      	movs	r2, #0
 80093a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093a4:	f7f7 f930 	bl	8000608 <__aeabi_dmul>
 80093a8:	f7f7 fbc8 	bl	8000b3c <__aeabi_d2iz>
 80093ac:	f7f7 f8c2 	bl	8000534 <__aeabi_i2d>
 80093b0:	4b47      	ldr	r3, [pc, #284]	@ (80094d0 <__kernel_rem_pio2+0x330>)
 80093b2:	2200      	movs	r2, #0
 80093b4:	4606      	mov	r6, r0
 80093b6:	460f      	mov	r7, r1
 80093b8:	f7f7 f926 	bl	8000608 <__aeabi_dmul>
 80093bc:	4602      	mov	r2, r0
 80093be:	460b      	mov	r3, r1
 80093c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093c4:	f7f6 ff68 	bl	8000298 <__aeabi_dsub>
 80093c8:	f7f7 fbb8 	bl	8000b3c <__aeabi_d2iz>
 80093cc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80093d0:	f849 0b04 	str.w	r0, [r9], #4
 80093d4:	4639      	mov	r1, r7
 80093d6:	4630      	mov	r0, r6
 80093d8:	f7f6 ff60 	bl	800029c <__adddf3>
 80093dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80093e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093e4:	e75f      	b.n	80092a6 <__kernel_rem_pio2+0x106>
 80093e6:	d107      	bne.n	80093f8 <__kernel_rem_pio2+0x258>
 80093e8:	f108 33ff 	add.w	r3, r8, #4294967295
 80093ec:	aa0c      	add	r2, sp, #48	@ 0x30
 80093ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093f2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80093f6:	e79e      	b.n	8009336 <__kernel_rem_pio2+0x196>
 80093f8:	4b36      	ldr	r3, [pc, #216]	@ (80094d4 <__kernel_rem_pio2+0x334>)
 80093fa:	2200      	movs	r2, #0
 80093fc:	f7f7 fb8a 	bl	8000b14 <__aeabi_dcmpge>
 8009400:	2800      	cmp	r0, #0
 8009402:	d143      	bne.n	800948c <__kernel_rem_pio2+0x2ec>
 8009404:	4681      	mov	r9, r0
 8009406:	2200      	movs	r2, #0
 8009408:	2300      	movs	r3, #0
 800940a:	4630      	mov	r0, r6
 800940c:	4639      	mov	r1, r7
 800940e:	f7f7 fb63 	bl	8000ad8 <__aeabi_dcmpeq>
 8009412:	2800      	cmp	r0, #0
 8009414:	f000 80c1 	beq.w	800959a <__kernel_rem_pio2+0x3fa>
 8009418:	f108 33ff 	add.w	r3, r8, #4294967295
 800941c:	2200      	movs	r2, #0
 800941e:	9900      	ldr	r1, [sp, #0]
 8009420:	428b      	cmp	r3, r1
 8009422:	da70      	bge.n	8009506 <__kernel_rem_pio2+0x366>
 8009424:	2a00      	cmp	r2, #0
 8009426:	f000 808b 	beq.w	8009540 <__kernel_rem_pio2+0x3a0>
 800942a:	f108 38ff 	add.w	r8, r8, #4294967295
 800942e:	ab0c      	add	r3, sp, #48	@ 0x30
 8009430:	f1ab 0b18 	sub.w	fp, fp, #24
 8009434:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d0f6      	beq.n	800942a <__kernel_rem_pio2+0x28a>
 800943c:	4658      	mov	r0, fp
 800943e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80094b8 <__kernel_rem_pio2+0x318>
 8009442:	f000 f9fd 	bl	8009840 <scalbn>
 8009446:	f108 0301 	add.w	r3, r8, #1
 800944a:	00da      	lsls	r2, r3, #3
 800944c:	9205      	str	r2, [sp, #20]
 800944e:	ec55 4b10 	vmov	r4, r5, d0
 8009452:	aa70      	add	r2, sp, #448	@ 0x1c0
 8009454:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80094cc <__kernel_rem_pio2+0x32c>
 8009458:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800945c:	4646      	mov	r6, r8
 800945e:	f04f 0a00 	mov.w	sl, #0
 8009462:	2e00      	cmp	r6, #0
 8009464:	f280 80d1 	bge.w	800960a <__kernel_rem_pio2+0x46a>
 8009468:	4644      	mov	r4, r8
 800946a:	2c00      	cmp	r4, #0
 800946c:	f2c0 80ff 	blt.w	800966e <__kernel_rem_pio2+0x4ce>
 8009470:	4b19      	ldr	r3, [pc, #100]	@ (80094d8 <__kernel_rem_pio2+0x338>)
 8009472:	461f      	mov	r7, r3
 8009474:	ab70      	add	r3, sp, #448	@ 0x1c0
 8009476:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800947a:	9306      	str	r3, [sp, #24]
 800947c:	f04f 0a00 	mov.w	sl, #0
 8009480:	f04f 0b00 	mov.w	fp, #0
 8009484:	2600      	movs	r6, #0
 8009486:	eba8 0504 	sub.w	r5, r8, r4
 800948a:	e0e4      	b.n	8009656 <__kernel_rem_pio2+0x4b6>
 800948c:	f04f 0902 	mov.w	r9, #2
 8009490:	e754      	b.n	800933c <__kernel_rem_pio2+0x19c>
 8009492:	f854 3b04 	ldr.w	r3, [r4], #4
 8009496:	bb0d      	cbnz	r5, 80094dc <__kernel_rem_pio2+0x33c>
 8009498:	b123      	cbz	r3, 80094a4 <__kernel_rem_pio2+0x304>
 800949a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800949e:	f844 3c04 	str.w	r3, [r4, #-4]
 80094a2:	2301      	movs	r3, #1
 80094a4:	3201      	adds	r2, #1
 80094a6:	461d      	mov	r5, r3
 80094a8:	e74f      	b.n	800934a <__kernel_rem_pio2+0x1aa>
 80094aa:	bf00      	nop
 80094ac:	f3af 8000 	nop.w
	...
 80094bc:	3ff00000 	.word	0x3ff00000
 80094c0:	08009f90 	.word	0x08009f90
 80094c4:	40200000 	.word	0x40200000
 80094c8:	3ff00000 	.word	0x3ff00000
 80094cc:	3e700000 	.word	0x3e700000
 80094d0:	41700000 	.word	0x41700000
 80094d4:	3fe00000 	.word	0x3fe00000
 80094d8:	08009f50 	.word	0x08009f50
 80094dc:	1acb      	subs	r3, r1, r3
 80094de:	e7de      	b.n	800949e <__kernel_rem_pio2+0x2fe>
 80094e0:	f108 32ff 	add.w	r2, r8, #4294967295
 80094e4:	ab0c      	add	r3, sp, #48	@ 0x30
 80094e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80094ee:	a90c      	add	r1, sp, #48	@ 0x30
 80094f0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80094f4:	e737      	b.n	8009366 <__kernel_rem_pio2+0x1c6>
 80094f6:	f108 32ff 	add.w	r2, r8, #4294967295
 80094fa:	ab0c      	add	r3, sp, #48	@ 0x30
 80094fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009500:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009504:	e7f3      	b.n	80094ee <__kernel_rem_pio2+0x34e>
 8009506:	a90c      	add	r1, sp, #48	@ 0x30
 8009508:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800950c:	3b01      	subs	r3, #1
 800950e:	430a      	orrs	r2, r1
 8009510:	e785      	b.n	800941e <__kernel_rem_pio2+0x27e>
 8009512:	3401      	adds	r4, #1
 8009514:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009518:	2a00      	cmp	r2, #0
 800951a:	d0fa      	beq.n	8009512 <__kernel_rem_pio2+0x372>
 800951c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800951e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009522:	eb0d 0503 	add.w	r5, sp, r3
 8009526:	9b06      	ldr	r3, [sp, #24]
 8009528:	aa20      	add	r2, sp, #128	@ 0x80
 800952a:	4443      	add	r3, r8
 800952c:	f108 0701 	add.w	r7, r8, #1
 8009530:	3d98      	subs	r5, #152	@ 0x98
 8009532:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8009536:	4444      	add	r4, r8
 8009538:	42bc      	cmp	r4, r7
 800953a:	da04      	bge.n	8009546 <__kernel_rem_pio2+0x3a6>
 800953c:	46a0      	mov	r8, r4
 800953e:	e6a2      	b.n	8009286 <__kernel_rem_pio2+0xe6>
 8009540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009542:	2401      	movs	r4, #1
 8009544:	e7e6      	b.n	8009514 <__kernel_rem_pio2+0x374>
 8009546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009548:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800954c:	f7f6 fff2 	bl	8000534 <__aeabi_i2d>
 8009550:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8009810 <__kernel_rem_pio2+0x670>
 8009554:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009558:	ed8d 7b02 	vstr	d7, [sp, #8]
 800955c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009560:	46b2      	mov	sl, r6
 8009562:	f04f 0800 	mov.w	r8, #0
 8009566:	9b05      	ldr	r3, [sp, #20]
 8009568:	4598      	cmp	r8, r3
 800956a:	dd05      	ble.n	8009578 <__kernel_rem_pio2+0x3d8>
 800956c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009570:	3701      	adds	r7, #1
 8009572:	eca5 7b02 	vstmia	r5!, {d7}
 8009576:	e7df      	b.n	8009538 <__kernel_rem_pio2+0x398>
 8009578:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800957c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009580:	f7f7 f842 	bl	8000608 <__aeabi_dmul>
 8009584:	4602      	mov	r2, r0
 8009586:	460b      	mov	r3, r1
 8009588:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800958c:	f7f6 fe86 	bl	800029c <__adddf3>
 8009590:	f108 0801 	add.w	r8, r8, #1
 8009594:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009598:	e7e5      	b.n	8009566 <__kernel_rem_pio2+0x3c6>
 800959a:	f1cb 0000 	rsb	r0, fp, #0
 800959e:	ec47 6b10 	vmov	d0, r6, r7
 80095a2:	f000 f94d 	bl	8009840 <scalbn>
 80095a6:	ec55 4b10 	vmov	r4, r5, d0
 80095aa:	4b9b      	ldr	r3, [pc, #620]	@ (8009818 <__kernel_rem_pio2+0x678>)
 80095ac:	2200      	movs	r2, #0
 80095ae:	4620      	mov	r0, r4
 80095b0:	4629      	mov	r1, r5
 80095b2:	f7f7 faaf 	bl	8000b14 <__aeabi_dcmpge>
 80095b6:	b300      	cbz	r0, 80095fa <__kernel_rem_pio2+0x45a>
 80095b8:	4b98      	ldr	r3, [pc, #608]	@ (800981c <__kernel_rem_pio2+0x67c>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	4620      	mov	r0, r4
 80095be:	4629      	mov	r1, r5
 80095c0:	f7f7 f822 	bl	8000608 <__aeabi_dmul>
 80095c4:	f7f7 faba 	bl	8000b3c <__aeabi_d2iz>
 80095c8:	4606      	mov	r6, r0
 80095ca:	f7f6 ffb3 	bl	8000534 <__aeabi_i2d>
 80095ce:	4b92      	ldr	r3, [pc, #584]	@ (8009818 <__kernel_rem_pio2+0x678>)
 80095d0:	2200      	movs	r2, #0
 80095d2:	f7f7 f819 	bl	8000608 <__aeabi_dmul>
 80095d6:	460b      	mov	r3, r1
 80095d8:	4602      	mov	r2, r0
 80095da:	4629      	mov	r1, r5
 80095dc:	4620      	mov	r0, r4
 80095de:	f7f6 fe5b 	bl	8000298 <__aeabi_dsub>
 80095e2:	f7f7 faab 	bl	8000b3c <__aeabi_d2iz>
 80095e6:	ab0c      	add	r3, sp, #48	@ 0x30
 80095e8:	f10b 0b18 	add.w	fp, fp, #24
 80095ec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80095f0:	f108 0801 	add.w	r8, r8, #1
 80095f4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80095f8:	e720      	b.n	800943c <__kernel_rem_pio2+0x29c>
 80095fa:	4620      	mov	r0, r4
 80095fc:	4629      	mov	r1, r5
 80095fe:	f7f7 fa9d 	bl	8000b3c <__aeabi_d2iz>
 8009602:	ab0c      	add	r3, sp, #48	@ 0x30
 8009604:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009608:	e718      	b.n	800943c <__kernel_rem_pio2+0x29c>
 800960a:	ab0c      	add	r3, sp, #48	@ 0x30
 800960c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009610:	f7f6 ff90 	bl	8000534 <__aeabi_i2d>
 8009614:	4622      	mov	r2, r4
 8009616:	462b      	mov	r3, r5
 8009618:	f7f6 fff6 	bl	8000608 <__aeabi_dmul>
 800961c:	4652      	mov	r2, sl
 800961e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8009622:	465b      	mov	r3, fp
 8009624:	4620      	mov	r0, r4
 8009626:	4629      	mov	r1, r5
 8009628:	f7f6 ffee 	bl	8000608 <__aeabi_dmul>
 800962c:	3e01      	subs	r6, #1
 800962e:	4604      	mov	r4, r0
 8009630:	460d      	mov	r5, r1
 8009632:	e716      	b.n	8009462 <__kernel_rem_pio2+0x2c2>
 8009634:	9906      	ldr	r1, [sp, #24]
 8009636:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800963a:	9106      	str	r1, [sp, #24]
 800963c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8009640:	f7f6 ffe2 	bl	8000608 <__aeabi_dmul>
 8009644:	4602      	mov	r2, r0
 8009646:	460b      	mov	r3, r1
 8009648:	4650      	mov	r0, sl
 800964a:	4659      	mov	r1, fp
 800964c:	f7f6 fe26 	bl	800029c <__adddf3>
 8009650:	3601      	adds	r6, #1
 8009652:	4682      	mov	sl, r0
 8009654:	468b      	mov	fp, r1
 8009656:	9b00      	ldr	r3, [sp, #0]
 8009658:	429e      	cmp	r6, r3
 800965a:	dc01      	bgt.n	8009660 <__kernel_rem_pio2+0x4c0>
 800965c:	42ae      	cmp	r6, r5
 800965e:	dde9      	ble.n	8009634 <__kernel_rem_pio2+0x494>
 8009660:	ab48      	add	r3, sp, #288	@ 0x120
 8009662:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009666:	e9c5 ab00 	strd	sl, fp, [r5]
 800966a:	3c01      	subs	r4, #1
 800966c:	e6fd      	b.n	800946a <__kernel_rem_pio2+0x2ca>
 800966e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8009670:	2b02      	cmp	r3, #2
 8009672:	dc0b      	bgt.n	800968c <__kernel_rem_pio2+0x4ec>
 8009674:	2b00      	cmp	r3, #0
 8009676:	dc35      	bgt.n	80096e4 <__kernel_rem_pio2+0x544>
 8009678:	d059      	beq.n	800972e <__kernel_rem_pio2+0x58e>
 800967a:	9b02      	ldr	r3, [sp, #8]
 800967c:	f003 0007 	and.w	r0, r3, #7
 8009680:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8009684:	ecbd 8b02 	vpop	{d8}
 8009688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800968c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800968e:	2b03      	cmp	r3, #3
 8009690:	d1f3      	bne.n	800967a <__kernel_rem_pio2+0x4da>
 8009692:	9b05      	ldr	r3, [sp, #20]
 8009694:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009698:	eb0d 0403 	add.w	r4, sp, r3
 800969c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80096a0:	4625      	mov	r5, r4
 80096a2:	46c2      	mov	sl, r8
 80096a4:	f1ba 0f00 	cmp.w	sl, #0
 80096a8:	dc69      	bgt.n	800977e <__kernel_rem_pio2+0x5de>
 80096aa:	4645      	mov	r5, r8
 80096ac:	2d01      	cmp	r5, #1
 80096ae:	f300 8087 	bgt.w	80097c0 <__kernel_rem_pio2+0x620>
 80096b2:	9c05      	ldr	r4, [sp, #20]
 80096b4:	ab48      	add	r3, sp, #288	@ 0x120
 80096b6:	441c      	add	r4, r3
 80096b8:	2000      	movs	r0, #0
 80096ba:	2100      	movs	r1, #0
 80096bc:	f1b8 0f01 	cmp.w	r8, #1
 80096c0:	f300 809c 	bgt.w	80097fc <__kernel_rem_pio2+0x65c>
 80096c4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80096c8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80096cc:	f1b9 0f00 	cmp.w	r9, #0
 80096d0:	f040 80a6 	bne.w	8009820 <__kernel_rem_pio2+0x680>
 80096d4:	9b04      	ldr	r3, [sp, #16]
 80096d6:	e9c3 5600 	strd	r5, r6, [r3]
 80096da:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80096de:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80096e2:	e7ca      	b.n	800967a <__kernel_rem_pio2+0x4da>
 80096e4:	9d05      	ldr	r5, [sp, #20]
 80096e6:	ab48      	add	r3, sp, #288	@ 0x120
 80096e8:	441d      	add	r5, r3
 80096ea:	4644      	mov	r4, r8
 80096ec:	2000      	movs	r0, #0
 80096ee:	2100      	movs	r1, #0
 80096f0:	2c00      	cmp	r4, #0
 80096f2:	da35      	bge.n	8009760 <__kernel_rem_pio2+0x5c0>
 80096f4:	f1b9 0f00 	cmp.w	r9, #0
 80096f8:	d038      	beq.n	800976c <__kernel_rem_pio2+0x5cc>
 80096fa:	4602      	mov	r2, r0
 80096fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009700:	9c04      	ldr	r4, [sp, #16]
 8009702:	e9c4 2300 	strd	r2, r3, [r4]
 8009706:	4602      	mov	r2, r0
 8009708:	460b      	mov	r3, r1
 800970a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800970e:	f7f6 fdc3 	bl	8000298 <__aeabi_dsub>
 8009712:	ad4a      	add	r5, sp, #296	@ 0x128
 8009714:	2401      	movs	r4, #1
 8009716:	45a0      	cmp	r8, r4
 8009718:	da2b      	bge.n	8009772 <__kernel_rem_pio2+0x5d2>
 800971a:	f1b9 0f00 	cmp.w	r9, #0
 800971e:	d002      	beq.n	8009726 <__kernel_rem_pio2+0x586>
 8009720:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009724:	4619      	mov	r1, r3
 8009726:	9b04      	ldr	r3, [sp, #16]
 8009728:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800972c:	e7a5      	b.n	800967a <__kernel_rem_pio2+0x4da>
 800972e:	9c05      	ldr	r4, [sp, #20]
 8009730:	ab48      	add	r3, sp, #288	@ 0x120
 8009732:	441c      	add	r4, r3
 8009734:	2000      	movs	r0, #0
 8009736:	2100      	movs	r1, #0
 8009738:	f1b8 0f00 	cmp.w	r8, #0
 800973c:	da09      	bge.n	8009752 <__kernel_rem_pio2+0x5b2>
 800973e:	f1b9 0f00 	cmp.w	r9, #0
 8009742:	d002      	beq.n	800974a <__kernel_rem_pio2+0x5aa>
 8009744:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009748:	4619      	mov	r1, r3
 800974a:	9b04      	ldr	r3, [sp, #16]
 800974c:	e9c3 0100 	strd	r0, r1, [r3]
 8009750:	e793      	b.n	800967a <__kernel_rem_pio2+0x4da>
 8009752:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009756:	f7f6 fda1 	bl	800029c <__adddf3>
 800975a:	f108 38ff 	add.w	r8, r8, #4294967295
 800975e:	e7eb      	b.n	8009738 <__kernel_rem_pio2+0x598>
 8009760:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009764:	f7f6 fd9a 	bl	800029c <__adddf3>
 8009768:	3c01      	subs	r4, #1
 800976a:	e7c1      	b.n	80096f0 <__kernel_rem_pio2+0x550>
 800976c:	4602      	mov	r2, r0
 800976e:	460b      	mov	r3, r1
 8009770:	e7c6      	b.n	8009700 <__kernel_rem_pio2+0x560>
 8009772:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8009776:	f7f6 fd91 	bl	800029c <__adddf3>
 800977a:	3401      	adds	r4, #1
 800977c:	e7cb      	b.n	8009716 <__kernel_rem_pio2+0x576>
 800977e:	ed35 7b02 	vldmdb	r5!, {d7}
 8009782:	ed8d 7b00 	vstr	d7, [sp]
 8009786:	ed95 7b02 	vldr	d7, [r5, #8]
 800978a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800978e:	ec53 2b17 	vmov	r2, r3, d7
 8009792:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009796:	f7f6 fd81 	bl	800029c <__adddf3>
 800979a:	4602      	mov	r2, r0
 800979c:	460b      	mov	r3, r1
 800979e:	4606      	mov	r6, r0
 80097a0:	460f      	mov	r7, r1
 80097a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097a6:	f7f6 fd77 	bl	8000298 <__aeabi_dsub>
 80097aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097ae:	f7f6 fd75 	bl	800029c <__adddf3>
 80097b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097b6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80097ba:	e9c5 6700 	strd	r6, r7, [r5]
 80097be:	e771      	b.n	80096a4 <__kernel_rem_pio2+0x504>
 80097c0:	ed34 7b02 	vldmdb	r4!, {d7}
 80097c4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80097c8:	ec51 0b17 	vmov	r0, r1, d7
 80097cc:	4652      	mov	r2, sl
 80097ce:	465b      	mov	r3, fp
 80097d0:	ed8d 7b00 	vstr	d7, [sp]
 80097d4:	f7f6 fd62 	bl	800029c <__adddf3>
 80097d8:	4602      	mov	r2, r0
 80097da:	460b      	mov	r3, r1
 80097dc:	4606      	mov	r6, r0
 80097de:	460f      	mov	r7, r1
 80097e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097e4:	f7f6 fd58 	bl	8000298 <__aeabi_dsub>
 80097e8:	4652      	mov	r2, sl
 80097ea:	465b      	mov	r3, fp
 80097ec:	f7f6 fd56 	bl	800029c <__adddf3>
 80097f0:	3d01      	subs	r5, #1
 80097f2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80097f6:	e9c4 6700 	strd	r6, r7, [r4]
 80097fa:	e757      	b.n	80096ac <__kernel_rem_pio2+0x50c>
 80097fc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009800:	f7f6 fd4c 	bl	800029c <__adddf3>
 8009804:	f108 38ff 	add.w	r8, r8, #4294967295
 8009808:	e758      	b.n	80096bc <__kernel_rem_pio2+0x51c>
 800980a:	bf00      	nop
 800980c:	f3af 8000 	nop.w
	...
 8009818:	41700000 	.word	0x41700000
 800981c:	3e700000 	.word	0x3e700000
 8009820:	9b04      	ldr	r3, [sp, #16]
 8009822:	9a04      	ldr	r2, [sp, #16]
 8009824:	601d      	str	r5, [r3, #0]
 8009826:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800982a:	605c      	str	r4, [r3, #4]
 800982c:	609f      	str	r7, [r3, #8]
 800982e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8009832:	60d3      	str	r3, [r2, #12]
 8009834:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009838:	6110      	str	r0, [r2, #16]
 800983a:	6153      	str	r3, [r2, #20]
 800983c:	e71d      	b.n	800967a <__kernel_rem_pio2+0x4da>
 800983e:	bf00      	nop

08009840 <scalbn>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	ec55 4b10 	vmov	r4, r5, d0
 8009846:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800984a:	4606      	mov	r6, r0
 800984c:	462b      	mov	r3, r5
 800984e:	b991      	cbnz	r1, 8009876 <scalbn+0x36>
 8009850:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009854:	4323      	orrs	r3, r4
 8009856:	d03b      	beq.n	80098d0 <scalbn+0x90>
 8009858:	4b33      	ldr	r3, [pc, #204]	@ (8009928 <scalbn+0xe8>)
 800985a:	4620      	mov	r0, r4
 800985c:	4629      	mov	r1, r5
 800985e:	2200      	movs	r2, #0
 8009860:	f7f6 fed2 	bl	8000608 <__aeabi_dmul>
 8009864:	4b31      	ldr	r3, [pc, #196]	@ (800992c <scalbn+0xec>)
 8009866:	429e      	cmp	r6, r3
 8009868:	4604      	mov	r4, r0
 800986a:	460d      	mov	r5, r1
 800986c:	da0f      	bge.n	800988e <scalbn+0x4e>
 800986e:	a326      	add	r3, pc, #152	@ (adr r3, 8009908 <scalbn+0xc8>)
 8009870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009874:	e01e      	b.n	80098b4 <scalbn+0x74>
 8009876:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800987a:	4291      	cmp	r1, r2
 800987c:	d10b      	bne.n	8009896 <scalbn+0x56>
 800987e:	4622      	mov	r2, r4
 8009880:	4620      	mov	r0, r4
 8009882:	4629      	mov	r1, r5
 8009884:	f7f6 fd0a 	bl	800029c <__adddf3>
 8009888:	4604      	mov	r4, r0
 800988a:	460d      	mov	r5, r1
 800988c:	e020      	b.n	80098d0 <scalbn+0x90>
 800988e:	460b      	mov	r3, r1
 8009890:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009894:	3936      	subs	r1, #54	@ 0x36
 8009896:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800989a:	4296      	cmp	r6, r2
 800989c:	dd0d      	ble.n	80098ba <scalbn+0x7a>
 800989e:	2d00      	cmp	r5, #0
 80098a0:	a11b      	add	r1, pc, #108	@ (adr r1, 8009910 <scalbn+0xd0>)
 80098a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098a6:	da02      	bge.n	80098ae <scalbn+0x6e>
 80098a8:	a11b      	add	r1, pc, #108	@ (adr r1, 8009918 <scalbn+0xd8>)
 80098aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ae:	a318      	add	r3, pc, #96	@ (adr r3, 8009910 <scalbn+0xd0>)
 80098b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b4:	f7f6 fea8 	bl	8000608 <__aeabi_dmul>
 80098b8:	e7e6      	b.n	8009888 <scalbn+0x48>
 80098ba:	1872      	adds	r2, r6, r1
 80098bc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80098c0:	428a      	cmp	r2, r1
 80098c2:	dcec      	bgt.n	800989e <scalbn+0x5e>
 80098c4:	2a00      	cmp	r2, #0
 80098c6:	dd06      	ble.n	80098d6 <scalbn+0x96>
 80098c8:	f36f 531e 	bfc	r3, #20, #11
 80098cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80098d0:	ec45 4b10 	vmov	d0, r4, r5
 80098d4:	bd70      	pop	{r4, r5, r6, pc}
 80098d6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80098da:	da08      	bge.n	80098ee <scalbn+0xae>
 80098dc:	2d00      	cmp	r5, #0
 80098de:	a10a      	add	r1, pc, #40	@ (adr r1, 8009908 <scalbn+0xc8>)
 80098e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098e4:	dac3      	bge.n	800986e <scalbn+0x2e>
 80098e6:	a10e      	add	r1, pc, #56	@ (adr r1, 8009920 <scalbn+0xe0>)
 80098e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ec:	e7bf      	b.n	800986e <scalbn+0x2e>
 80098ee:	3236      	adds	r2, #54	@ 0x36
 80098f0:	f36f 531e 	bfc	r3, #20, #11
 80098f4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80098f8:	4620      	mov	r0, r4
 80098fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009930 <scalbn+0xf0>)
 80098fc:	4629      	mov	r1, r5
 80098fe:	2200      	movs	r2, #0
 8009900:	e7d8      	b.n	80098b4 <scalbn+0x74>
 8009902:	bf00      	nop
 8009904:	f3af 8000 	nop.w
 8009908:	c2f8f359 	.word	0xc2f8f359
 800990c:	01a56e1f 	.word	0x01a56e1f
 8009910:	8800759c 	.word	0x8800759c
 8009914:	7e37e43c 	.word	0x7e37e43c
 8009918:	8800759c 	.word	0x8800759c
 800991c:	fe37e43c 	.word	0xfe37e43c
 8009920:	c2f8f359 	.word	0xc2f8f359
 8009924:	81a56e1f 	.word	0x81a56e1f
 8009928:	43500000 	.word	0x43500000
 800992c:	ffff3cb0 	.word	0xffff3cb0
 8009930:	3c900000 	.word	0x3c900000
 8009934:	00000000 	.word	0x00000000

08009938 <floor>:
 8009938:	ec51 0b10 	vmov	r0, r1, d0
 800993c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009944:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8009948:	2e13      	cmp	r6, #19
 800994a:	460c      	mov	r4, r1
 800994c:	4605      	mov	r5, r0
 800994e:	4680      	mov	r8, r0
 8009950:	dc34      	bgt.n	80099bc <floor+0x84>
 8009952:	2e00      	cmp	r6, #0
 8009954:	da17      	bge.n	8009986 <floor+0x4e>
 8009956:	a332      	add	r3, pc, #200	@ (adr r3, 8009a20 <floor+0xe8>)
 8009958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995c:	f7f6 fc9e 	bl	800029c <__adddf3>
 8009960:	2200      	movs	r2, #0
 8009962:	2300      	movs	r3, #0
 8009964:	f7f7 f8e0 	bl	8000b28 <__aeabi_dcmpgt>
 8009968:	b150      	cbz	r0, 8009980 <floor+0x48>
 800996a:	2c00      	cmp	r4, #0
 800996c:	da55      	bge.n	8009a1a <floor+0xe2>
 800996e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8009972:	432c      	orrs	r4, r5
 8009974:	2500      	movs	r5, #0
 8009976:	42ac      	cmp	r4, r5
 8009978:	4c2b      	ldr	r4, [pc, #172]	@ (8009a28 <floor+0xf0>)
 800997a:	bf08      	it	eq
 800997c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8009980:	4621      	mov	r1, r4
 8009982:	4628      	mov	r0, r5
 8009984:	e023      	b.n	80099ce <floor+0x96>
 8009986:	4f29      	ldr	r7, [pc, #164]	@ (8009a2c <floor+0xf4>)
 8009988:	4137      	asrs	r7, r6
 800998a:	ea01 0307 	and.w	r3, r1, r7
 800998e:	4303      	orrs	r3, r0
 8009990:	d01d      	beq.n	80099ce <floor+0x96>
 8009992:	a323      	add	r3, pc, #140	@ (adr r3, 8009a20 <floor+0xe8>)
 8009994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009998:	f7f6 fc80 	bl	800029c <__adddf3>
 800999c:	2200      	movs	r2, #0
 800999e:	2300      	movs	r3, #0
 80099a0:	f7f7 f8c2 	bl	8000b28 <__aeabi_dcmpgt>
 80099a4:	2800      	cmp	r0, #0
 80099a6:	d0eb      	beq.n	8009980 <floor+0x48>
 80099a8:	2c00      	cmp	r4, #0
 80099aa:	bfbe      	ittt	lt
 80099ac:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80099b0:	4133      	asrlt	r3, r6
 80099b2:	18e4      	addlt	r4, r4, r3
 80099b4:	ea24 0407 	bic.w	r4, r4, r7
 80099b8:	2500      	movs	r5, #0
 80099ba:	e7e1      	b.n	8009980 <floor+0x48>
 80099bc:	2e33      	cmp	r6, #51	@ 0x33
 80099be:	dd0a      	ble.n	80099d6 <floor+0x9e>
 80099c0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80099c4:	d103      	bne.n	80099ce <floor+0x96>
 80099c6:	4602      	mov	r2, r0
 80099c8:	460b      	mov	r3, r1
 80099ca:	f7f6 fc67 	bl	800029c <__adddf3>
 80099ce:	ec41 0b10 	vmov	d0, r0, r1
 80099d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099d6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80099da:	f04f 37ff 	mov.w	r7, #4294967295
 80099de:	40df      	lsrs	r7, r3
 80099e0:	4207      	tst	r7, r0
 80099e2:	d0f4      	beq.n	80099ce <floor+0x96>
 80099e4:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a20 <floor+0xe8>)
 80099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ea:	f7f6 fc57 	bl	800029c <__adddf3>
 80099ee:	2200      	movs	r2, #0
 80099f0:	2300      	movs	r3, #0
 80099f2:	f7f7 f899 	bl	8000b28 <__aeabi_dcmpgt>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	d0c2      	beq.n	8009980 <floor+0x48>
 80099fa:	2c00      	cmp	r4, #0
 80099fc:	da0a      	bge.n	8009a14 <floor+0xdc>
 80099fe:	2e14      	cmp	r6, #20
 8009a00:	d101      	bne.n	8009a06 <floor+0xce>
 8009a02:	3401      	adds	r4, #1
 8009a04:	e006      	b.n	8009a14 <floor+0xdc>
 8009a06:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	40b3      	lsls	r3, r6
 8009a0e:	441d      	add	r5, r3
 8009a10:	4545      	cmp	r5, r8
 8009a12:	d3f6      	bcc.n	8009a02 <floor+0xca>
 8009a14:	ea25 0507 	bic.w	r5, r5, r7
 8009a18:	e7b2      	b.n	8009980 <floor+0x48>
 8009a1a:	2500      	movs	r5, #0
 8009a1c:	462c      	mov	r4, r5
 8009a1e:	e7af      	b.n	8009980 <floor+0x48>
 8009a20:	8800759c 	.word	0x8800759c
 8009a24:	7e37e43c 	.word	0x7e37e43c
 8009a28:	bff00000 	.word	0xbff00000
 8009a2c:	000fffff 	.word	0x000fffff

08009a30 <_init>:
 8009a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a32:	bf00      	nop
 8009a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a36:	bc08      	pop	{r3}
 8009a38:	469e      	mov	lr, r3
 8009a3a:	4770      	bx	lr

08009a3c <_fini>:
 8009a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3e:	bf00      	nop
 8009a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a42:	bc08      	pop	{r3}
 8009a44:	469e      	mov	lr, r3
 8009a46:	4770      	bx	lr
