{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@303:313@HdlStmAssign", "\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5soc/system_top.v@332:342", "\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n"], ["hdl/projects/daq2/a10gx/system_top.v@300:310", "    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@303:313", "\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@366:376", "\n  assign rx_xcvr_status_s[22:22] = rx_sync;\n  assign rx_xcvr_status_s[21:21] = rx_ready_s;\n  assign rx_xcvr_status_s[20:20] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[19:16] = rx_rst_state_s;\n  assign rx_xcvr_status_s[15: 8] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 7: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (8)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n    .rx_rstn (sys_resetn),\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@304:314", "  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n    .rx_rstn (sys_resetn),\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@334:344", "  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n    .rx_rstn (sys_resetn),\n    .rx_sw_rstn (rx_sw_rstn_s),\n"], ["hdl/projects/daq2/a10gx/system_top.v@301:311", "  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@304:314", "  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n    .rx_rstn (sys_resetn),\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@331:341", "  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n"], ["hdl/projects/daq2/a10gx/system_top.v@305:315", "  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n    .rx_rstn (sys_resetn),\n    .rx_sw_rstn (rx_sw_rstn_s),\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@365:375", "  endgenerate\n\n  assign rx_xcvr_status_s[22:22] = rx_sync;\n  assign rx_xcvr_status_s[21:21] = rx_ready_s;\n  assign rx_xcvr_status_s[20:20] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[19:16] = rx_rst_state_s;\n  assign rx_xcvr_status_s[15: 8] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 7: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (8)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@302:312", "  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n"], ["hdl/projects/daq2/a10gx/system_top.v@302:312", "  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@305:315", "  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n    .rx_rstn (sys_resetn),\n    .rx_sw_rstn (rx_sw_rstn_s),\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@301:311", "  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@330:340", "  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@329:339", "    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@300:310", "    .rx_data (rx_data_s[n*32+31:n*32]));\n  end\n  endgenerate\n\n  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@333:343", "  assign rx_xcvr_status_s[15:15] = 1'd0;\n  assign rx_xcvr_status_s[14:14] = rx_sync;\n  assign rx_xcvr_status_s[13:13] = rx_ready_s;\n  assign rx_xcvr_status_s[12:12] = rx_pll_locked_s;\n  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n  assign rx_xcvr_status_s[ 7: 4] = rx_cdr_locked_s;\n  assign rx_xcvr_status_s[ 3: 0] = rx_cal_busy_s;\n\n  ad_xcvr_rx_rst #(.NUM_OF_LANES (4)) i_xcvr_rx_rst (\n    .rx_clk (rx_clk),\n    .rx_rstn (sys_resetn),\n"]], "Diff Content": {"Delete": [[308, "  assign rx_xcvr_status_s[11: 8] = rx_rst_state_s;\n"]], "Add": []}}