library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FA is
    Port (
        A     : in  STD_LOGIC;
        B     : in  STD_LOGIC;
        C_in  : in  STD_LOGIC;
        S     : out STD_LOGIC;
        C_out : out STD_LOGIC
    );
end FA;

architecture Behavioral of FA is
begin
    S     <= A xor B xor C_in;
    C_out <= (A and B) or (A and C_in) or (B and C_in);
end Behavioral;
