#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-546-g5cfb7d68)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561383929e20 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x56138396ff00_0 .var/i "file", 31 0;
v0x56138396ffe0_0 .var/i "i", 31 0;
v0x561383948fa0_0 .var "sig_../and.aig_n1", 0 0;
v0x561383949070_0 .var "sig_../and.aig_n2", 0 0;
v0x561383949140_0 .net "sig_../and.aig_n3", 0 0, L_0x56138398b070;  1 drivers
v0x561383949230_0 .var "xorshift128_t", 31 0;
v0x5613839492f0_0 .var "xorshift128_w", 31 0;
v0x5613839cb840_0 .var "xorshift128_x", 31 0;
v0x5613839cb920_0 .var "xorshift128_y", 31 0;
v0x5613839cba00_0 .var "xorshift128_z", 31 0;
S_0x561383a05c10 .scope task, "../and.aig_print_header" "../and.aig_print_header" 2 67, 2 67 0, S_0x561383929e20;
 .timescale 0 0;
TD_testbench...\/and.aig_print_header ;
    %vpi_call 2 69 "$fdisplay", v0x56138396ff00_0, "#OUT#" {0 0 0};
    %vpi_call 2 70 "$fdisplay", v0x56138396ff00_0, "#OUT#   A   sig_../and.aig_n1 " {0 0 0};
    %vpi_call 2 71 "$fdisplay", v0x56138396ff00_0, "#OUT#   B   sig_../and.aig_n2 " {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x56138396ff00_0, "#OUT#   C   sig_../and.aig_n3 " {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x56138396ff00_0, "#OUT#" {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x56138396ff00_0, "#OUT# AB # C" {0 0 0};
    %end;
S_0x561383a05da0 .scope task, "../and.aig_print_status" "../and.aig_print_status" 2 61, 2 61 0, S_0x561383929e20;
 .timescale 0 0;
TD_testbench...\/and.aig_print_status ;
    %load/vec4 v0x561383948fa0_0;
    %load/vec4 v0x561383949070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561383949140_0;
    %vpi_call 2 63 "$fdisplay", v0x56138396ff00_0, "#OUT# %b %b %b %t %d", S<1,vec4,u2>, 1'bx, S<0,vec4,u1>, $time, v0x56138396ffe0_0 {2 0 0};
    %end;
S_0x561383a16ac0 .scope task, "../and.aig_reset" "../and.aig_reset" 2 34, 2 34 0, S_0x561383929e20;
 .timescale 0 0;
TD_testbench...\/and.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561383948fa0_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561383949070_0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561383948fa0_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561383949070_0, 4;
    %delay 100, 0;
    %delay 0, 0;
    %end;
S_0x561383a16ca0 .scope task, "../and.aig_test" "../and.aig_test" 2 78, 2 78 0, S_0x561383929e20;
 .timescale 0 0;
TD_testbench...\/and.aig_test ;
    %vpi_call 2 80 "$fdisplay", v0x56138396ff00_0, "#OUT#\012#OUT# ==== ../and.aig  ====" {0 0 0};
    %fork TD_testbench...\/and.aig_reset, S_0x561383a16ac0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56138396ffe0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x56138396ffe0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x56138396ffe0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/and.aig_print_header, S_0x561383a05c10;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/and.aig_update_data, S_0x561383a18b70;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/and.aig_update_clock, S_0x561383a18940;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/and.aig_print_status, S_0x561383a05da0;
    %join;
    %load/vec4 v0x56138396ffe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56138396ffe0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x561383a18940 .scope task, "../and.aig_update_clock" "../and.aig_update_clock" 2 56, 2 56 0, S_0x561383929e20;
 .timescale 0 0;
TD_testbench...\/and.aig_update_clock ;
    %end;
S_0x561383a18b70 .scope task, "../and.aig_update_data" "../and.aig_update_data" 2 46, 2 46 0, S_0x561383929e20;
 .timescale 0 0;
TD_testbench...\/and.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x56138396fd20;
    %join;
    %load/vec4 v0x5613839cb840_0;
    %load/vec4 v0x5613839cb920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613839cba00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613839492f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x561383948fa0_0, 2;
    %fork TD_testbench.xorshift128, S_0x56138396fd20;
    %join;
    %load/vec4 v0x5613839cb840_0;
    %load/vec4 v0x5613839cb920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613839cba00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5613839492f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x561383949070_0, 4;
    %delay 100, 0;
    %end;
S_0x561383a04640 .scope module, "uut_../and.aig" "../and.aig" 2 28, 3 3 0, S_0x561383929e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n1";
    .port_info 1 /INPUT 1 "n2";
    .port_info 2 /OUTPUT 1 "n3";
L_0x56138398af60 .functor BUFZ 1, v0x561383949070_0, C4<0>, C4<0>, C4<0>;
L_0x56138398b180 .functor BUFZ 1, v0x561383948fa0_0, C4<0>, C4<0>, C4<0>;
L_0x56138398b070 .functor BUFZ 1, L_0x5613839dc560, C4<0>, C4<0>, C4<0>;
v0x5613839cdbc0_0 .net "_0_", 0 0, L_0x56138398b180;  1 drivers
v0x5613839cdc60_0 .net "_1_", 0 0, L_0x56138398af60;  1 drivers
v0x5613839cdd00_0 .net "_2_", 0 0, L_0x5613839dc560;  1 drivers
v0x5613839cdda0_0 .net "n1", 0 0, v0x561383948fa0_0;  1 drivers
v0x5613839cde40_0 .net "n2", 0 0, v0x561383949070_0;  1 drivers
v0x5613839cdf30_0 .net "n3", 0 0, L_0x56138398b070;  alias, 1 drivers
S_0x561383a04870 .scope module, "_3_" "$_AND_" 3 10, 4 75 0, S_0x561383a04640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x5613839dc560 .functor AND 1, L_0x56138398af60, L_0x56138398b180, C4<1>, C4<1>;
v0x5613839f2e10_0 .net "A", 0 0, L_0x56138398af60;  alias, 1 drivers
v0x5613839cd200_0 .net "B", 0 0, L_0x56138398b180;  alias, 1 drivers
v0x5613839cd2c0_0 .net "Y", 0 0, L_0x5613839dc560;  alias, 1 drivers
S_0x56138396fd20 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x561383929e20;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x5613839cb840_0;
    %load/vec4 v0x5613839cb840_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x561383949230_0, 0, 32;
    %load/vec4 v0x5613839cb920_0;
    %store/vec4 v0x5613839cb840_0, 0, 32;
    %load/vec4 v0x5613839cba00_0;
    %store/vec4 v0x5613839cb920_0, 0, 32;
    %load/vec4 v0x5613839492f0_0;
    %store/vec4 v0x5613839cba00_0, 0, 32;
    %load/vec4 v0x5613839492f0_0;
    %load/vec4 v0x5613839492f0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x561383949230_0;
    %xor;
    %load/vec4 v0x561383949230_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x5613839492f0_0, 0, 32;
    %end;
    .scope S_0x561383929e20;
T_7 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x5613839cb840_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x5613839cb920_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x5613839cba00_0, 0, 32;
    %pushi/vec4 1554578918, 0, 32;
    %store/vec4 v0x5613839492f0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x561383929e20;
T_8 ;
    %vpi_func 2 94 "$fopen" 32, "and_out_syn1" {0 0 0};
    %store/vec4 v0x56138396ff00_0, 0, 32;
    %fork TD_testbench...\/and.aig_test, S_0x561383a16ca0;
    %join;
    %vpi_call 2 96 "$fclose", v0x56138396ff00_0 {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "and_tb.v";
    "and_syn1.v";
    "/home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simcells.v";
