// Seed: 664382286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_15 = 0;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_25 = (!1), id_26 = -1;
  logic id_27;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input uwire id_7,
    output uwire id_8,
    output wand id_9,
    input tri id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13,
    input tri id_14,
    input wor id_15
);
  wire id_17;
  ;
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_18,
      id_18,
      id_18,
      id_18,
      id_17,
      id_17,
      id_18
  );
endmodule
