// Seed: 766837430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_39 = 0;
  inout wire id_2;
  output wire id_1;
  wire [-1 'b0 : 1] id_6;
endmodule
module module_1 #(
    parameter id_11 = 32'd35
) (
    output supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5
    , id_43,
    output wire id_6,
    output wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input wand _id_11,
    input tri0 id_12,
    input wire id_13,
    output wor id_14,
    output tri1 id_15,
    output supply0 id_16,
    output supply1 id_17,
    input tri id_18,
    input tri0 id_19,
    output supply1 id_20,
    input tri id_21,
    input wire id_22,
    output uwire id_23,
    output uwire id_24,
    input wire id_25,
    input wand id_26,
    output supply1 id_27,
    output wire id_28,
    input supply1 id_29,
    input uwire id_30,
    output tri1 id_31,
    output tri id_32,
    input wor id_33,
    input wor id_34,
    input wor id_35,
    input tri id_36,
    input uwire id_37,
    output wor id_38,
    input tri id_39,
    input wand id_40
    , id_44,
    output tri0 id_41
);
  wire [id_11 : (  1  )] id_45;
  or primCall (
      id_1,
      id_30,
      id_40,
      id_45,
      id_43,
      id_19,
      id_9,
      id_4,
      id_12,
      id_39,
      id_13,
      id_3,
      id_21,
      id_26,
      id_36,
      id_25,
      id_37,
      id_44,
      id_29,
      id_33,
      id_34,
      id_8,
      id_5,
      id_2
  );
  module_0 modCall_1 (
      id_45,
      id_45,
      id_43,
      id_45,
      id_45
  );
endmodule
