
*** Running vivado
    with args -log micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.262 ; gain = 227.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1' [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1/synth/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'myip_axi_led_on_off_v1_0' [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_axi_led_on_off_v1_0_S00_AXI' [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:412]
INFO: [Synth 8-6157] synthesizing module 'axi_master' [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_master.v:1]
	Parameter AR_IDLE bound to: 2'b01 
	Parameter AR_VALID bound to: 2'b10 
	Parameter R_IDLE bound to: 2'b01 
	Parameter R_VALID bound to: 2'b10 
	Parameter AW_IDLE bound to: 2'b01 
	Parameter AW_VALID bound to: 2'b10 
	Parameter W_IDLE bound to: 2'b01 
	Parameter W_VALID bound to: 2'b10 
	Parameter RESP_IDLE bound to: 2'b01 
	Parameter RESP_READY bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element response_reg_reg was removed.  [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_master.v:253]
WARNING: [Synth 8-6014] Unused sequential element response_reg_next_reg was removed.  [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_master.v:260]
INFO: [Synth 8-6155] done synthesizing module 'axi_master' (1#1) [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_master.v:1]
WARNING: [Synth 8-7023] instance 'DUT_MASTER' of module 'axi_master' has 26 connections declared, but only 25 given [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:476]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_slave.v:1]
	Parameter AR_IDLE bound to: 2'b01 
	Parameter AR_READY bound to: 2'b10 
	Parameter R_IDLE bound to: 2'b01 
	Parameter R_VALID bound to: 2'b10 
	Parameter AW_IDLE bound to: 2'b01 
	Parameter AW_READY bound to: 2'b10 
	Parameter WRITE_IDLE bound to: 2'b01 
	Parameter WRITE_READY bound to: 2'b10 
	Parameter RESPONSE_IDLE bound to: 2'b01 
	Parameter RESPONSE_VALID bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element rdata_reg_reg was removed.  [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_slave.v:95]
WARNING: [Synth 8-6014] Unused sequential element rdata_reg_next_reg was removed.  [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_slave.v:106]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' (2#1) [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/src/axi_slave.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'BRESP' does not match port width (1) of module 'axi_slave' [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:519]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:233]
INFO: [Synth 8-6155] done synthesizing module 'myip_axi_led_on_off_v1_0_S00_AXI' (3#1) [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_axi_led_on_off_v1_0' (4#1) [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ipshared/0e9a/hdl/myip_axi_led_on_off_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1' (5#1) [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/ip/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1/synth/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1.v:57]
WARNING: [Synth 8-3331] design axi_master has unconnected port BRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port BRESP[0]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.113 ; gain = 303.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.113 ; gain = 303.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.113 ; gain = 303.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1294.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1391.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1392.984 ; gain = 1.086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1392.984 ; gain = 401.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1392.984 ; gain = 401.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1392.984 ; gain = 401.949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_reg' in module 'axi_slave'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'axi_slave'
INFO: [Synth 8-802] inferred FSM for state register 'aw_state_reg' in module 'axi_slave'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'axi_slave'
INFO: [Synth 8-802] inferred FSM for state register 'response_state_reg' in module 'axi_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 AW_IDLE |                               01 |                               01
                AW_READY |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'aw_state_reg' in module 'axi_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              WRITE_IDLE |                               01 |                               01
             WRITE_READY |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'write_state_reg' in module 'axi_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 AR_IDLE |                               01 |                               01
                AR_READY |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ar_state_reg' in module 'axi_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  R_IDLE |                               01 |                               01
                 R_VALID |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_state_reg' in module 'axi_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           RESPONSE_IDLE |                               01 |                               01
          RESPONSE_VALID |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'response_state_reg' in module 'axi_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.984 ; gain = 401.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 26    
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 96    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 49    
	   2 Input      1 Bit        Muxes := 130   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_master 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
Module axi_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 96    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 120   
Module myip_axi_led_on_off_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_master has unconnected port BRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port BRESP[0]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_axi_led_on_off_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1392.984 ; gain = 401.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 1392.984 ; gain = 401.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1392.984 ; gain = 401.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 1419.883 ; gain = 428.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    18|
|3     |LUT3  |    34|
|4     |LUT4  |    27|
|5     |LUT5  |   182|
|6     |LUT6  |   458|
|7     |MUXF7 |    48|
|8     |MUXF8 |     8|
|9     |FDCE  |   160|
|10    |FDPE  |     8|
|11    |FDRE  |   651|
|12    |FDSE  |     9|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |  1604|
|2     |  inst                                    |myip_axi_led_on_off_v1_0         |  1604|
|3     |    myip_axi_led_on_off_v1_0_S00_AXI_inst |myip_axi_led_on_off_v1_0_S00_AXI |  1594|
|4     |      DUT_MASTER                          |axi_master                       |   369|
|5     |      DUT_slave                           |axi_slave                        |   838|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1425.164 ; gain = 335.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1425.164 ; gain = 434.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1437.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1437.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1437.238 ; gain = 706.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_synth_1/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1, cache-ID = 44ead0b9e08765c0
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1437.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_synth_1/micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_utilization_synth.rpt -pb micro_blaze_AMBA_BUS_myip_axi_led_on_off_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:51:49 2024...
