#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/CBM.bcm
5.2849271666666664E7,5.5924034E7,4.4329310333333336E7,2.895599826666667E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => not((p:INT) & (T1_state=T1_CALC))
5.5271088E7,5.8544432333333336E7,4.4799156333333336E7,1.0378929266666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20)) => (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.4612904333333336E7,5.8674151E7,4.4660613666666664E7,2.66017045E8:not(not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20))) => (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.3739701666666664E7,7.212225333333333E7,4.5822400666666664E7,1.05298027E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & ((p:INT) & (T1_state=T1_CALC) => not((pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)))
5.518963E7,7.335325233333333E7,4.6466150666666664E7,1.72871681E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV)
5.3409818333333336E7,7.197237366666667E7,4.7790295333333336E7,1.3476199233333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND) & (T2_state=T2_CALC)
7.9580022E7,7.248249466666667E7,4.7410986666666664E7,1.4004273933333334E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE) & (T2_state=T2_RCV) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN)
5.3350010333333336E7,7.166037E7,5.8884234E7,1.1617722733333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & (T2_state=T2_CALC)
5.4461767333333336E7,7.1984131E7,4.7426445333333336E7,1.25902928E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T1_write:INT) & (T1_read:INT) & (T2_write:INT) & (T2_read:INT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSread:INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (T1_timer<5) & (T1_evaluated=FALSE) & (T1_state=T1_EN) & not((T2_state=T2_CALC))
