
MultiADCs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007504  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08007618  08007618  00017618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a94  08007a94  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08007a94  08007a94  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007a94  08007a94  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a94  08007a94  00017a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a98  08007a98  00017a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007a9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f8  200001e0  08007c7c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd8  08007c7c  00020bd8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000976a  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000235e  00000000  00000000  00029973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c8  00000000  00000000  0002bcd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008c0  00000000  00000000  0002c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ca8  00000000  00000000  0002cf60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c394  00000000  00000000  00045c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089430  00000000  00000000  00051f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db3cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003718  00000000  00000000  000db41c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	080075fc 	.word	0x080075fc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	080075fc 	.word	0x080075fc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fea:	2300      	movs	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fee:	463b      	mov	r3, r7
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ff8:	4b2e      	ldr	r3, [pc, #184]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8000ffa:	4a2f      	ldr	r2, [pc, #188]	; (80010b8 <MX_ADC1_Init+0xd4>)
 8000ffc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ffe:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001000:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001004:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001006:	4b2b      	ldr	r3, [pc, #172]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001008:	2201      	movs	r2, #1
 800100a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800100c:	4b29      	ldr	r3, [pc, #164]	; (80010b4 <MX_ADC1_Init+0xd0>)
 800100e:	2200      	movs	r2, #0
 8001010:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001012:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001014:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001018:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800101a:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <MX_ADC1_Init+0xd0>)
 800101c:	2200      	movs	r2, #0
 800101e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001022:	2203      	movs	r2, #3
 8001024:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001026:	4823      	ldr	r0, [pc, #140]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001028:	f001 fa4c 	bl	80024c4 <HAL_ADC_Init>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <MX_ADC1_Init+0x52>
  {
    Error_Handler();
 8001032:	f000 ffee 	bl	8002012 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8001036:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800103a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	4619      	mov	r1, r3
 8001042:	481c      	ldr	r0, [pc, #112]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001044:	f002 f800 	bl	8003048 <HAL_ADCEx_MultiModeConfigChannel>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800104e:	f000 ffe0 	bl	8002012 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001056:	2301      	movs	r3, #1
 8001058:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800105a:	2307      	movs	r3, #7
 800105c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800105e:	463b      	mov	r3, r7
 8001060:	4619      	mov	r1, r3
 8001062:	4814      	ldr	r0, [pc, #80]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001064:	f001 fc8a 	bl	800297c <HAL_ADC_ConfigChannel>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800106e:	f000 ffd0 	bl	8002012 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001072:	2304      	movs	r3, #4
 8001074:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001076:	2302      	movs	r3, #2
 8001078:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107a:	463b      	mov	r3, r7
 800107c:	4619      	mov	r1, r3
 800107e:	480d      	ldr	r0, [pc, #52]	; (80010b4 <MX_ADC1_Init+0xd0>)
 8001080:	f001 fc7c 	bl	800297c <HAL_ADC_ConfigChannel>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800108a:	f000 ffc2 	bl	8002012 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800108e:	230b      	movs	r3, #11
 8001090:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001092:	2303      	movs	r3, #3
 8001094:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001096:	463b      	mov	r3, r7
 8001098:	4619      	mov	r1, r3
 800109a:	4806      	ldr	r0, [pc, #24]	; (80010b4 <MX_ADC1_Init+0xd0>)
 800109c:	f001 fc6e 	bl	800297c <HAL_ADC_ConfigChannel>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80010a6:	f000 ffb4 	bl	8002012 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	200001fc 	.word	0x200001fc
 80010b8:	40012400 	.word	0x40012400

080010bc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80010cc:	4b27      	ldr	r3, [pc, #156]	; (800116c <MX_ADC2_Init+0xb0>)
 80010ce:	4a28      	ldr	r2, [pc, #160]	; (8001170 <MX_ADC2_Init+0xb4>)
 80010d0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80010d2:	4b26      	ldr	r3, [pc, #152]	; (800116c <MX_ADC2_Init+0xb0>)
 80010d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010d8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80010da:	4b24      	ldr	r3, [pc, #144]	; (800116c <MX_ADC2_Init+0xb0>)
 80010dc:	2201      	movs	r2, #1
 80010de:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010e0:	4b22      	ldr	r3, [pc, #136]	; (800116c <MX_ADC2_Init+0xb0>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e6:	4b21      	ldr	r3, [pc, #132]	; (800116c <MX_ADC2_Init+0xb0>)
 80010e8:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80010ec:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ee:	4b1f      	ldr	r3, [pc, #124]	; (800116c <MX_ADC2_Init+0xb0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 3;
 80010f4:	4b1d      	ldr	r3, [pc, #116]	; (800116c <MX_ADC2_Init+0xb0>)
 80010f6:	2203      	movs	r2, #3
 80010f8:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010fa:	481c      	ldr	r0, [pc, #112]	; (800116c <MX_ADC2_Init+0xb0>)
 80010fc:	f001 f9e2 	bl	80024c4 <HAL_ADC_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_ADC2_Init+0x4e>
  {
    Error_Handler();
 8001106:	f000 ff84 	bl	8002012 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800110a:	2301      	movs	r3, #1
 800110c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800110e:	2301      	movs	r3, #1
 8001110:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001112:	2307      	movs	r3, #7
 8001114:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	4619      	mov	r1, r3
 800111a:	4814      	ldr	r0, [pc, #80]	; (800116c <MX_ADC2_Init+0xb0>)
 800111c:	f001 fc2e 	bl	800297c <HAL_ADC_ConfigChannel>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001126:	f000 ff74 	bl	8002012 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800112a:	2308      	movs	r3, #8
 800112c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800112e:	2302      	movs	r3, #2
 8001130:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	4619      	mov	r1, r3
 8001136:	480d      	ldr	r0, [pc, #52]	; (800116c <MX_ADC2_Init+0xb0>)
 8001138:	f001 fc20 	bl	800297c <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8001142:	f000 ff66 	bl	8002012 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001146:	230a      	movs	r3, #10
 8001148:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800114a:	2303      	movs	r3, #3
 800114c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	4619      	mov	r1, r3
 8001152:	4806      	ldr	r0, [pc, #24]	; (800116c <MX_ADC2_Init+0xb0>)
 8001154:	f001 fc12 	bl	800297c <HAL_ADC_ConfigChannel>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_ADC2_Init+0xa6>
  {
    Error_Handler();
 800115e:	f000 ff58 	bl	8002012 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	2000022c 	.word	0x2000022c
 8001170:	40012800 	.word	0x40012800

08001174 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08e      	sub	sp, #56	; 0x38
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a65      	ldr	r2, [pc, #404]	; (8001324 <HAL_ADC_MspInit+0x1b0>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d168      	bne.n	8001266 <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001194:	4b64      	ldr	r3, [pc, #400]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	4a63      	ldr	r2, [pc, #396]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 800119a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800119e:	6193      	str	r3, [r2, #24]
 80011a0:	4b61      	ldr	r3, [pc, #388]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011a8:	627b      	str	r3, [r7, #36]	; 0x24
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ac:	4b5e      	ldr	r3, [pc, #376]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	4a5d      	ldr	r2, [pc, #372]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80011b2:	f043 0310 	orr.w	r3, r3, #16
 80011b6:	6193      	str	r3, [r2, #24]
 80011b8:	4b5b      	ldr	r3, [pc, #364]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f003 0310 	and.w	r3, r3, #16
 80011c0:	623b      	str	r3, [r7, #32]
 80011c2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b58      	ldr	r3, [pc, #352]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a57      	ldr	r2, [pc, #348]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80011ca:	f043 0304 	orr.w	r3, r3, #4
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b55      	ldr	r3, [pc, #340]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0304 	and.w	r3, r3, #4
 80011d8:	61fb      	str	r3, [r7, #28]
 80011da:	69fb      	ldr	r3, [r7, #28]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011dc:	2303      	movs	r3, #3
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e0:	2303      	movs	r3, #3
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011e8:	4619      	mov	r1, r3
 80011ea:	4850      	ldr	r0, [pc, #320]	; (800132c <HAL_ADC_MspInit+0x1b8>)
 80011ec:	f002 fa7a 	bl	80036e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80011f0:	2311      	movs	r3, #17
 80011f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f4:	2303      	movs	r3, #3
 80011f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011fc:	4619      	mov	r1, r3
 80011fe:	484c      	ldr	r0, [pc, #304]	; (8001330 <HAL_ADC_MspInit+0x1bc>)
 8001200:	f002 fa70 	bl	80036e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001204:	4b4b      	ldr	r3, [pc, #300]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 8001206:	4a4c      	ldr	r2, [pc, #304]	; (8001338 <HAL_ADC_MspInit+0x1c4>)
 8001208:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800120a:	4b4a      	ldr	r3, [pc, #296]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 800120c:	2200      	movs	r2, #0
 800120e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001210:	4b48      	ldr	r3, [pc, #288]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001216:	4b47      	ldr	r3, [pc, #284]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 8001218:	2280      	movs	r2, #128	; 0x80
 800121a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800121c:	4b45      	ldr	r3, [pc, #276]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 800121e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001222:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001224:	4b43      	ldr	r3, [pc, #268]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 8001226:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800122a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800122c:	4b41      	ldr	r3, [pc, #260]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 800122e:	2220      	movs	r2, #32
 8001230:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001232:	4b40      	ldr	r3, [pc, #256]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 8001234:	2200      	movs	r2, #0
 8001236:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001238:	483e      	ldr	r0, [pc, #248]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 800123a:	f002 f865 	bl	8003308 <HAL_DMA_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001244:	f000 fee5 	bl	8002012 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a3a      	ldr	r2, [pc, #232]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 800124c:	621a      	str	r2, [r3, #32]
 800124e:	4a39      	ldr	r2, [pc, #228]	; (8001334 <HAL_ADC_MspInit+0x1c0>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001254:	2200      	movs	r2, #0
 8001256:	2100      	movs	r1, #0
 8001258:	2012      	movs	r0, #18
 800125a:	f002 f81e 	bl	800329a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800125e:	2012      	movs	r0, #18
 8001260:	f002 f837 	bl	80032d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001264:	e05a      	b.n	800131c <HAL_ADC_MspInit+0x1a8>
  else if(adcHandle->Instance==ADC2)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a34      	ldr	r2, [pc, #208]	; (800133c <HAL_ADC_MspInit+0x1c8>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d155      	bne.n	800131c <HAL_ADC_MspInit+0x1a8>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001270:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	4a2c      	ldr	r2, [pc, #176]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 8001276:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001284:	61bb      	str	r3, [r7, #24]
 8001286:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001288:	4b27      	ldr	r3, [pc, #156]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	4a26      	ldr	r2, [pc, #152]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 800128e:	f043 0310 	orr.w	r3, r3, #16
 8001292:	6193      	str	r3, [r2, #24]
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	f003 0310 	and.w	r3, r3, #16
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4a20      	ldr	r2, [pc, #128]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	6193      	str	r3, [r2, #24]
 80012ac:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	f003 0304 	and.w	r3, r3, #4
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a1a      	ldr	r2, [pc, #104]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80012be:	f043 0308 	orr.w	r3, r3, #8
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b18      	ldr	r3, [pc, #96]	; (8001328 <HAL_ADC_MspInit+0x1b4>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012d0:	2303      	movs	r3, #3
 80012d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d4:	2303      	movs	r3, #3
 80012d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012dc:	4619      	mov	r1, r3
 80012de:	4813      	ldr	r0, [pc, #76]	; (800132c <HAL_ADC_MspInit+0x1b8>)
 80012e0:	f002 fa00 	bl	80036e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012e4:	2302      	movs	r3, #2
 80012e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e8:	2303      	movs	r3, #3
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012f0:	4619      	mov	r1, r3
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <HAL_ADC_MspInit+0x1bc>)
 80012f4:	f002 f9f6 	bl	80036e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012f8:	2301      	movs	r3, #1
 80012fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012fc:	2303      	movs	r3, #3
 80012fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001300:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001304:	4619      	mov	r1, r3
 8001306:	480e      	ldr	r0, [pc, #56]	; (8001340 <HAL_ADC_MspInit+0x1cc>)
 8001308:	f002 f9ec 	bl	80036e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800130c:	2200      	movs	r2, #0
 800130e:	2100      	movs	r1, #0
 8001310:	2012      	movs	r0, #18
 8001312:	f001 ffc2 	bl	800329a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001316:	2012      	movs	r0, #18
 8001318:	f001 ffdb 	bl	80032d2 <HAL_NVIC_EnableIRQ>
}
 800131c:	bf00      	nop
 800131e:	3738      	adds	r7, #56	; 0x38
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40012400 	.word	0x40012400
 8001328:	40021000 	.word	0x40021000
 800132c:	40011000 	.word	0x40011000
 8001330:	40010800 	.word	0x40010800
 8001334:	2000025c 	.word	0x2000025c
 8001338:	40020008 	.word	0x40020008
 800133c:	40012800 	.word	0x40012800
 8001340:	40010c00 	.word	0x40010c00

08001344 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <MX_DMA_Init+0x38>)
 800134c:	695b      	ldr	r3, [r3, #20]
 800134e:	4a0b      	ldr	r2, [pc, #44]	; (800137c <MX_DMA_Init+0x38>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6153      	str	r3, [r2, #20]
 8001356:	4b09      	ldr	r3, [pc, #36]	; (800137c <MX_DMA_Init+0x38>)
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	2100      	movs	r1, #0
 8001366:	200b      	movs	r0, #11
 8001368:	f001 ff97 	bl	800329a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800136c:	200b      	movs	r0, #11
 800136e:	f001 ffb0 	bl	80032d2 <HAL_NVIC_EnableIRQ>

}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40021000 	.word	0x40021000

08001380 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001386:	f107 0310 	add.w	r3, r7, #16
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001394:	4b24      	ldr	r3, [pc, #144]	; (8001428 <MX_GPIO_Init+0xa8>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	4a23      	ldr	r2, [pc, #140]	; (8001428 <MX_GPIO_Init+0xa8>)
 800139a:	f043 0310 	orr.w	r3, r3, #16
 800139e:	6193      	str	r3, [r2, #24]
 80013a0:	4b21      	ldr	r3, [pc, #132]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f003 0310 	and.w	r3, r3, #16
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ac:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a1d      	ldr	r2, [pc, #116]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013b2:	f043 0320 	orr.w	r3, r3, #32
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0320 	and.w	r3, r3, #32
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c4:	4b18      	ldr	r3, [pc, #96]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a17      	ldr	r2, [pc, #92]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013ca:	f043 0304 	orr.w	r3, r3, #4
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b15      	ldr	r3, [pc, #84]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0304 	and.w	r3, r3, #4
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a11      	ldr	r2, [pc, #68]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013e2:	f043 0308 	orr.w	r3, r3, #8
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0308 	and.w	r3, r3, #8
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013fa:	4b0c      	ldr	r3, [pc, #48]	; (800142c <MX_GPIO_Init+0xac>)
 80013fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001402:	f107 0310 	add.w	r3, r7, #16
 8001406:	4619      	mov	r1, r3
 8001408:	4809      	ldr	r0, [pc, #36]	; (8001430 <MX_GPIO_Init+0xb0>)
 800140a:	f002 f96b 	bl	80036e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	2028      	movs	r0, #40	; 0x28
 8001414:	f001 ff41 	bl	800329a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001418:	2028      	movs	r0, #40	; 0x28
 800141a:	f001 ff5a 	bl	80032d2 <HAL_NVIC_EnableIRQ>

}
 800141e:	bf00      	nop
 8001420:	3720      	adds	r7, #32
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40021000 	.word	0x40021000
 800142c:	10110000 	.word	0x10110000
 8001430:	40011000 	.word	0x40011000

08001434 <ADC_Start>:
/* USER CODE BEGIN 0 */



void ADC_Start(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK);
 8001438:	bf00      	nop
 800143a:	480d      	ldr	r0, [pc, #52]	; (8001470 <ADC_Start+0x3c>)
 800143c:	f001 fc98 	bl	8002d70 <HAL_ADCEx_Calibration_Start>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f9      	bne.n	800143a <ADC_Start+0x6>
	while(HAL_ADCEx_Calibration_Start(&hadc2) != HAL_OK);
 8001446:	bf00      	nop
 8001448:	480a      	ldr	r0, [pc, #40]	; (8001474 <ADC_Start+0x40>)
 800144a:	f001 fc91 	bl	8002d70 <HAL_ADCEx_Calibration_Start>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d1f9      	bne.n	8001448 <ADC_Start+0x14>
	HAL_Delay(10);
 8001454:	200a      	movs	r0, #10
 8001456:	f001 f811 	bl	800247c <HAL_Delay>
	HAL_ADC_Start(&hadc2);
 800145a:	4806      	ldr	r0, [pc, #24]	; (8001474 <ADC_Start+0x40>)
 800145c:	f001 f90a 	bl	8002674 <HAL_ADC_Start>
	HAL_ADCEx_MultiModeStart_DMA(&hadc1, ADC_Buffer, (uint32_t)2 * CHANNELS);
 8001460:	2206      	movs	r2, #6
 8001462:	4905      	ldr	r1, [pc, #20]	; (8001478 <ADC_Start+0x44>)
 8001464:	4802      	ldr	r0, [pc, #8]	; (8001470 <ADC_Start+0x3c>)
 8001466:	f001 fd2f 	bl	8002ec8 <HAL_ADCEx_MultiModeStart_DMA>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	200001fc 	.word	0x200001fc
 8001474:	2000022c 	.word	0x2000022c
 8001478:	200002a0 	.word	0x200002a0

0800147c <CalcRMScorection>:

void CalcRMScorection()
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
		while(indexCircBuffer!= 0);
 8001482:	bf00      	nop
 8001484:	4b19      	ldr	r3, [pc, #100]	; (80014ec <CalcRMScorection+0x70>)
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1fb      	bne.n	8001484 <CalcRMScorection+0x8>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800148c:	b672      	cpsid	i
}
 800148e:	bf00      	nop
		__disable_irq();
		uint32_t timeOfBufforing = time[BUFFERSIZE-1]- time[0];
 8001490:	4b17      	ldr	r3, [pc, #92]	; (80014f0 <CalcRMScorection+0x74>)
 8001492:	f8d3 21fc 	ldr.w	r2, [r3, #508]	; 0x1fc
 8001496:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <CalcRMScorection+0x74>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	60fb      	str	r3, [r7, #12]
		uint32_t halfPhase = 1000000/EXPECTEDFREQ/2;
 800149e:	f242 7310 	movw	r3, #10000	; 0x2710
 80014a2:	60bb      	str	r3, [r7, #8]
		uint16_t halfPeriods = timeOfBufforing/halfPhase;
 80014a4:	68fa      	ldr	r2, [r7, #12]
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ac:	80fb      	strh	r3, [r7, #6]

		while(time[BUFFERSIZE-1-correctionRMS] > time[0] + halfPhase*halfPeriods) correctionRMS++;
 80014ae:	e005      	b.n	80014bc <CalcRMScorection+0x40>
 80014b0:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <CalcRMScorection+0x78>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	3301      	adds	r3, #1
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <CalcRMScorection+0x78>)
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	4b0d      	ldr	r3, [pc, #52]	; (80014f4 <CalcRMScorection+0x78>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 80014c4:	4a0a      	ldr	r2, [pc, #40]	; (80014f0 <CalcRMScorection+0x74>)
 80014c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014ca:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <CalcRMScorection+0x74>)
 80014cc:	6819      	ldr	r1, [r3, #0]
 80014ce:	88fb      	ldrh	r3, [r7, #6]
 80014d0:	68b8      	ldr	r0, [r7, #8]
 80014d2:	fb00 f303 	mul.w	r3, r0, r3
 80014d6:	440b      	add	r3, r1
 80014d8:	429a      	cmp	r2, r3
 80014da:	d8e9      	bhi.n	80014b0 <CalcRMScorection+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 80014dc:	b662      	cpsie	i
}
 80014de:	bf00      	nop
		__enable_irq();
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	20000ab8 	.word	0x20000ab8
 80014f0:	200008b8 	.word	0x200008b8
 80014f4:	20000af8 	.word	0x20000af8

080014f8 <CalibrateZero>:

void CalibrateZero()
{
 80014f8:	b590      	push	{r4, r7, lr}
 80014fa:	b089      	sub	sp, #36	; 0x24
 80014fc:	af00      	add	r7, sp, #0

	printf("Starting calibration...\n");
 80014fe:	484c      	ldr	r0, [pc, #304]	; (8001630 <CalibrateZero+0x138>)
 8001500:	f003 fef6 	bl	80052f0 <puts>
	//printf("Press button when voltage and current is equal to 0\n");
	while(indexCircBuffer!= 0);
 8001504:	bf00      	nop
 8001506:	4b4b      	ldr	r3, [pc, #300]	; (8001634 <CalibrateZero+0x13c>)
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1fb      	bne.n	8001506 <CalibrateZero+0xe>
  __ASM volatile ("cpsid i" : : : "memory");
 800150e:	b672      	cpsid	i
}
 8001510:	bf00      	nop
	__disable_irq();
	//while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) != GPIO_PIN_RESET);

	int32_t sum[CHANNELS*2] = {0};
 8001512:	463b      	mov	r3, r7
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
 8001520:	615a      	str	r2, [r3, #20]
	for(uint16_t i = correctionRMS; i < BUFFERSIZE;i++)
 8001522:	4b45      	ldr	r3, [pc, #276]	; (8001638 <CalibrateZero+0x140>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	83fb      	strh	r3, [r7, #30]
 8001528:	e02e      	b.n	8001588 <CalibrateZero+0x90>
	{
		for(uint8_t j = 0; j < CHANNELS*2;j++)
 800152a:	2300      	movs	r3, #0
 800152c:	777b      	strb	r3, [r7, #29]
 800152e:	e025      	b.n	800157c <CalibrateZero+0x84>
		{
			sum[j] += data[i][j];
 8001530:	7f7b      	ldrb	r3, [r7, #29]
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	3320      	adds	r3, #32
 8001536:	443b      	add	r3, r7
 8001538:	f853 1c20 	ldr.w	r1, [r3, #-32]
 800153c:	8bfa      	ldrh	r2, [r7, #30]
 800153e:	7f78      	ldrb	r0, [r7, #29]
 8001540:	4c3e      	ldr	r4, [pc, #248]	; (800163c <CalibrateZero+0x144>)
 8001542:	4613      	mov	r3, r2
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	4413      	add	r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	4403      	add	r3, r0
 800154c:	f934 3013 	ldrsh.w	r3, [r4, r3, lsl #1]
 8001550:	461a      	mov	r2, r3
 8001552:	7f7b      	ldrb	r3, [r7, #29]
 8001554:	440a      	add	r2, r1
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	3320      	adds	r3, #32
 800155a:	443b      	add	r3, r7
 800155c:	f843 2c20 	str.w	r2, [r3, #-32]
			data[i][j] = 0;
 8001560:	8bfa      	ldrh	r2, [r7, #30]
 8001562:	7f79      	ldrb	r1, [r7, #29]
 8001564:	4835      	ldr	r0, [pc, #212]	; (800163c <CalibrateZero+0x144>)
 8001566:	4613      	mov	r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	440b      	add	r3, r1
 8001570:	2200      	movs	r2, #0
 8001572:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
		for(uint8_t j = 0; j < CHANNELS*2;j++)
 8001576:	7f7b      	ldrb	r3, [r7, #29]
 8001578:	3301      	adds	r3, #1
 800157a:	777b      	strb	r3, [r7, #29]
 800157c:	7f7b      	ldrb	r3, [r7, #29]
 800157e:	2b05      	cmp	r3, #5
 8001580:	d9d6      	bls.n	8001530 <CalibrateZero+0x38>
	for(uint16_t i = correctionRMS; i < BUFFERSIZE;i++)
 8001582:	8bfb      	ldrh	r3, [r7, #30]
 8001584:	3301      	adds	r3, #1
 8001586:	83fb      	strh	r3, [r7, #30]
 8001588:	8bfb      	ldrh	r3, [r7, #30]
 800158a:	2b7f      	cmp	r3, #127	; 0x7f
 800158c:	d9cd      	bls.n	800152a <CalibrateZero+0x32>
		}
	}
	for(uint8_t j = 0; j < CHANNELS*2;j++)
 800158e:	2300      	movs	r3, #0
 8001590:	773b      	strb	r3, [r7, #28]
 8001592:	e02e      	b.n	80015f2 <CalibrateZero+0xfa>
	{
		calibZeros[j] += (sum[j]/(BUFFERSIZE-correctionRMS));
 8001594:	7f3b      	ldrb	r3, [r7, #28]
 8001596:	4a2a      	ldr	r2, [pc, #168]	; (8001640 <CalibrateZero+0x148>)
 8001598:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800159c:	7f3b      	ldrb	r3, [r7, #28]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	3320      	adds	r3, #32
 80015a2:	443b      	add	r3, r7
 80015a4:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80015a8:	4b23      	ldr	r3, [pc, #140]	; (8001638 <CalibrateZero+0x140>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80015b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	7f3b      	ldrb	r3, [r7, #28]
 80015b8:	440a      	add	r2, r1
 80015ba:	b291      	uxth	r1, r2
 80015bc:	4a20      	ldr	r2, [pc, #128]	; (8001640 <CalibrateZero+0x148>)
 80015be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		data[0][j] = -calibZeros[j];
 80015c2:	7f3b      	ldrb	r3, [r7, #28]
 80015c4:	4a1e      	ldr	r2, [pc, #120]	; (8001640 <CalibrateZero+0x148>)
 80015c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015ca:	425b      	negs	r3, r3
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	7f3b      	ldrb	r3, [r7, #28]
 80015d0:	b211      	sxth	r1, r2
 80015d2:	4a1a      	ldr	r2, [pc, #104]	; (800163c <CalibrateZero+0x144>)
 80015d4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		RMS[j] = 0;
 80015d8:	7f3b      	ldrb	r3, [r7, #28]
 80015da:	4a1a      	ldr	r2, [pc, #104]	; (8001644 <CalibrateZero+0x14c>)
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	18d1      	adds	r1, r2, r3
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	e9c1 2300 	strd	r2, r3, [r1]
	for(uint8_t j = 0; j < CHANNELS*2;j++)
 80015ec:	7f3b      	ldrb	r3, [r7, #28]
 80015ee:	3301      	adds	r3, #1
 80015f0:	773b      	strb	r3, [r7, #28]
 80015f2:	7f3b      	ldrb	r3, [r7, #28]
 80015f4:	2b05      	cmp	r3, #5
 80015f6:	d9cd      	bls.n	8001594 <CalibrateZero+0x9c>
	}
	for(uint8_t j = 0; j < CHANNELS;j++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	76fb      	strb	r3, [r7, #27]
 80015fc:	e00c      	b.n	8001618 <CalibrateZero+0x120>
	{
		P[j] = 0;
 80015fe:	7efb      	ldrb	r3, [r7, #27]
 8001600:	4a11      	ldr	r2, [pc, #68]	; (8001648 <CalibrateZero+0x150>)
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	18d1      	adds	r1, r2, r3
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	e9c1 2300 	strd	r2, r3, [r1]
	for(uint8_t j = 0; j < CHANNELS;j++)
 8001612:	7efb      	ldrb	r3, [r7, #27]
 8001614:	3301      	adds	r3, #1
 8001616:	76fb      	strb	r3, [r7, #27]
 8001618:	7efb      	ldrb	r3, [r7, #27]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d9ef      	bls.n	80015fe <CalibrateZero+0x106>
	}


	printf("Calibration completed\n");
 800161e:	480b      	ldr	r0, [pc, #44]	; (800164c <CalibrateZero+0x154>)
 8001620:	f003 fe66 	bl	80052f0 <puts>
  __ASM volatile ("cpsie i" : : : "memory");
 8001624:	b662      	cpsie	i
}
 8001626:	bf00      	nop
	__enable_irq();
}
 8001628:	bf00      	nop
 800162a:	3724      	adds	r7, #36	; 0x24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd90      	pop	{r4, r7, pc}
 8001630:	08007618 	.word	0x08007618
 8001634:	20000ab8 	.word	0x20000ab8
 8001638:	20000af8 	.word	0x20000af8
 800163c:	200002b8 	.word	0x200002b8
 8001640:	20000abc 	.word	0x20000abc
 8001644:	20000ac8 	.word	0x20000ac8
 8001648:	20000b00 	.word	0x20000b00
 800164c:	08007630 	.word	0x08007630

08001650 <takeData>:

void takeData(uint32_t* buffer)
{
 8001650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001654:	b091      	sub	sp, #68	; 0x44
 8001656:	af00      	add	r7, sp, #0
 8001658:	6378      	str	r0, [r7, #52]	; 0x34
	if(oversamplingIndex == OVERSAMPLING)
 800165a:	4b86      	ldr	r3, [pc, #536]	; (8001874 <takeData+0x224>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b08      	cmp	r3, #8
 8001660:	f040 8194 	bne.w	800198c <takeData+0x33c>
	{
		oversamplingIndex = 0;
 8001664:	4a83      	ldr	r2, [pc, #524]	; (8001874 <takeData+0x224>)
 8001666:	2300      	movs	r3, #0
 8001668:	7013      	strb	r3, [r2, #0]
		time[indexCircBuffer] = getCurrentMicros();
 800166a:	4b83      	ldr	r3, [pc, #524]	; (8001878 <takeData+0x228>)
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	461c      	mov	r4, r3
 8001670:	f000 fb18 	bl	8001ca4 <getCurrentMicros>
 8001674:	4602      	mov	r2, r0
 8001676:	4b81      	ldr	r3, [pc, #516]	; (800187c <takeData+0x22c>)
 8001678:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 800167c:	2300      	movs	r3, #0
 800167e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001682:	e036      	b.n	80016f2 <takeData+0xa2>
		{
			RMS[i] += data[indexCircBuffer][i]*data[indexCircBuffer][i];
 8001684:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001688:	4a7d      	ldr	r2, [pc, #500]	; (8001880 <takeData+0x230>)
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4413      	add	r3, r2
 800168e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001692:	4b79      	ldr	r3, [pc, #484]	; (8001878 <takeData+0x228>)
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	461c      	mov	r4, r3
 8001698:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800169c:	4d79      	ldr	r5, [pc, #484]	; (8001884 <takeData+0x234>)
 800169e:	4623      	mov	r3, r4
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4423      	add	r3, r4
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 80016ac:	461e      	mov	r6, r3
 80016ae:	4b72      	ldr	r3, [pc, #456]	; (8001878 <takeData+0x228>)
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	461c      	mov	r4, r3
 80016b4:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80016b8:	4d72      	ldr	r5, [pc, #456]	; (8001884 <takeData+0x234>)
 80016ba:	4623      	mov	r3, r4
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4423      	add	r3, r4
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4413      	add	r3, r2
 80016c4:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 80016c8:	fb06 f303 	mul.w	r3, r6, r3
 80016cc:	17da      	asrs	r2, r3, #31
 80016ce:	4698      	mov	r8, r3
 80016d0:	4691      	mov	r9, r2
 80016d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016d6:	eb10 0a08 	adds.w	sl, r0, r8
 80016da:	eb41 0b09 	adc.w	fp, r1, r9
 80016de:	4a68      	ldr	r2, [pc, #416]	; (8001880 <takeData+0x230>)
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	4413      	add	r3, r2
 80016e4:	e9c3 ab00 	strd	sl, fp, [r3]
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 80016e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016ec:	3301      	adds	r3, #1
 80016ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80016f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	d9c4      	bls.n	8001684 <takeData+0x34>
		}
		for(uint8_t i = 0; i < CHANNELS;i++)
 80016fa:	2300      	movs	r3, #0
 80016fc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001700:	e040      	b.n	8001784 <takeData+0x134>
		{
			P[i] += data[indexCircBuffer][2*i]*data[indexCircBuffer][2*i+1];
 8001702:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001706:	4a60      	ldr	r2, [pc, #384]	; (8001888 <takeData+0x238>)
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	4413      	add	r3, r2
 800170c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001710:	4b59      	ldr	r3, [pc, #356]	; (8001878 <takeData+0x228>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	461d      	mov	r5, r3
 8001716:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800171a:	005a      	lsls	r2, r3, #1
 800171c:	4c59      	ldr	r4, [pc, #356]	; (8001884 <takeData+0x234>)
 800171e:	462b      	mov	r3, r5
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	442b      	add	r3, r5
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	f934 3013 	ldrsh.w	r3, [r4, r3, lsl #1]
 800172c:	461e      	mov	r6, r3
 800172e:	4b52      	ldr	r3, [pc, #328]	; (8001878 <takeData+0x228>)
 8001730:	881b      	ldrh	r3, [r3, #0]
 8001732:	461d      	mov	r5, r3
 8001734:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	4c51      	ldr	r4, [pc, #324]	; (8001884 <takeData+0x234>)
 800173e:	462b      	mov	r3, r5
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	442b      	add	r3, r5
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	4413      	add	r3, r2
 8001748:	f934 3013 	ldrsh.w	r3, [r4, r3, lsl #1]
 800174c:	fb06 f303 	mul.w	r3, r6, r3
 8001750:	17da      	asrs	r2, r3, #31
 8001752:	62bb      	str	r3, [r7, #40]	; 0x28
 8001754:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001756:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800175a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 800175e:	4622      	mov	r2, r4
 8001760:	1882      	adds	r2, r0, r2
 8001762:	623a      	str	r2, [r7, #32]
 8001764:	462a      	mov	r2, r5
 8001766:	eb41 0202 	adc.w	r2, r1, r2
 800176a:	627a      	str	r2, [r7, #36]	; 0x24
 800176c:	4a46      	ldr	r2, [pc, #280]	; (8001888 <takeData+0x238>)
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4413      	add	r3, r2
 8001772:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8001776:	e9c3 1200 	strd	r1, r2, [r3]
		for(uint8_t i = 0; i < CHANNELS;i++)
 800177a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800177e:	3301      	adds	r3, #1
 8001780:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8001784:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001788:	2b02      	cmp	r3, #2
 800178a:	d9ba      	bls.n	8001702 <takeData+0xb2>
		}
		indexCircBuffer++;
 800178c:	4b3a      	ldr	r3, [pc, #232]	; (8001878 <takeData+0x228>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b38      	ldr	r3, [pc, #224]	; (8001878 <takeData+0x228>)
 8001796:	801a      	strh	r2, [r3, #0]
		if(indexCircBuffer == BUFFERSIZE)
 8001798:	4b37      	ldr	r3, [pc, #220]	; (8001878 <takeData+0x228>)
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	2b80      	cmp	r3, #128	; 0x80
 800179e:	d111      	bne.n	80017c4 <takeData+0x174>
		{
			indexCircBuffer = 0;
 80017a0:	4b35      	ldr	r3, [pc, #212]	; (8001878 <takeData+0x228>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	801a      	strh	r2, [r3, #0]
			calibCounter++;
 80017a6:	4b39      	ldr	r3, [pc, #228]	; (800188c <takeData+0x23c>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	3301      	adds	r3, #1
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	4b37      	ldr	r3, [pc, #220]	; (800188c <takeData+0x23c>)
 80017b0:	801a      	strh	r2, [r3, #0]
			if(calibCounter == CALIBRATIONPERIOD)
 80017b2:	4b36      	ldr	r3, [pc, #216]	; (800188c <takeData+0x23c>)
 80017b4:	881b      	ldrh	r3, [r3, #0]
 80017b6:	2b80      	cmp	r3, #128	; 0x80
 80017b8:	d104      	bne.n	80017c4 <takeData+0x174>
			{
				calibCounter = 0;
 80017ba:	4b34      	ldr	r3, [pc, #208]	; (800188c <takeData+0x23c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	801a      	strh	r2, [r3, #0]
				CalibrateZero();
 80017c0:	f7ff fe9a 	bl	80014f8 <CalibrateZero>
			}
			//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		}
		for(uint8_t i = 0; i < CHANNELS;i++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 80017ca:	e04a      	b.n	8001862 <takeData+0x212>
		{
			P[i] -= data[(indexCircBuffer+correctionRMS)% BUFFERSIZE][2*i]*data[(indexCircBuffer+correctionRMS)% BUFFERSIZE][2*i+1];
 80017cc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80017d0:	4a2d      	ldr	r2, [pc, #180]	; (8001888 <takeData+0x238>)
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	4413      	add	r3, r2
 80017d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017da:	4b27      	ldr	r3, [pc, #156]	; (8001878 <takeData+0x228>)
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	461a      	mov	r2, r3
 80017e0:	4b2b      	ldr	r3, [pc, #172]	; (8001890 <takeData+0x240>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4413      	add	r3, r2
 80017e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80017ea:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80017ee:	005c      	lsls	r4, r3, #1
 80017f0:	4d24      	ldr	r5, [pc, #144]	; (8001884 <takeData+0x234>)
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	4423      	add	r3, r4
 80017fc:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 8001800:	461e      	mov	r6, r3
 8001802:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <takeData+0x228>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	4b21      	ldr	r3, [pc, #132]	; (8001890 <takeData+0x240>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4413      	add	r3, r2
 800180e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001812:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	1c5c      	adds	r4, r3, #1
 800181a:	4d1a      	ldr	r5, [pc, #104]	; (8001884 <takeData+0x234>)
 800181c:	4613      	mov	r3, r2
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4413      	add	r3, r2
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	4423      	add	r3, r4
 8001826:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 800182a:	fb06 f303 	mul.w	r3, r6, r3
 800182e:	17da      	asrs	r2, r3, #31
 8001830:	61bb      	str	r3, [r7, #24]
 8001832:	61fa      	str	r2, [r7, #28]
 8001834:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001838:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800183c:	4622      	mov	r2, r4
 800183e:	1a82      	subs	r2, r0, r2
 8001840:	613a      	str	r2, [r7, #16]
 8001842:	462a      	mov	r2, r5
 8001844:	eb61 0202 	sbc.w	r2, r1, r2
 8001848:	617a      	str	r2, [r7, #20]
 800184a:	4a0f      	ldr	r2, [pc, #60]	; (8001888 <takeData+0x238>)
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	4413      	add	r3, r2
 8001850:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001854:	e9c3 1200 	strd	r1, r2, [r3]
		for(uint8_t i = 0; i < CHANNELS;i++)
 8001858:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800185c:	3301      	adds	r3, #1
 800185e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8001862:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001866:	2b02      	cmp	r3, #2
 8001868:	d9b0      	bls.n	80017cc <takeData+0x17c>
		}
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 800186a:	2300      	movs	r3, #0
 800186c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001870:	e088      	b.n	8001984 <takeData+0x334>
 8001872:	bf00      	nop
 8001874:	20000aba 	.word	0x20000aba
 8001878:	20000ab8 	.word	0x20000ab8
 800187c:	200008b8 	.word	0x200008b8
 8001880:	20000ac8 	.word	0x20000ac8
 8001884:	200002b8 	.word	0x200002b8
 8001888:	20000b00 	.word	0x20000b00
 800188c:	20000afa 	.word	0x20000afa
 8001890:	20000af8 	.word	0x20000af8
		{
			RMS[i] -= data[(indexCircBuffer+correctionRMS)% BUFFERSIZE][i]*data[(indexCircBuffer+ correctionRMS)% BUFFERSIZE][i];
 8001894:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001898:	4a72      	ldr	r2, [pc, #456]	; (8001a64 <takeData+0x414>)
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	4413      	add	r3, r2
 800189e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018a2:	4b71      	ldr	r3, [pc, #452]	; (8001a68 <takeData+0x418>)
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	461a      	mov	r2, r3
 80018a8:	4b70      	ldr	r3, [pc, #448]	; (8001a6c <takeData+0x41c>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	4413      	add	r3, r2
 80018ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018b2:	f897 403c 	ldrb.w	r4, [r7, #60]	; 0x3c
 80018b6:	4d6e      	ldr	r5, [pc, #440]	; (8001a70 <takeData+0x420>)
 80018b8:	4613      	mov	r3, r2
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	4413      	add	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4423      	add	r3, r4
 80018c2:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 80018c6:	461e      	mov	r6, r3
 80018c8:	4b67      	ldr	r3, [pc, #412]	; (8001a68 <takeData+0x418>)
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b67      	ldr	r3, [pc, #412]	; (8001a6c <takeData+0x41c>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	4413      	add	r3, r2
 80018d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018d8:	f897 403c 	ldrb.w	r4, [r7, #60]	; 0x3c
 80018dc:	4d64      	ldr	r5, [pc, #400]	; (8001a70 <takeData+0x420>)
 80018de:	4613      	mov	r3, r2
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	4413      	add	r3, r2
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	4423      	add	r3, r4
 80018e8:	f935 3013 	ldrsh.w	r3, [r5, r3, lsl #1]
 80018ec:	fb06 f303 	mul.w	r3, r6, r3
 80018f0:	17da      	asrs	r2, r3, #31
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	60fa      	str	r2, [r7, #12]
 80018f6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80018fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80018fe:	4622      	mov	r2, r4
 8001900:	1a82      	subs	r2, r0, r2
 8001902:	603a      	str	r2, [r7, #0]
 8001904:	462a      	mov	r2, r5
 8001906:	eb61 0202 	sbc.w	r2, r1, r2
 800190a:	607a      	str	r2, [r7, #4]
 800190c:	4a55      	ldr	r2, [pc, #340]	; (8001a64 <takeData+0x414>)
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	4413      	add	r3, r2
 8001912:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001916:	e9c3 1200 	strd	r1, r2, [r3]
			setSign(i,indexCircBuffer, (data[indexCircBuffer][i]> 0) ? 1: 0);
 800191a:	4b53      	ldr	r3, [pc, #332]	; (8001a68 <takeData+0x418>)
 800191c:	8819      	ldrh	r1, [r3, #0]
 800191e:	4b52      	ldr	r3, [pc, #328]	; (8001a68 <takeData+0x418>)
 8001920:	881b      	ldrh	r3, [r3, #0]
 8001922:	461c      	mov	r4, r3
 8001924:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8001928:	4851      	ldr	r0, [pc, #324]	; (8001a70 <takeData+0x420>)
 800192a:	4623      	mov	r3, r4
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4423      	add	r3, r4
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	4413      	add	r3, r2
 8001934:	f930 3013 	ldrsh.w	r3, [r0, r3, lsl #1]
 8001938:	2b00      	cmp	r3, #0
 800193a:	bfcc      	ite	gt
 800193c:	2301      	movgt	r3, #1
 800193e:	2300      	movle	r3, #0
 8001940:	b2db      	uxtb	r3, r3
 8001942:	461a      	mov	r2, r3
 8001944:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f897 	bl	8001a7c <setSign>
			data[indexCircBuffer][i] = -calibZeros[i];
 800194e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001952:	4a48      	ldr	r2, [pc, #288]	; (8001a74 <takeData+0x424>)
 8001954:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001958:	425b      	negs	r3, r3
 800195a:	b299      	uxth	r1, r3
 800195c:	4b42      	ldr	r3, [pc, #264]	; (8001a68 <takeData+0x418>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8001966:	b20c      	sxth	r4, r1
 8001968:	4941      	ldr	r1, [pc, #260]	; (8001a70 <takeData+0x420>)
 800196a:	4603      	mov	r3, r0
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	4403      	add	r3, r0
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	4413      	add	r3, r2
 8001974:	4622      	mov	r2, r4
 8001976:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(uint8_t i = 0; i < CHANNELS*2;i++)
 800197a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800197e:	3301      	adds	r3, #1
 8001980:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001984:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001988:	2b05      	cmp	r3, #5
 800198a:	d983      	bls.n	8001894 <takeData+0x244>
		}


	}
	for(uint8_t i = 0; i < CHANNELS;i++)
 800198c:	2300      	movs	r3, #0
 800198e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8001992:	e057      	b.n	8001a44 <takeData+0x3f4>
	{
		data[indexCircBuffer][2*i] += (uint16_t) buffer[i];
 8001994:	4b34      	ldr	r3, [pc, #208]	; (8001a68 <takeData+0x418>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800199e:	005a      	lsls	r2, r3, #1
 80019a0:	4933      	ldr	r1, [pc, #204]	; (8001a70 <takeData+0x420>)
 80019a2:	4603      	mov	r3, r0
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	4403      	add	r3, r0
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80019ba:	440b      	add	r3, r1
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	4413      	add	r3, r2
 80019c2:	b299      	uxth	r1, r3
 80019c4:	4b28      	ldr	r3, [pc, #160]	; (8001a68 <takeData+0x418>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80019ce:	005a      	lsls	r2, r3, #1
 80019d0:	b20c      	sxth	r4, r1
 80019d2:	4927      	ldr	r1, [pc, #156]	; (8001a70 <takeData+0x420>)
 80019d4:	4603      	mov	r3, r0
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	4403      	add	r3, r0
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	4413      	add	r3, r2
 80019de:	4622      	mov	r2, r4
 80019e0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		data[indexCircBuffer][2*i+1] += (uint16_t) (buffer[i] >> 16);
 80019e4:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <takeData+0x418>)
 80019e6:	881b      	ldrh	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	1c5a      	adds	r2, r3, #1
 80019f2:	491f      	ldr	r1, [pc, #124]	; (8001a70 <takeData+0x420>)
 80019f4:	4603      	mov	r3, r0
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	4403      	add	r3, r0
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	4413      	add	r3, r2
 80019fe:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001a0c:	440b      	add	r3, r1
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	0c1b      	lsrs	r3, r3, #16
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b299      	uxth	r1, r3
 8001a18:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <takeData+0x418>)
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	1c5a      	adds	r2, r3, #1
 8001a26:	b20c      	sxth	r4, r1
 8001a28:	4911      	ldr	r1, [pc, #68]	; (8001a70 <takeData+0x420>)
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	4403      	add	r3, r0
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	4622      	mov	r2, r4
 8001a36:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(uint8_t i = 0; i < CHANNELS;i++)
 8001a3a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001a3e:	3301      	adds	r3, #1
 8001a40:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8001a44:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d9a3      	bls.n	8001994 <takeData+0x344>
	}
	oversamplingIndex++;
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <takeData+0x428>)
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	3301      	adds	r3, #1
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <takeData+0x428>)
 8001a56:	701a      	strb	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	3744      	adds	r7, #68	; 0x44
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a62:	bf00      	nop
 8001a64:	20000ac8 	.word	0x20000ac8
 8001a68:	20000ab8 	.word	0x20000ab8
 8001a6c:	20000af8 	.word	0x20000af8
 8001a70:	200002b8 	.word	0x200002b8
 8001a74:	20000abc 	.word	0x20000abc
 8001a78:	20000aba 	.word	0x20000aba

08001a7c <setSign>:

void setSign(uint8_t channel, uint16_t index,uint8_t value)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
 8001a86:	460b      	mov	r3, r1
 8001a88:	80bb      	strh	r3, [r7, #4]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	71bb      	strb	r3, [r7, #6]
	if(disableSetting != 0) return;
 8001a8e:	4b24      	ldr	r3, [pc, #144]	; (8001b20 <setSign+0xa4>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d13e      	bne.n	8001b14 <setSign+0x98>
	if(value == 1)
 8001a96:	79bb      	ldrb	r3, [r7, #6]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d11c      	bne.n	8001ad6 <setSign+0x5a>
	{
		sign[channel][index/8] |= (1 << (index % 8));
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	88ba      	ldrh	r2, [r7, #4]
 8001aa0:	08d2      	lsrs	r2, r2, #3
 8001aa2:	b290      	uxth	r0, r2
 8001aa4:	4601      	mov	r1, r0
 8001aa6:	4a1f      	ldr	r2, [pc, #124]	; (8001b24 <setSign+0xa8>)
 8001aa8:	011b      	lsls	r3, r3, #4
 8001aaa:	4413      	add	r3, r2
 8001aac:	440b      	add	r3, r1
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	b25a      	sxtb	r2, r3
 8001ab2:	88bb      	ldrh	r3, [r7, #4]
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	2101      	movs	r1, #1
 8001aba:	fa01 f303 	lsl.w	r3, r1, r3
 8001abe:	b25b      	sxtb	r3, r3
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b25a      	sxtb	r2, r3
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	b2d1      	uxtb	r1, r2
 8001ac8:	4a16      	ldr	r2, [pc, #88]	; (8001b24 <setSign+0xa8>)
 8001aca:	011b      	lsls	r3, r3, #4
 8001acc:	4413      	add	r3, r2
 8001ace:	4403      	add	r3, r0
 8001ad0:	460a      	mov	r2, r1
 8001ad2:	701a      	strb	r2, [r3, #0]
 8001ad4:	e01f      	b.n	8001b16 <setSign+0x9a>
	}
	else
	{
		sign[channel][index/8] &= ~(1 << (index % 8));
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	88ba      	ldrh	r2, [r7, #4]
 8001ada:	08d2      	lsrs	r2, r2, #3
 8001adc:	b290      	uxth	r0, r2
 8001ade:	4601      	mov	r1, r0
 8001ae0:	4a10      	ldr	r2, [pc, #64]	; (8001b24 <setSign+0xa8>)
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	4413      	add	r3, r2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	b25a      	sxtb	r2, r3
 8001aec:	88bb      	ldrh	r3, [r7, #4]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	2101      	movs	r1, #1
 8001af4:	fa01 f303 	lsl.w	r3, r1, r3
 8001af8:	b25b      	sxtb	r3, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	b25b      	sxtb	r3, r3
 8001afe:	4013      	ands	r3, r2
 8001b00:	b25a      	sxtb	r2, r3
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	b2d1      	uxtb	r1, r2
 8001b06:	4a07      	ldr	r2, [pc, #28]	; (8001b24 <setSign+0xa8>)
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4403      	add	r3, r0
 8001b0e:	460a      	mov	r2, r1
 8001b10:	701a      	strb	r2, [r3, #0]
 8001b12:	e000      	b.n	8001b16 <setSign+0x9a>
	if(disableSetting != 0) return;
 8001b14:	bf00      	nop
	}
}
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	20000b78 	.word	0x20000b78
 8001b24:	20000b18 	.word	0x20000b18

08001b28 <calcXOR>:

float calcXOR(uint8_t channel)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
	disableSetting = 1;
 8001b32:	4b32      	ldr	r3, [pc, #200]	; (8001bfc <calcXOR+0xd4>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	701a      	strb	r2, [r3, #0]
	uint16_t count = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	82fb      	strh	r3, [r7, #22]
	uint16_t counter = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	82bb      	strh	r3, [r7, #20]
	for(uint8_t i = 0; i < (BUFFERSIZE)/8; i++)
 8001b40:	2300      	movs	r3, #0
 8001b42:	74fb      	strb	r3, [r7, #19]
 8001b44:	e02e      	b.n	8001ba4 <calcXOR+0x7c>
	{
		uint8_t xor = (sign[channel*2][i]) ^ (sign[channel*2 + 1][i]);
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	005a      	lsls	r2, r3, #1
 8001b4a:	7cfb      	ldrb	r3, [r7, #19]
 8001b4c:	492c      	ldr	r1, [pc, #176]	; (8001c00 <calcXOR+0xd8>)
 8001b4e:	0112      	lsls	r2, r2, #4
 8001b50:	440a      	add	r2, r1
 8001b52:	4413      	add	r3, r2
 8001b54:	781a      	ldrb	r2, [r3, #0]
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	1c59      	adds	r1, r3, #1
 8001b5c:	7cfb      	ldrb	r3, [r7, #19]
 8001b5e:	4828      	ldr	r0, [pc, #160]	; (8001c00 <calcXOR+0xd8>)
 8001b60:	0109      	lsls	r1, r1, #4
 8001b62:	4401      	add	r1, r0
 8001b64:	440b      	add	r3, r1
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	4053      	eors	r3, r2
 8001b6a:	74bb      	strb	r3, [r7, #18]
		while (xor > 0)
 8001b6c:	e014      	b.n	8001b98 <calcXOR+0x70>
		{
			if(counter < BUFFERSIZE - correctionRMS)
 8001b6e:	8aba      	ldrh	r2, [r7, #20]
 8001b70:	4b24      	ldr	r3, [pc, #144]	; (8001c04 <calcXOR+0xdc>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	da07      	bge.n	8001b8c <calcXOR+0x64>
			{
				count += xor & 1;
 8001b7c:	7cbb      	ldrb	r3, [r7, #18]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	b29a      	uxth	r2, r3
 8001b86:	8afb      	ldrh	r3, [r7, #22]
 8001b88:	4413      	add	r3, r2
 8001b8a:	82fb      	strh	r3, [r7, #22]
			}
			xor >>= 1;
 8001b8c:	7cbb      	ldrb	r3, [r7, #18]
 8001b8e:	085b      	lsrs	r3, r3, #1
 8001b90:	74bb      	strb	r3, [r7, #18]
			counter++;
 8001b92:	8abb      	ldrh	r3, [r7, #20]
 8001b94:	3301      	adds	r3, #1
 8001b96:	82bb      	strh	r3, [r7, #20]
		while (xor > 0)
 8001b98:	7cbb      	ldrb	r3, [r7, #18]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1e7      	bne.n	8001b6e <calcXOR+0x46>
	for(uint8_t i = 0; i < (BUFFERSIZE)/8; i++)
 8001b9e:	7cfb      	ldrb	r3, [r7, #19]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	74fb      	strb	r3, [r7, #19]
 8001ba4:	7cfb      	ldrb	r3, [r7, #19]
 8001ba6:	2b0f      	cmp	r3, #15
 8001ba8:	d9cd      	bls.n	8001b46 <calcXOR+0x1e>
		}
	}


	float angle = count;
 8001baa:	8afb      	ldrh	r3, [r7, #22]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff f871 	bl	8000c94 <__aeabi_ui2f>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	60fb      	str	r3, [r7, #12]
	angle /= (BUFFERSIZE-correctionRMS);
 8001bb6:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <calcXOR+0xdc>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff f86c 	bl	8000c9c <__aeabi_i2f>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	68f8      	ldr	r0, [r7, #12]
 8001bca:	f7ff f96f 	bl	8000eac <__aeabi_fdiv>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	60fb      	str	r3, [r7, #12]
	angle = 1 - angle;
 8001bd2:	68f9      	ldr	r1, [r7, #12]
 8001bd4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001bd8:	f7fe ffaa 	bl	8000b30 <__aeabi_fsub>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	60fb      	str	r3, [r7, #12]
	angle *= 180.0f;
 8001be0:	4909      	ldr	r1, [pc, #36]	; (8001c08 <calcXOR+0xe0>)
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f7ff f8ae 	bl	8000d44 <__aeabi_fmul>
 8001be8:	4603      	mov	r3, r0
 8001bea:	60fb      	str	r3, [r7, #12]
	disableSetting = 0;
 8001bec:	4b03      	ldr	r3, [pc, #12]	; (8001bfc <calcXOR+0xd4>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
	return angle;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000b78 	.word	0x20000b78
 8001c00:	20000b18 	.word	0x20000b18
 8001c04:	20000af8 	.word	0x20000af8
 8001c08:	43340000 	.word	0x43340000

08001c0c <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	if(hadc)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d002      	beq.n	8001c20 <HAL_ADC_ConvHalfCpltCallback+0x14>
	{
		takeData(ADC_Buffer);
 8001c1a:	4803      	ldr	r0, [pc, #12]	; (8001c28 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8001c1c:	f7ff fd18 	bl	8001650 <takeData>
	}
}
 8001c20:	bf00      	nop
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	200002a0 	.word	0x200002a0

08001c2c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
	if(hadc)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d004      	beq.n	8001c44 <HAL_ADC_ConvCpltCallback+0x18>
	{
		takeData(halfOfADC_Buffer);
 8001c3a:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <HAL_ADC_ConvCpltCallback+0x20>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fd06 	bl	8001650 <takeData>
	}
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000000 	.word	0x20000000

08001c50 <__io_putchar>:


int __io_putchar(int ch)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b0a      	cmp	r3, #10
 8001c5c:	d102      	bne.n	8001c64 <__io_putchar+0x14>
    __io_putchar('\r');
 8001c5e:	200d      	movs	r0, #13
 8001c60:	f7ff fff6 	bl	8001c50 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001c64:	1d39      	adds	r1, r7, #4
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	4803      	ldr	r0, [pc, #12]	; (8001c7c <__io_putchar+0x2c>)
 8001c6e:	f002 fcbc 	bl	80045ea <HAL_UART_Transmit>

  return 1;
 8001c72:	2301      	movs	r3, #1
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000b80 	.word	0x20000b80

08001c80 <LL_SYSTICK_IsActiveCounterFlag>:

static inline uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8001c84:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <LL_SYSTICK_IsActiveCounterFlag+0x20>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c90:	bf0c      	ite	eq
 8001c92:	2301      	moveq	r3, #1
 8001c94:	2300      	movne	r3, #0
 8001c96:	b2db      	uxtb	r3, r3
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	e000e010 	.word	0xe000e010

08001ca4 <getCurrentMicros>:

uint32_t getCurrentMicros(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
  /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
  LL_SYSTICK_IsActiveCounterFlag();
 8001caa:	f7ff ffe9 	bl	8001c80 <LL_SYSTICK_IsActiveCounterFlag>
  uint32_t m = HAL_GetTick();
 8001cae:	f000 fbdb 	bl	8002468 <HAL_GetTick>
 8001cb2:	60f8      	str	r0, [r7, #12]
  const uint32_t tms = SysTick->LOAD + 1;
 8001cb4:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <getCurrentMicros+0x60>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
  __IO uint32_t u = tms - SysTick->VAL;
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <getCurrentMicros+0x60>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	68ba      	ldr	r2, [r7, #8]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	607b      	str	r3, [r7, #4]
  if (LL_SYSTICK_IsActiveCounterFlag()) {
 8001cc6:	f7ff ffdb 	bl	8001c80 <LL_SYSTICK_IsActiveCounterFlag>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d007      	beq.n	8001ce0 <getCurrentMicros+0x3c>
    m = HAL_GetTick();
 8001cd0:	f000 fbca 	bl	8002468 <HAL_GetTick>
 8001cd4:	60f8      	str	r0, [r7, #12]
    u = tms - SysTick->VAL;
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <getCurrentMicros+0x60>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	607b      	str	r3, [r7, #4]
  }
  return (m * 1000 + (u * 1000) / tms);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ce6:	fb03 f202 	mul.w	r2, r3, r2
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001cf0:	fb03 f101 	mul.w	r1, r3, r1
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cfa:	4413      	add	r3, r2
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	e000e010 	.word	0xe000e010

08001d08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d0c:	b093      	sub	sp, #76	; 0x4c
 8001d0e:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d10:	f000 fb52 	bl	80023b8 <HAL_Init>

  /* USER CODE BEGIN Init */
  indexCircBuffer = 0;
 8001d14:	4b8a      	ldr	r3, [pc, #552]	; (8001f40 <main+0x238>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	801a      	strh	r2, [r3, #0]
  oversamplingIndex = 0;
 8001d1a:	4b8a      	ldr	r3, [pc, #552]	; (8001f44 <main+0x23c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
  correctionRMS = 1;
 8001d20:	4b89      	ldr	r3, [pc, #548]	; (8001f48 <main+0x240>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]
  calibCounter = 0;
 8001d26:	4b89      	ldr	r3, [pc, #548]	; (8001f4c <main+0x244>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	801a      	strh	r2, [r3, #0]
  disableSetting = 0;
 8001d2c:	4b88      	ldr	r3, [pc, #544]	; (8001f50 <main+0x248>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d32:	f000 f917 	bl	8001f64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d36:	f7ff fb23 	bl	8001380 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d3a:	f7ff fb03 	bl	8001344 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001d3e:	f000 faad 	bl	800229c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001d42:	f7ff f94f 	bl	8000fe4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001d46:	f7ff f9b9 	bl	80010bc <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  ADC_Start();
 8001d4a:	f7ff fb73 	bl	8001434 <ADC_Start>
  HAL_Delay(1500);
 8001d4e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001d52:	f000 fb93 	bl	800247c <HAL_Delay>
  CalibrateZero();
 8001d56:	f7ff fbcf 	bl	80014f8 <CalibrateZero>
  CalcRMScorection();
 8001d5a:	f7ff fb8f 	bl	800147c <CalcRMScorection>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(1000);
 8001d5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d62:	f000 fb8b 	bl	800247c <HAL_Delay>
	float V1 = sqrt((float)RMS[0]/(BUFFERSIZE-correctionRMS))/VOLTAGESCALE;
 8001d66:	4b7b      	ldr	r3, [pc, #492]	; (8001f54 <main+0x24c>)
 8001d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	4619      	mov	r1, r3
 8001d70:	f7fe ffa2 	bl	8000cb8 <__aeabi_ul2f>
 8001d74:	4606      	mov	r6, r0
 8001d76:	4b74      	ldr	r3, [pc, #464]	; (8001f48 <main+0x240>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7fe ff8c 	bl	8000c9c <__aeabi_i2f>
 8001d84:	4603      	mov	r3, r0
 8001d86:	4619      	mov	r1, r3
 8001d88:	4630      	mov	r0, r6
 8001d8a:	f7ff f88f 	bl	8000eac <__aeabi_fdiv>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fb49 	bl	8000428 <__aeabi_f2d>
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	4610      	mov	r0, r2
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f005 fb59 	bl	8007454 <sqrt>
 8001da2:	a361      	add	r3, pc, #388	; (adr r3, 8001f28 <main+0x220>)
 8001da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da8:	f7fe fcc0 	bl	800072c <__aeabi_ddiv>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7fe fe68 	bl	8000a88 <__aeabi_d2f>
 8001db8:	4603      	mov	r3, r0
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
	float A1 = sqrt((float)RMS[1]/(BUFFERSIZE-correctionRMS))/CURRENTSCALE;
 8001dbc:	4b65      	ldr	r3, [pc, #404]	; (8001f54 <main+0x24c>)
 8001dbe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001dc2:	4610      	mov	r0, r2
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f7fe ff77 	bl	8000cb8 <__aeabi_ul2f>
 8001dca:	4606      	mov	r6, r0
 8001dcc:	4b5e      	ldr	r3, [pc, #376]	; (8001f48 <main+0x240>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe ff61 	bl	8000c9c <__aeabi_i2f>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4630      	mov	r0, r6
 8001de0:	f7ff f864 	bl	8000eac <__aeabi_fdiv>
 8001de4:	4603      	mov	r3, r0
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fb1e 	bl	8000428 <__aeabi_f2d>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4610      	mov	r0, r2
 8001df2:	4619      	mov	r1, r3
 8001df4:	f005 fb2e 	bl	8007454 <sqrt>
 8001df8:	a34d      	add	r3, pc, #308	; (adr r3, 8001f30 <main+0x228>)
 8001dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfe:	f7fe fc95 	bl	800072c <__aeabi_ddiv>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	4610      	mov	r0, r2
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f7fe fe3d 	bl	8000a88 <__aeabi_d2f>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	623b      	str	r3, [r7, #32]
	float S1 = V1*A1;
 8001e12:	6a39      	ldr	r1, [r7, #32]
 8001e14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e16:	f7fe ff95 	bl	8000d44 <__aeabi_fmul>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	61fb      	str	r3, [r7, #28]
	float P1 = -P[0];
 8001e1e:	4b4e      	ldr	r3, [pc, #312]	; (8001f58 <main+0x250>)
 8001e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e24:	2100      	movs	r1, #0
 8001e26:	4254      	negs	r4, r2
 8001e28:	eb61 0503 	sbc.w	r5, r1, r3
 8001e2c:	4620      	mov	r0, r4
 8001e2e:	4629      	mov	r1, r5
 8001e30:	f7fe ff4a 	bl	8000cc8 <__aeabi_l2f>
 8001e34:	4603      	mov	r3, r0
 8001e36:	61bb      	str	r3, [r7, #24]
	P1 /= ((BUFFERSIZE-correctionRMS)*(VOLTAGESCALE*CURRENTSCALE));
 8001e38:	69b8      	ldr	r0, [r7, #24]
 8001e3a:	f7fe faf5 	bl	8000428 <__aeabi_f2d>
 8001e3e:	4680      	mov	r8, r0
 8001e40:	4689      	mov	r9, r1
 8001e42:	4b41      	ldr	r3, [pc, #260]	; (8001f48 <main+0x240>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fada 	bl	8000404 <__aeabi_i2d>
 8001e50:	a339      	add	r3, pc, #228	; (adr r3, 8001f38 <main+0x230>)
 8001e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e56:	f7fe fb3f 	bl	80004d8 <__aeabi_dmul>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4640      	mov	r0, r8
 8001e60:	4649      	mov	r1, r9
 8001e62:	f7fe fc63 	bl	800072c <__aeabi_ddiv>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f7fe fe0b 	bl	8000a88 <__aeabi_d2f>
 8001e72:	4603      	mov	r3, r0
 8001e74:	61bb      	str	r3, [r7, #24]
	float Q1 = sqrt(S1*S1-P1*P1);
 8001e76:	69f9      	ldr	r1, [r7, #28]
 8001e78:	69f8      	ldr	r0, [r7, #28]
 8001e7a:	f7fe ff63 	bl	8000d44 <__aeabi_fmul>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	461e      	mov	r6, r3
 8001e82:	69b9      	ldr	r1, [r7, #24]
 8001e84:	69b8      	ldr	r0, [r7, #24]
 8001e86:	f7fe ff5d 	bl	8000d44 <__aeabi_fmul>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4630      	mov	r0, r6
 8001e90:	f7fe fe4e 	bl	8000b30 <__aeabi_fsub>
 8001e94:	4603      	mov	r3, r0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe fac6 	bl	8000428 <__aeabi_f2d>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	f005 fad6 	bl	8007454 <sqrt>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f7fe fdea 	bl	8000a88 <__aeabi_d2f>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	617b      	str	r3, [r7, #20]

	printf("RMS: V: %.1f,  A:%.2f,  P:%.2f,  Q:%.2f,  S:%.2f\n",V1 ,A1, P1, Q1, S1);
 8001eb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001eba:	f7fe fab5 	bl	8000428 <__aeabi_f2d>
 8001ebe:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001ec2:	6a38      	ldr	r0, [r7, #32]
 8001ec4:	f7fe fab0 	bl	8000428 <__aeabi_f2d>
 8001ec8:	4680      	mov	r8, r0
 8001eca:	4689      	mov	r9, r1
 8001ecc:	69b8      	ldr	r0, [r7, #24]
 8001ece:	f7fe faab 	bl	8000428 <__aeabi_f2d>
 8001ed2:	4682      	mov	sl, r0
 8001ed4:	468b      	mov	fp, r1
 8001ed6:	6978      	ldr	r0, [r7, #20]
 8001ed8:	f7fe faa6 	bl	8000428 <__aeabi_f2d>
 8001edc:	e9c7 0100 	strd	r0, r1, [r7]
 8001ee0:	69f8      	ldr	r0, [r7, #28]
 8001ee2:	f7fe faa1 	bl	8000428 <__aeabi_f2d>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001eee:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001ef2:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8001ef6:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001efa:	e9cd 8900 	strd	r8, r9, [sp]
 8001efe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f02:	4816      	ldr	r0, [pc, #88]	; (8001f5c <main+0x254>)
 8001f04:	f003 f96e 	bl	80051e4 <iprintf>
	printf("Fi: %f\n", calcXOR(0));
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f7ff fe0d 	bl	8001b28 <calcXOR>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7fe fa89 	bl	8000428 <__aeabi_f2d>
 8001f16:	4602      	mov	r2, r0
 8001f18:	460b      	mov	r3, r1
 8001f1a:	4811      	ldr	r0, [pc, #68]	; (8001f60 <main+0x258>)
 8001f1c:	f003 f962 	bl	80051e4 <iprintf>
  {
 8001f20:	e71d      	b.n	8001d5e <main+0x56>
 8001f22:	bf00      	nop
 8001f24:	f3af 8000 	nop.w
 8001f28:	66666666 	.word	0x66666666
 8001f2c:	40416666 	.word	0x40416666
 8001f30:	33333333 	.word	0x33333333
 8001f34:	4076a333 	.word	0x4076a333
 8001f38:	ae147ae0 	.word	0xae147ae0
 8001f3c:	40c89e47 	.word	0x40c89e47
 8001f40:	20000ab8 	.word	0x20000ab8
 8001f44:	20000aba 	.word	0x20000aba
 8001f48:	20000af8 	.word	0x20000af8
 8001f4c:	20000afa 	.word	0x20000afa
 8001f50:	20000b78 	.word	0x20000b78
 8001f54:	20000ac8 	.word	0x20000ac8
 8001f58:	20000b00 	.word	0x20000b00
 8001f5c:	08007648 	.word	0x08007648
 8001f60:	0800767c 	.word	0x0800767c

08001f64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b094      	sub	sp, #80	; 0x50
 8001f68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f6e:	2228      	movs	r2, #40	; 0x28
 8001f70:	2100      	movs	r1, #0
 8001f72:	4618      	mov	r0, r3
 8001f74:	f002 fcce 	bl	8004914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	605a      	str	r2, [r3, #4]
 8001f90:	609a      	str	r2, [r3, #8]
 8001f92:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f94:	2302      	movs	r3, #2
 8001f96:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f9c:	2310      	movs	r3, #16
 8001f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001fa8:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001fac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f001 fd3c 	bl	8003a30 <HAL_RCC_OscConfig>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001fbe:	f000 f828 	bl	8002012 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fc2:	230f      	movs	r3, #15
 8001fc4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fd2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	2102      	movs	r1, #2
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f001 ffa8 	bl	8003f34 <HAL_RCC_ClockConfig>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001fea:	f000 f812 	bl	8002012 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001ff2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001ff6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ff8:	1d3b      	adds	r3, r7, #4
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f002 f932 	bl	8004264 <HAL_RCCEx_PeriphCLKConfig>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002006:	f000 f804 	bl	8002012 <Error_Handler>
  }
}
 800200a:	bf00      	nop
 800200c:	3750      	adds	r7, #80	; 0x50
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002016:	b672      	cpsid	i
}
 8002018:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800201a:	e7fe      	b.n	800201a <Error_Handler+0x8>

0800201c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002022:	4b15      	ldr	r3, [pc, #84]	; (8002078 <HAL_MspInit+0x5c>)
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	4a14      	ldr	r2, [pc, #80]	; (8002078 <HAL_MspInit+0x5c>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6193      	str	r3, [r2, #24]
 800202e:	4b12      	ldr	r3, [pc, #72]	; (8002078 <HAL_MspInit+0x5c>)
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800203a:	4b0f      	ldr	r3, [pc, #60]	; (8002078 <HAL_MspInit+0x5c>)
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	4a0e      	ldr	r2, [pc, #56]	; (8002078 <HAL_MspInit+0x5c>)
 8002040:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002044:	61d3      	str	r3, [r2, #28]
 8002046:	4b0c      	ldr	r3, [pc, #48]	; (8002078 <HAL_MspInit+0x5c>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002052:	4b0a      	ldr	r3, [pc, #40]	; (800207c <HAL_MspInit+0x60>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	4a04      	ldr	r2, [pc, #16]	; (800207c <HAL_MspInit+0x60>)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800206e:	bf00      	nop
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr
 8002078:	40021000 	.word	0x40021000
 800207c:	40010000 	.word	0x40010000

08002080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002084:	e7fe      	b.n	8002084 <NMI_Handler+0x4>

08002086 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800208a:	e7fe      	b.n	800208a <HardFault_Handler+0x4>

0800208c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002090:	e7fe      	b.n	8002090 <MemManage_Handler+0x4>

08002092 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002096:	e7fe      	b.n	8002096 <BusFault_Handler+0x4>

08002098 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800209c:	e7fe      	b.n	800209c <UsageFault_Handler+0x4>

0800209e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800209e:	b480      	push	{r7}
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr

080020aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020aa:	b480      	push	{r7}
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bc80      	pop	{r7}
 80020b4:	4770      	bx	lr

080020b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020b6:	b480      	push	{r7}
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr

080020c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020c6:	f000 f9bd 	bl	8002444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80020d4:	4802      	ldr	r0, [pc, #8]	; (80020e0 <DMA1_Channel1_IRQHandler+0x10>)
 80020d6:	f001 f9d1 	bl	800347c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	2000025c 	.word	0x2000025c

080020e4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80020e8:	4803      	ldr	r0, [pc, #12]	; (80020f8 <ADC1_2_IRQHandler+0x14>)
 80020ea:	f000 fb71 	bl	80027d0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80020ee:	4803      	ldr	r0, [pc, #12]	; (80020fc <ADC1_2_IRQHandler+0x18>)
 80020f0:	f000 fb6e 	bl	80027d0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80020f4:	bf00      	nop
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	200001fc 	.word	0x200001fc
 80020fc:	2000022c 	.word	0x2000022c

08002100 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002104:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002108:	f001 fc70 	bl	80039ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
	return 1;
 8002114:	2301      	movs	r3, #1
}
 8002116:	4618      	mov	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr

0800211e <_kill>:

int _kill(int pid, int sig)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002128:	f002 fbca 	bl	80048c0 <__errno>
 800212c:	4603      	mov	r3, r0
 800212e:	2216      	movs	r2, #22
 8002130:	601a      	str	r2, [r3, #0]
	return -1;
 8002132:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <_exit>:

void _exit (int status)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002146:	f04f 31ff 	mov.w	r1, #4294967295
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7ff ffe7 	bl	800211e <_kill>
	while (1) {}		/* Make sure we hang here */
 8002150:	e7fe      	b.n	8002150 <_exit+0x12>

08002152 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b086      	sub	sp, #24
 8002156:	af00      	add	r7, sp, #0
 8002158:	60f8      	str	r0, [r7, #12]
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
 8002162:	e00a      	b.n	800217a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002164:	f3af 8000 	nop.w
 8002168:	4601      	mov	r1, r0
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	60ba      	str	r2, [r7, #8]
 8002170:	b2ca      	uxtb	r2, r1
 8002172:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	3301      	adds	r3, #1
 8002178:	617b      	str	r3, [r7, #20]
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	429a      	cmp	r2, r3
 8002180:	dbf0      	blt.n	8002164 <_read+0x12>
	}

return len;
 8002182:	687b      	ldr	r3, [r7, #4]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
 800219c:	e009      	b.n	80021b2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	1c5a      	adds	r2, r3, #1
 80021a2:	60ba      	str	r2, [r7, #8]
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff fd52 	bl	8001c50 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	3301      	adds	r3, #1
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	dbf1      	blt.n	800219e <_write+0x12>
	}
	return len;
 80021ba:	687b      	ldr	r3, [r7, #4]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <_close>:

int _close(int file)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
	return -1;
 80021cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr

080021da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021da:	b480      	push	{r7}
 80021dc:	b083      	sub	sp, #12
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
 80021e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021ea:	605a      	str	r2, [r3, #4]
	return 0;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr

080021f8 <_isatty>:

int _isatty(int file)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	return 1;
 8002200:	2301      	movs	r3, #1
}
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	bc80      	pop	{r7}
 800220a:	4770      	bx	lr

0800220c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
	return 0;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3714      	adds	r7, #20
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800222c:	4a14      	ldr	r2, [pc, #80]	; (8002280 <_sbrk+0x5c>)
 800222e:	4b15      	ldr	r3, [pc, #84]	; (8002284 <_sbrk+0x60>)
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002238:	4b13      	ldr	r3, [pc, #76]	; (8002288 <_sbrk+0x64>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d102      	bne.n	8002246 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002240:	4b11      	ldr	r3, [pc, #68]	; (8002288 <_sbrk+0x64>)
 8002242:	4a12      	ldr	r2, [pc, #72]	; (800228c <_sbrk+0x68>)
 8002244:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002246:	4b10      	ldr	r3, [pc, #64]	; (8002288 <_sbrk+0x64>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4413      	add	r3, r2
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	429a      	cmp	r2, r3
 8002252:	d207      	bcs.n	8002264 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002254:	f002 fb34 	bl	80048c0 <__errno>
 8002258:	4603      	mov	r3, r0
 800225a:	220c      	movs	r2, #12
 800225c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800225e:	f04f 33ff 	mov.w	r3, #4294967295
 8002262:	e009      	b.n	8002278 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002264:	4b08      	ldr	r3, [pc, #32]	; (8002288 <_sbrk+0x64>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800226a:	4b07      	ldr	r3, [pc, #28]	; (8002288 <_sbrk+0x64>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	4a05      	ldr	r2, [pc, #20]	; (8002288 <_sbrk+0x64>)
 8002274:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002276:	68fb      	ldr	r3, [r7, #12]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	20005000 	.word	0x20005000
 8002284:	00000400 	.word	0x00000400
 8002288:	20000b7c 	.word	0x20000b7c
 800228c:	20000bd8 	.word	0x20000bd8

08002290 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr

0800229c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022a0:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022a2:	4a12      	ldr	r2, [pc, #72]	; (80022ec <MX_USART2_UART_Init+0x50>)
 80022a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022a6:	4b10      	ldr	r3, [pc, #64]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022c0:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022c2:	220c      	movs	r2, #12
 80022c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022d2:	4805      	ldr	r0, [pc, #20]	; (80022e8 <MX_USART2_UART_Init+0x4c>)
 80022d4:	f002 f93c 	bl	8004550 <HAL_UART_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022de:	f7ff fe98 	bl	8002012 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000b80 	.word	0x20000b80
 80022ec:	40004400 	.word	0x40004400

080022f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0310 	add.w	r3, r7, #16
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a15      	ldr	r2, [pc, #84]	; (8002360 <HAL_UART_MspInit+0x70>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d123      	bne.n	8002358 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002310:	4b14      	ldr	r3, [pc, #80]	; (8002364 <HAL_UART_MspInit+0x74>)
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	4a13      	ldr	r2, [pc, #76]	; (8002364 <HAL_UART_MspInit+0x74>)
 8002316:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800231a:	61d3      	str	r3, [r2, #28]
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_UART_MspInit+0x74>)
 800231e:	69db      	ldr	r3, [r3, #28]
 8002320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002328:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <HAL_UART_MspInit+0x74>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	4a0d      	ldr	r2, [pc, #52]	; (8002364 <HAL_UART_MspInit+0x74>)
 800232e:	f043 0304 	orr.w	r3, r3, #4
 8002332:	6193      	str	r3, [r2, #24]
 8002334:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <HAL_UART_MspInit+0x74>)
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002340:	230c      	movs	r3, #12
 8002342:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002344:	2302      	movs	r3, #2
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002348:	2302      	movs	r3, #2
 800234a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <HAL_UART_MspInit+0x78>)
 8002354:	f001 f9c6 	bl	80036e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002358:	bf00      	nop
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40004400 	.word	0x40004400
 8002364:	40021000 	.word	0x40021000
 8002368:	40010800 	.word	0x40010800

0800236c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800236c:	480c      	ldr	r0, [pc, #48]	; (80023a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800236e:	490d      	ldr	r1, [pc, #52]	; (80023a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002370:	4a0d      	ldr	r2, [pc, #52]	; (80023a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002372:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002374:	e002      	b.n	800237c <LoopCopyDataInit>

08002376 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002376:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002378:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800237a:	3304      	adds	r3, #4

0800237c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800237c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800237e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002380:	d3f9      	bcc.n	8002376 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002382:	4a0a      	ldr	r2, [pc, #40]	; (80023ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002384:	4c0a      	ldr	r4, [pc, #40]	; (80023b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002386:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002388:	e001      	b.n	800238e <LoopFillZerobss>

0800238a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800238a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800238c:	3204      	adds	r2, #4

0800238e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800238e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002390:	d3fb      	bcc.n	800238a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002392:	f7ff ff7d 	bl	8002290 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002396:	f002 fa99 	bl	80048cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800239a:	f7ff fcb5 	bl	8001d08 <main>
  bx lr
 800239e:	4770      	bx	lr
  ldr r0, =_sdata
 80023a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023a4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80023a8:	08007a9c 	.word	0x08007a9c
  ldr r2, =_sbss
 80023ac:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80023b0:	20000bd8 	.word	0x20000bd8

080023b4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023b4:	e7fe      	b.n	80023b4 <CAN1_RX1_IRQHandler>
	...

080023b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023bc:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <HAL_Init+0x28>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a07      	ldr	r2, [pc, #28]	; (80023e0 <HAL_Init+0x28>)
 80023c2:	f043 0310 	orr.w	r3, r3, #16
 80023c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c8:	2003      	movs	r0, #3
 80023ca:	f000 ff5b 	bl	8003284 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ce:	2000      	movs	r0, #0
 80023d0:	f000 f808 	bl	80023e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023d4:	f7ff fe22 	bl	800201c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40022000 	.word	0x40022000

080023e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023ec:	4b12      	ldr	r3, [pc, #72]	; (8002438 <HAL_InitTick+0x54>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	4b12      	ldr	r3, [pc, #72]	; (800243c <HAL_InitTick+0x58>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	4619      	mov	r1, r3
 80023f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80023fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002402:	4618      	mov	r0, r3
 8002404:	f000 ff73 	bl	80032ee <HAL_SYSTICK_Config>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e00e      	b.n	8002430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b0f      	cmp	r3, #15
 8002416:	d80a      	bhi.n	800242e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002418:	2200      	movs	r2, #0
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	f04f 30ff 	mov.w	r0, #4294967295
 8002420:	f000 ff3b 	bl	800329a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002424:	4a06      	ldr	r2, [pc, #24]	; (8002440 <HAL_InitTick+0x5c>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	e000      	b.n	8002430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
}
 8002430:	4618      	mov	r0, r3
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20000004 	.word	0x20000004
 800243c:	2000000c 	.word	0x2000000c
 8002440:	20000008 	.word	0x20000008

08002444 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002448:	4b05      	ldr	r3, [pc, #20]	; (8002460 <HAL_IncTick+0x1c>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	461a      	mov	r2, r3
 800244e:	4b05      	ldr	r3, [pc, #20]	; (8002464 <HAL_IncTick+0x20>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4413      	add	r3, r2
 8002454:	4a03      	ldr	r2, [pc, #12]	; (8002464 <HAL_IncTick+0x20>)
 8002456:	6013      	str	r3, [r2, #0]
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr
 8002460:	2000000c 	.word	0x2000000c
 8002464:	20000bc4 	.word	0x20000bc4

08002468 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return uwTick;
 800246c:	4b02      	ldr	r3, [pc, #8]	; (8002478 <HAL_GetTick+0x10>)
 800246e:	681b      	ldr	r3, [r3, #0]
}
 8002470:	4618      	mov	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr
 8002478:	20000bc4 	.word	0x20000bc4

0800247c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002484:	f7ff fff0 	bl	8002468 <HAL_GetTick>
 8002488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002494:	d005      	beq.n	80024a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <HAL_Delay+0x44>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	4413      	add	r3, r2
 80024a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024a2:	bf00      	nop
 80024a4:	f7ff ffe0 	bl	8002468 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d8f7      	bhi.n	80024a4 <HAL_Delay+0x28>
  {
  }
}
 80024b4:	bf00      	nop
 80024b6:	bf00      	nop
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	2000000c 	.word	0x2000000c

080024c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80024d0:	2300      	movs	r3, #0
 80024d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e0be      	b.n	8002664 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d109      	bne.n	8002508 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fe fe36 	bl	8001174 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fb89 	bl	8002c20 <ADC_ConversionStop_Disable>
 800250e:	4603      	mov	r3, r0
 8002510:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002516:	f003 0310 	and.w	r3, r3, #16
 800251a:	2b00      	cmp	r3, #0
 800251c:	f040 8099 	bne.w	8002652 <HAL_ADC_Init+0x18e>
 8002520:	7dfb      	ldrb	r3, [r7, #23]
 8002522:	2b00      	cmp	r3, #0
 8002524:	f040 8095 	bne.w	8002652 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002530:	f023 0302 	bic.w	r3, r3, #2
 8002534:	f043 0202 	orr.w	r2, r3, #2
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002544:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	7b1b      	ldrb	r3, [r3, #12]
 800254a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800254c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	4313      	orrs	r3, r2
 8002552:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800255c:	d003      	beq.n	8002566 <HAL_ADC_Init+0xa2>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d102      	bne.n	800256c <HAL_ADC_Init+0xa8>
 8002566:	f44f 7380 	mov.w	r3, #256	; 0x100
 800256a:	e000      	b.n	800256e <HAL_ADC_Init+0xaa>
 800256c:	2300      	movs	r3, #0
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7d1b      	ldrb	r3, [r3, #20]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d119      	bne.n	80025b0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	7b1b      	ldrb	r3, [r3, #12]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d109      	bne.n	8002598 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	3b01      	subs	r3, #1
 800258a:	035a      	lsls	r2, r3, #13
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	4313      	orrs	r3, r2
 8002590:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002594:	613b      	str	r3, [r7, #16]
 8002596:	e00b      	b.n	80025b0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259c:	f043 0220 	orr.w	r2, r3, #32
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a8:	f043 0201 	orr.w	r2, r3, #1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	4b28      	ldr	r3, [pc, #160]	; (800266c <HAL_ADC_Init+0x1a8>)
 80025cc:	4013      	ands	r3, r2
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6812      	ldr	r2, [r2, #0]
 80025d2:	68b9      	ldr	r1, [r7, #8]
 80025d4:	430b      	orrs	r3, r1
 80025d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025e0:	d003      	beq.n	80025ea <HAL_ADC_Init+0x126>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d104      	bne.n	80025f4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	051b      	lsls	r3, r3, #20
 80025f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	430a      	orrs	r2, r1
 8002606:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	4b18      	ldr	r3, [pc, #96]	; (8002670 <HAL_ADC_Init+0x1ac>)
 8002610:	4013      	ands	r3, r2
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	429a      	cmp	r2, r3
 8002616:	d10b      	bne.n	8002630 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002622:	f023 0303 	bic.w	r3, r3, #3
 8002626:	f043 0201 	orr.w	r2, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800262e:	e018      	b.n	8002662 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002634:	f023 0312 	bic.w	r3, r3, #18
 8002638:	f043 0210 	orr.w	r2, r3, #16
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002644:	f043 0201 	orr.w	r2, r3, #1
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002650:	e007      	b.n	8002662 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002656:	f043 0210 	orr.w	r2, r3, #16
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002662:	7dfb      	ldrb	r3, [r7, #23]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	ffe1f7fd 	.word	0xffe1f7fd
 8002670:	ff1f0efe 	.word	0xff1f0efe

08002674 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800267c:	2300      	movs	r3, #0
 800267e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002686:	2b01      	cmp	r3, #1
 8002688:	d101      	bne.n	800268e <HAL_ADC_Start+0x1a>
 800268a:	2302      	movs	r3, #2
 800268c:	e098      	b.n	80027c0 <HAL_ADC_Start+0x14c>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2201      	movs	r2, #1
 8002692:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 fa68 	bl	8002b6c <ADC_Enable>
 800269c:	4603      	mov	r3, r0
 800269e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f040 8087 	bne.w	80027b6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b0:	f023 0301 	bic.w	r3, r3, #1
 80026b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a41      	ldr	r2, [pc, #260]	; (80027c8 <HAL_ADC_Start+0x154>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d105      	bne.n	80026d2 <HAL_ADC_Start+0x5e>
 80026c6:	4b41      	ldr	r3, [pc, #260]	; (80027cc <HAL_ADC_Start+0x158>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d115      	bne.n	80026fe <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d026      	beq.n	800273a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026f4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026fc:	e01d      	b.n	800273a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002702:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a2f      	ldr	r2, [pc, #188]	; (80027cc <HAL_ADC_Start+0x158>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d004      	beq.n	800271e <HAL_ADC_Start+0xaa>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a2b      	ldr	r2, [pc, #172]	; (80027c8 <HAL_ADC_Start+0x154>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10d      	bne.n	800273a <HAL_ADC_Start+0xc6>
 800271e:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <HAL_ADC_Start+0x158>)
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002726:	2b00      	cmp	r3, #0
 8002728:	d007      	beq.n	800273a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002732:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d006      	beq.n	8002754 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274a:	f023 0206 	bic.w	r2, r3, #6
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	62da      	str	r2, [r3, #44]	; 0x2c
 8002752:	e002      	b.n	800275a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f06f 0202 	mvn.w	r2, #2
 800276a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002776:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800277a:	d113      	bne.n	80027a4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002780:	4a11      	ldr	r2, [pc, #68]	; (80027c8 <HAL_ADC_Start+0x154>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d105      	bne.n	8002792 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002786:	4b11      	ldr	r3, [pc, #68]	; (80027cc <HAL_ADC_Start+0x158>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800278e:	2b00      	cmp	r3, #0
 8002790:	d108      	bne.n	80027a4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027a0:	609a      	str	r2, [r3, #8]
 80027a2:	e00c      	b.n	80027be <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	e003      	b.n	80027be <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80027be:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40012800 	.word	0x40012800
 80027cc:	40012400 	.word	0x40012400

080027d0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b20      	cmp	r3, #32
 80027e4:	d140      	bne.n	8002868 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d139      	bne.n	8002868 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f8:	f003 0310 	and.w	r3, r3, #16
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d105      	bne.n	800280c <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002804:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002816:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800281a:	d11d      	bne.n	8002858 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002820:	2b00      	cmp	r3, #0
 8002822:	d119      	bne.n	8002858 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0220 	bic.w	r2, r2, #32
 8002832:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002838:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d105      	bne.n	8002858 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002850:	f043 0201 	orr.w	r2, r3, #1
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7ff f9e7 	bl	8001c2c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f06f 0212 	mvn.w	r2, #18
 8002866:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002872:	2b80      	cmp	r3, #128	; 0x80
 8002874:	d14f      	bne.n	8002916 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b04      	cmp	r3, #4
 8002882:	d148      	bne.n	8002916 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002888:	f003 0310 	and.w	r3, r3, #16
 800288c:	2b00      	cmp	r3, #0
 800288e:	d105      	bne.n	800289c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002894:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80028a6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80028aa:	d012      	beq.n	80028d2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d125      	bne.n	8002906 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80028c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80028c8:	d11d      	bne.n	8002906 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d119      	bne.n	8002906 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028e0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d105      	bne.n	8002906 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fe:	f043 0201 	orr.w	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 fb94 	bl	8003034 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 020c 	mvn.w	r2, #12
 8002914:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002920:	2b40      	cmp	r3, #64	; 0x40
 8002922:	d114      	bne.n	800294e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b01      	cmp	r3, #1
 8002930:	d10d      	bne.n	800294e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002936:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f809 	bl	8002956 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0201 	mvn.w	r2, #1
 800294c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
	...

0800297c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002986:	2300      	movs	r3, #0
 8002988:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <HAL_ADC_ConfigChannel+0x20>
 8002998:	2302      	movs	r3, #2
 800299a:	e0dc      	b.n	8002b56 <HAL_ADC_ConfigChannel+0x1da>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b06      	cmp	r3, #6
 80029aa:	d81c      	bhi.n	80029e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	3b05      	subs	r3, #5
 80029be:	221f      	movs	r2, #31
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	4019      	ands	r1, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	3b05      	subs	r3, #5
 80029d8:	fa00 f203 	lsl.w	r2, r0, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	635a      	str	r2, [r3, #52]	; 0x34
 80029e4:	e03c      	b.n	8002a60 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b0c      	cmp	r3, #12
 80029ec:	d81c      	bhi.n	8002a28 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	3b23      	subs	r3, #35	; 0x23
 8002a00:	221f      	movs	r2, #31
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	4019      	ands	r1, r3
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	4613      	mov	r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	4413      	add	r3, r2
 8002a18:	3b23      	subs	r3, #35	; 0x23
 8002a1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	631a      	str	r2, [r3, #48]	; 0x30
 8002a26:	e01b      	b.n	8002a60 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	3b41      	subs	r3, #65	; 0x41
 8002a3a:	221f      	movs	r2, #31
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43db      	mvns	r3, r3
 8002a42:	4019      	ands	r1, r3
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	3b41      	subs	r3, #65	; 0x41
 8002a54:	fa00 f203 	lsl.w	r2, r0, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2b09      	cmp	r3, #9
 8002a66:	d91c      	bls.n	8002aa2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68d9      	ldr	r1, [r3, #12]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	4613      	mov	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4413      	add	r3, r2
 8002a78:	3b1e      	subs	r3, #30
 8002a7a:	2207      	movs	r2, #7
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	4019      	ands	r1, r3
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	6898      	ldr	r0, [r3, #8]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	4413      	add	r3, r2
 8002a92:	3b1e      	subs	r3, #30
 8002a94:	fa00 f203 	lsl.w	r2, r0, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	60da      	str	r2, [r3, #12]
 8002aa0:	e019      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6919      	ldr	r1, [r3, #16]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4613      	mov	r3, r2
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	4413      	add	r3, r2
 8002ab2:	2207      	movs	r2, #7
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	4019      	ands	r1, r3
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	6898      	ldr	r0, [r3, #8]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	fa00 f203 	lsl.w	r2, r0, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2b10      	cmp	r3, #16
 8002adc:	d003      	beq.n	8002ae6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ae2:	2b11      	cmp	r3, #17
 8002ae4:	d132      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a1d      	ldr	r2, [pc, #116]	; (8002b60 <HAL_ADC_ConfigChannel+0x1e4>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d125      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d126      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b0c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2b10      	cmp	r3, #16
 8002b14:	d11a      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b16:	4b13      	ldr	r3, [pc, #76]	; (8002b64 <HAL_ADC_ConfigChannel+0x1e8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a13      	ldr	r2, [pc, #76]	; (8002b68 <HAL_ADC_ConfigChannel+0x1ec>)
 8002b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b20:	0c9a      	lsrs	r2, r3, #18
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b2c:	e002      	b.n	8002b34 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f9      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x1b2>
 8002b3a:	e007      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b40:	f043 0220 	orr.w	r2, r3, #32
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	40012400 	.word	0x40012400
 8002b64:	20000004 	.word	0x20000004
 8002b68:	431bde83 	.word	0x431bde83

08002b6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d040      	beq.n	8002c0c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f042 0201 	orr.w	r2, r2, #1
 8002b98:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b9a:	4b1f      	ldr	r3, [pc, #124]	; (8002c18 <ADC_Enable+0xac>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a1f      	ldr	r2, [pc, #124]	; (8002c1c <ADC_Enable+0xb0>)
 8002ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba4:	0c9b      	lsrs	r3, r3, #18
 8002ba6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ba8:	e002      	b.n	8002bb0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	3b01      	subs	r3, #1
 8002bae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f9      	bne.n	8002baa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bb6:	f7ff fc57 	bl	8002468 <HAL_GetTick>
 8002bba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002bbc:	e01f      	b.n	8002bfe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bbe:	f7ff fc53 	bl	8002468 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d918      	bls.n	8002bfe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d011      	beq.n	8002bfe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	f043 0210 	orr.w	r2, r3, #16
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bea:	f043 0201 	orr.w	r2, r3, #1
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e007      	b.n	8002c0e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d1d8      	bne.n	8002bbe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000004 	.word	0x20000004
 8002c1c:	431bde83 	.word	0x431bde83

08002c20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d12e      	bne.n	8002c98 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c4a:	f7ff fc0d 	bl	8002468 <HAL_GetTick>
 8002c4e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c50:	e01b      	b.n	8002c8a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c52:	f7ff fc09 	bl	8002468 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d914      	bls.n	8002c8a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d10d      	bne.n	8002c8a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c72:	f043 0210 	orr.w	r2, r3, #16
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7e:	f043 0201 	orr.w	r2, r3, #1
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e007      	b.n	8002c9a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d0dc      	beq.n	8002c52 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b084      	sub	sp, #16
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d127      	bne.n	8002d0c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002cd2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002cd6:	d115      	bne.n	8002d04 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d111      	bne.n	8002d04 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d105      	bne.n	8002d04 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfc:	f043 0201 	orr.w	r2, r3, #1
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7fe ff91 	bl	8001c2c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002d0a:	e004      	b.n	8002d16 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	4798      	blx	r3
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f7fe ff6d 	bl	8001c0c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d32:	bf00      	nop
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d46:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d58:	f043 0204 	orr.w	r2, r3, #4
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f7ff fe01 	bl	8002968 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002d70:	b590      	push	{r4, r7, lr}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d101      	bne.n	8002d8e <HAL_ADCEx_Calibration_Start+0x1e>
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	e095      	b.n	8002eba <HAL_ADCEx_Calibration_Start+0x14a>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff ff42 	bl	8002c20 <ADC_ConversionStop_Disable>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002da0:	7dfb      	ldrb	r3, [r7, #23]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	f040 8084 	bne.w	8002eb0 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002db0:	f023 0302 	bic.w	r3, r3, #2
 8002db4:	f043 0202 	orr.w	r2, r3, #2
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002dbc:	4b41      	ldr	r3, [pc, #260]	; (8002ec4 <HAL_ADCEx_Calibration_Start+0x154>)
 8002dbe:	681c      	ldr	r4, [r3, #0]
 8002dc0:	2002      	movs	r0, #2
 8002dc2:	f001 fb05 	bl	80043d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002dcc:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002dce:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002dd0:	e002      	b.n	8002dd8 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f9      	bne.n	8002dd2 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff fec4 	bl	8002b6c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0208 	orr.w	r2, r2, #8
 8002df2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002df4:	f7ff fb38 	bl	8002468 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002dfa:	e01b      	b.n	8002e34 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002dfc:	f7ff fb34 	bl	8002468 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b0a      	cmp	r3, #10
 8002e08:	d914      	bls.n	8002e34 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00d      	beq.n	8002e34 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1c:	f023 0312 	bic.w	r3, r3, #18
 8002e20:	f043 0210 	orr.w	r2, r3, #16
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e042      	b.n	8002eba <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 0308 	and.w	r3, r3, #8
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1dc      	bne.n	8002dfc <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0204 	orr.w	r2, r2, #4
 8002e50:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002e52:	f7ff fb09 	bl	8002468 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e58:	e01b      	b.n	8002e92 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e5a:	f7ff fb05 	bl	8002468 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b0a      	cmp	r3, #10
 8002e66:	d914      	bls.n	8002e92 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 0304 	and.w	r3, r3, #4
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00d      	beq.n	8002e92 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7a:	f023 0312 	bic.w	r3, r3, #18
 8002e7e:	f043 0210 	orr.w	r2, r3, #16
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e013      	b.n	8002eba <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1dc      	bne.n	8002e5a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea4:	f023 0303 	bic.w	r3, r3, #3
 8002ea8:	f043 0201 	orr.w	r2, r3, #1
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	371c      	adds	r7, #28
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd90      	pop	{r4, r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000004 	.word	0x20000004

08002ec8 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b092      	sub	sp, #72	; 0x48
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  ADC_HandleTypeDef tmphadcSlave={0};
 8002eda:	f107 0314 	add.w	r3, r7, #20
 8002ede:	2230      	movs	r2, #48	; 0x30
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f001 fd16 	bl	8004914 <memset>
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e08f      	b.n	8003016 <HAL_ADCEx_MultiModeStart_DMA+0x14e>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002efe:	4b48      	ldr	r3, [pc, #288]	; (8003020 <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8002f00:	617b      	str	r3, [r7, #20]
  
  /* On STM32F1 devices, ADC slave regular group must be configured with      */
  /* conversion trigger ADC_SOFTWARE_START.                                   */
  /* Note: External trigger of ADC slave must be enabled, it is already done  */
  /*       into function "HAL_ADC_Init()".                                    */
  if(!ADC_IS_SOFTWARE_START_REGULAR(&tmphadcSlave))  
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002f0a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002f0e:	d00b      	beq.n	8002f28 <HAL_ADCEx_MultiModeStart_DMA+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f14:	f043 0220 	orr.w	r2, r3, #32
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e076      	b.n	8003016 <HAL_ADCEx_MultiModeStart_DMA+0x14e>
  }
  
  /* Enable the ADC peripherals: master and slave (in case if not already     */
  /* enabled previously)                                                      */
  tmp_hal_status = ADC_Enable(hadc);
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f7ff fe1f 	bl	8002b6c <ADC_Enable>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  if (tmp_hal_status == HAL_OK)
 8002f34:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d107      	bne.n	8002f4c <HAL_ADCEx_MultiModeStart_DMA+0x84>
  {
    tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8002f3c:	f107 0314 	add.w	r3, r7, #20
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fe13 	bl	8002b6c <ADC_Enable>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }
  
  /* Start conversion if all ADCs of multimode are effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002f4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d15a      	bne.n	800300a <HAL_ADCEx_MultiModeStart_DMA+0x142>
  {
    /* Set ADC state (ADC master)                                             */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f58:	4b32      	ldr	r3, [pc, #200]	; (8003024 <HAL_ADCEx_MultiModeStart_DMA+0x15c>)
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_MULTIMODE_SLAVE,
                      HAL_ADC_STATE_REG_BUSY);
      
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d007      	beq.n	8002f82 <HAL_ADCEx_MultiModeStart_DMA+0xba>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f76:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f7a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	629a      	str	r2, [r3, #40]	; 0x28
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    
    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6a1b      	ldr	r3, [r3, #32]
 8002f94:	4a24      	ldr	r2, [pc, #144]	; (8003028 <HAL_ADCEx_MultiModeStart_DMA+0x160>)
 8002f96:	629a      	str	r2, [r3, #40]	; 0x28
       
    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	4a23      	ldr	r2, [pc, #140]	; (800302c <HAL_ADCEx_MultiModeStart_DMA+0x164>)
 8002f9e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	4a22      	ldr	r2, [pc, #136]	; (8003030 <HAL_ADCEx_MultiModeStart_DMA+0x168>)
 8002fa6:	631a      	str	r2, [r3, #48]	; 0x30
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f06f 0202 	mvn.w	r2, #2
 8002fb0:	601a      	str	r2, [r3, #0]
    
    /* Enable ADC DMA mode of ADC master */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fc0:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a18      	ldr	r0, [r3, #32]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	334c      	adds	r3, #76	; 0x4c
 8002fcc:	4619      	mov	r1, r3
 8002fce:	68ba      	ldr	r2, [r7, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f000 f9f3 	bl	80033bc <HAL_DMA_Start_IT>
    /* Start conversion of regular group if software start has been selected. */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002fe0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002fe4:	d108      	bne.n	8002ff8 <HAL_ADCEx_MultiModeStart_DMA+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002ff4:	609a      	str	r2, [r3, #8]
 8002ff6:	e00c      	b.n	8003012 <HAL_ADCEx_MultiModeStart_DMA+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003006:	609a      	str	r2, [r3, #8]
 8003008:	e003      	b.n	8003012 <HAL_ADCEx_MultiModeStart_DMA+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003012:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8003016:	4618      	mov	r0, r3
 8003018:	3748      	adds	r7, #72	; 0x48
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40012800 	.word	0x40012800
 8003024:	ffeffcfe 	.word	0xffeffcfe
 8003028:	08002ca3 	.word	0x08002ca3
 800302c:	08002d1f 	.word	0x08002d1f
 8003030:	08002d3b 	.word	0x08002d3b

08003034 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr
	...

08003048 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc: ADC handle
  * @param  multimode: Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b090      	sub	sp, #64	; 0x40
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ADC_HandleTypeDef tmphadcSlave={0};
 8003058:	f107 030c 	add.w	r3, r7, #12
 800305c:	2230      	movs	r2, #48	; 0x30
 800305e:	2100      	movs	r1, #0
 8003060:	4618      	mov	r0, r3
 8003062:	f001 fc57 	bl	8004914 <memset>
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_MODE(multimode->Mode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 8003070:	2302      	movs	r3, #2
 8003072:	e032      	b.n	80030da <HAL_ADCEx_MultiModeConfigChannel+0x92>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800307c:	4b19      	ldr	r3, [pc, #100]	; (80030e4 <HAL_ADCEx_MultiModeConfigChannel+0x9c>)
 800307e:	60fb      	str	r3, [r7, #12]
  /*  - ADC master and ADC slave DMA configuration                            */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Multimode mode selection                                              */
  /* To optimize code, all multimode settings can be set when both ADCs of    */
  /* the common group are in state: disabled.                                 */
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b01      	cmp	r3, #1
 800308c:	d016      	beq.n	80030bc <HAL_ADCEx_MultiModeConfigChannel+0x74>
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 0301 	and.w	r3, r3, #1
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 8003096:	2b01      	cmp	r3, #1
 8003098:	d010      	beq.n	80030bc <HAL_ADCEx_MultiModeConfigChannel+0x74>
      (IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance))   )
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 800309e:	4a12      	ldr	r2, [pc, #72]	; (80030e8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d10b      	bne.n	80030bc <HAL_ADCEx_MultiModeConfigChannel+0x74>
  {
    MODIFY_REG(hadc->Instance->CR1,
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	e008      	b.n	80030ce <HAL_ADCEx_MultiModeConfigChannel+0x86>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c0:	f043 0220 	orr.w	r2, r3, #32
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	629a      	str	r2, [r3, #40]	; 0x28
    
    tmp_hal_status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80030d6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
} 
 80030da:	4618      	mov	r0, r3
 80030dc:	3740      	adds	r7, #64	; 0x40
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40012800 	.word	0x40012800
 80030e8:	40012400 	.word	0x40012400

080030ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f003 0307 	and.w	r3, r3, #7
 80030fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030fc:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <__NVIC_SetPriorityGrouping+0x44>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003108:	4013      	ands	r3, r2
 800310a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800311c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800311e:	4a04      	ldr	r2, [pc, #16]	; (8003130 <__NVIC_SetPriorityGrouping+0x44>)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	60d3      	str	r3, [r2, #12]
}
 8003124:	bf00      	nop
 8003126:	3714      	adds	r7, #20
 8003128:	46bd      	mov	sp, r7
 800312a:	bc80      	pop	{r7}
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	e000ed00 	.word	0xe000ed00

08003134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003138:	4b04      	ldr	r3, [pc, #16]	; (800314c <__NVIC_GetPriorityGrouping+0x18>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	0a1b      	lsrs	r3, r3, #8
 800313e:	f003 0307 	and.w	r3, r3, #7
}
 8003142:	4618      	mov	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	e000ed00 	.word	0xe000ed00

08003150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315e:	2b00      	cmp	r3, #0
 8003160:	db0b      	blt.n	800317a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003162:	79fb      	ldrb	r3, [r7, #7]
 8003164:	f003 021f 	and.w	r2, r3, #31
 8003168:	4906      	ldr	r1, [pc, #24]	; (8003184 <__NVIC_EnableIRQ+0x34>)
 800316a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	2001      	movs	r0, #1
 8003172:	fa00 f202 	lsl.w	r2, r0, r2
 8003176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr
 8003184:	e000e100 	.word	0xe000e100

08003188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	6039      	str	r1, [r7, #0]
 8003192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003198:	2b00      	cmp	r3, #0
 800319a:	db0a      	blt.n	80031b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	b2da      	uxtb	r2, r3
 80031a0:	490c      	ldr	r1, [pc, #48]	; (80031d4 <__NVIC_SetPriority+0x4c>)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	0112      	lsls	r2, r2, #4
 80031a8:	b2d2      	uxtb	r2, r2
 80031aa:	440b      	add	r3, r1
 80031ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031b0:	e00a      	b.n	80031c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	4908      	ldr	r1, [pc, #32]	; (80031d8 <__NVIC_SetPriority+0x50>)
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	3b04      	subs	r3, #4
 80031c0:	0112      	lsls	r2, r2, #4
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	440b      	add	r3, r1
 80031c6:	761a      	strb	r2, [r3, #24]
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	e000e100 	.word	0xe000e100
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031dc:	b480      	push	{r7}
 80031de:	b089      	sub	sp, #36	; 0x24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f1c3 0307 	rsb	r3, r3, #7
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	bf28      	it	cs
 80031fa:	2304      	movcs	r3, #4
 80031fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	3304      	adds	r3, #4
 8003202:	2b06      	cmp	r3, #6
 8003204:	d902      	bls.n	800320c <NVIC_EncodePriority+0x30>
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	3b03      	subs	r3, #3
 800320a:	e000      	b.n	800320e <NVIC_EncodePriority+0x32>
 800320c:	2300      	movs	r3, #0
 800320e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003210:	f04f 32ff 	mov.w	r2, #4294967295
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43da      	mvns	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	401a      	ands	r2, r3
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003224:	f04f 31ff 	mov.w	r1, #4294967295
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	fa01 f303 	lsl.w	r3, r1, r3
 800322e:	43d9      	mvns	r1, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003234:	4313      	orrs	r3, r2
         );
}
 8003236:	4618      	mov	r0, r3
 8003238:	3724      	adds	r7, #36	; 0x24
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3b01      	subs	r3, #1
 800324c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003250:	d301      	bcc.n	8003256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003252:	2301      	movs	r3, #1
 8003254:	e00f      	b.n	8003276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003256:	4a0a      	ldr	r2, [pc, #40]	; (8003280 <SysTick_Config+0x40>)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3b01      	subs	r3, #1
 800325c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800325e:	210f      	movs	r1, #15
 8003260:	f04f 30ff 	mov.w	r0, #4294967295
 8003264:	f7ff ff90 	bl	8003188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003268:	4b05      	ldr	r3, [pc, #20]	; (8003280 <SysTick_Config+0x40>)
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800326e:	4b04      	ldr	r3, [pc, #16]	; (8003280 <SysTick_Config+0x40>)
 8003270:	2207      	movs	r2, #7
 8003272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	e000e010 	.word	0xe000e010

08003284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7ff ff2d 	bl	80030ec <__NVIC_SetPriorityGrouping>
}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800329a:	b580      	push	{r7, lr}
 800329c:	b086      	sub	sp, #24
 800329e:	af00      	add	r7, sp, #0
 80032a0:	4603      	mov	r3, r0
 80032a2:	60b9      	str	r1, [r7, #8]
 80032a4:	607a      	str	r2, [r7, #4]
 80032a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032a8:	2300      	movs	r3, #0
 80032aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032ac:	f7ff ff42 	bl	8003134 <__NVIC_GetPriorityGrouping>
 80032b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68b9      	ldr	r1, [r7, #8]
 80032b6:	6978      	ldr	r0, [r7, #20]
 80032b8:	f7ff ff90 	bl	80031dc <NVIC_EncodePriority>
 80032bc:	4602      	mov	r2, r0
 80032be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032c2:	4611      	mov	r1, r2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7ff ff5f 	bl	8003188 <__NVIC_SetPriority>
}
 80032ca:	bf00      	nop
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b082      	sub	sp, #8
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	4603      	mov	r3, r0
 80032da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff ff35 	bl	8003150 <__NVIC_EnableIRQ>
}
 80032e6:	bf00      	nop
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}

080032ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b082      	sub	sp, #8
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7ff ffa2 	bl	8003240 <SysTick_Config>
 80032fc:	4603      	mov	r3, r0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
	...

08003308 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e043      	b.n	80033a6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	461a      	mov	r2, r3
 8003324:	4b22      	ldr	r3, [pc, #136]	; (80033b0 <HAL_DMA_Init+0xa8>)
 8003326:	4413      	add	r3, r2
 8003328:	4a22      	ldr	r2, [pc, #136]	; (80033b4 <HAL_DMA_Init+0xac>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	091b      	lsrs	r3, r3, #4
 8003330:	009a      	lsls	r2, r3, #2
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a1f      	ldr	r2, [pc, #124]	; (80033b8 <HAL_DMA_Init+0xb0>)
 800333a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2202      	movs	r2, #2
 8003340:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003352:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003356:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003360:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800336c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003378:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3714      	adds	r7, #20
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bc80      	pop	{r7}
 80033ae:	4770      	bx	lr
 80033b0:	bffdfff8 	.word	0xbffdfff8
 80033b4:	cccccccd 	.word	0xcccccccd
 80033b8:	40020000 	.word	0x40020000

080033bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
 80033c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_DMA_Start_IT+0x20>
 80033d8:	2302      	movs	r3, #2
 80033da:	e04a      	b.n	8003472 <HAL_DMA_Start_IT+0xb6>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d13a      	bne.n	8003464 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2202      	movs	r2, #2
 80033f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0201 	bic.w	r2, r2, #1
 800340a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	68b9      	ldr	r1, [r7, #8]
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 f938 	bl	8003688 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f042 020e 	orr.w	r2, r2, #14
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	e00f      	b.n	8003452 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 0204 	bic.w	r2, r2, #4
 8003440:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f042 020a 	orr.w	r2, r2, #10
 8003450:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f042 0201 	orr.w	r2, r2, #1
 8003460:	601a      	str	r2, [r3, #0]
 8003462:	e005      	b.n	8003470 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800346c:	2302      	movs	r3, #2
 800346e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003470:	7dfb      	ldrb	r3, [r7, #23]
}
 8003472:	4618      	mov	r0, r3
 8003474:	3718      	adds	r7, #24
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
	...

0800347c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003498:	2204      	movs	r2, #4
 800349a:	409a      	lsls	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d04f      	beq.n	8003544 <HAL_DMA_IRQHandler+0xc8>
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d04a      	beq.n	8003544 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0320 	and.w	r3, r3, #32
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d107      	bne.n	80034cc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0204 	bic.w	r2, r2, #4
 80034ca:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a66      	ldr	r2, [pc, #408]	; (800366c <HAL_DMA_IRQHandler+0x1f0>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d029      	beq.n	800352a <HAL_DMA_IRQHandler+0xae>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a65      	ldr	r2, [pc, #404]	; (8003670 <HAL_DMA_IRQHandler+0x1f4>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d022      	beq.n	8003526 <HAL_DMA_IRQHandler+0xaa>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a63      	ldr	r2, [pc, #396]	; (8003674 <HAL_DMA_IRQHandler+0x1f8>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d01a      	beq.n	8003520 <HAL_DMA_IRQHandler+0xa4>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a62      	ldr	r2, [pc, #392]	; (8003678 <HAL_DMA_IRQHandler+0x1fc>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d012      	beq.n	800351a <HAL_DMA_IRQHandler+0x9e>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a60      	ldr	r2, [pc, #384]	; (800367c <HAL_DMA_IRQHandler+0x200>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d00a      	beq.n	8003514 <HAL_DMA_IRQHandler+0x98>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a5f      	ldr	r2, [pc, #380]	; (8003680 <HAL_DMA_IRQHandler+0x204>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d102      	bne.n	800350e <HAL_DMA_IRQHandler+0x92>
 8003508:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800350c:	e00e      	b.n	800352c <HAL_DMA_IRQHandler+0xb0>
 800350e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003512:	e00b      	b.n	800352c <HAL_DMA_IRQHandler+0xb0>
 8003514:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003518:	e008      	b.n	800352c <HAL_DMA_IRQHandler+0xb0>
 800351a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800351e:	e005      	b.n	800352c <HAL_DMA_IRQHandler+0xb0>
 8003520:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003524:	e002      	b.n	800352c <HAL_DMA_IRQHandler+0xb0>
 8003526:	2340      	movs	r3, #64	; 0x40
 8003528:	e000      	b.n	800352c <HAL_DMA_IRQHandler+0xb0>
 800352a:	2304      	movs	r3, #4
 800352c:	4a55      	ldr	r2, [pc, #340]	; (8003684 <HAL_DMA_IRQHandler+0x208>)
 800352e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 8094 	beq.w	8003662 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003542:	e08e      	b.n	8003662 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	2202      	movs	r2, #2
 800354a:	409a      	lsls	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	4013      	ands	r3, r2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d056      	beq.n	8003602 <HAL_DMA_IRQHandler+0x186>
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d051      	beq.n	8003602 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0320 	and.w	r3, r3, #32
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10b      	bne.n	8003584 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 020a 	bic.w	r2, r2, #10
 800357a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a38      	ldr	r2, [pc, #224]	; (800366c <HAL_DMA_IRQHandler+0x1f0>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d029      	beq.n	80035e2 <HAL_DMA_IRQHandler+0x166>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a37      	ldr	r2, [pc, #220]	; (8003670 <HAL_DMA_IRQHandler+0x1f4>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d022      	beq.n	80035de <HAL_DMA_IRQHandler+0x162>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a35      	ldr	r2, [pc, #212]	; (8003674 <HAL_DMA_IRQHandler+0x1f8>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d01a      	beq.n	80035d8 <HAL_DMA_IRQHandler+0x15c>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a34      	ldr	r2, [pc, #208]	; (8003678 <HAL_DMA_IRQHandler+0x1fc>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d012      	beq.n	80035d2 <HAL_DMA_IRQHandler+0x156>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a32      	ldr	r2, [pc, #200]	; (800367c <HAL_DMA_IRQHandler+0x200>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d00a      	beq.n	80035cc <HAL_DMA_IRQHandler+0x150>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a31      	ldr	r2, [pc, #196]	; (8003680 <HAL_DMA_IRQHandler+0x204>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d102      	bne.n	80035c6 <HAL_DMA_IRQHandler+0x14a>
 80035c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80035c4:	e00e      	b.n	80035e4 <HAL_DMA_IRQHandler+0x168>
 80035c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035ca:	e00b      	b.n	80035e4 <HAL_DMA_IRQHandler+0x168>
 80035cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035d0:	e008      	b.n	80035e4 <HAL_DMA_IRQHandler+0x168>
 80035d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035d6:	e005      	b.n	80035e4 <HAL_DMA_IRQHandler+0x168>
 80035d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035dc:	e002      	b.n	80035e4 <HAL_DMA_IRQHandler+0x168>
 80035de:	2320      	movs	r3, #32
 80035e0:	e000      	b.n	80035e4 <HAL_DMA_IRQHandler+0x168>
 80035e2:	2302      	movs	r3, #2
 80035e4:	4a27      	ldr	r2, [pc, #156]	; (8003684 <HAL_DMA_IRQHandler+0x208>)
 80035e6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d034      	beq.n	8003662 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003600:	e02f      	b.n	8003662 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	2208      	movs	r2, #8
 8003608:	409a      	lsls	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	4013      	ands	r3, r2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d028      	beq.n	8003664 <HAL_DMA_IRQHandler+0x1e8>
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	f003 0308 	and.w	r3, r3, #8
 8003618:	2b00      	cmp	r3, #0
 800361a:	d023      	beq.n	8003664 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 020e 	bic.w	r2, r2, #14
 800362a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003634:	2101      	movs	r1, #1
 8003636:	fa01 f202 	lsl.w	r2, r1, r2
 800363a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	2b00      	cmp	r3, #0
 8003658:	d004      	beq.n	8003664 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	4798      	blx	r3
    }
  }
  return;
 8003662:	bf00      	nop
 8003664:	bf00      	nop
}
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40020008 	.word	0x40020008
 8003670:	4002001c 	.word	0x4002001c
 8003674:	40020030 	.word	0x40020030
 8003678:	40020044 	.word	0x40020044
 800367c:	40020058 	.word	0x40020058
 8003680:	4002006c 	.word	0x4002006c
 8003684:	40020000 	.word	0x40020000

08003688 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
 8003694:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800369e:	2101      	movs	r1, #1
 80036a0:	fa01 f202 	lsl.w	r2, r1, r2
 80036a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b10      	cmp	r3, #16
 80036b4:	d108      	bne.n	80036c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68ba      	ldr	r2, [r7, #8]
 80036c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036c6:	e007      	b.n	80036d8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68ba      	ldr	r2, [r7, #8]
 80036ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	60da      	str	r2, [r3, #12]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr
	...

080036e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b08b      	sub	sp, #44	; 0x2c
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036ee:	2300      	movs	r3, #0
 80036f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036f2:	2300      	movs	r3, #0
 80036f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036f6:	e169      	b.n	80039cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036f8:	2201      	movs	r2, #1
 80036fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	69fa      	ldr	r2, [r7, #28]
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	429a      	cmp	r2, r3
 8003712:	f040 8158 	bne.w	80039c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	4a9a      	ldr	r2, [pc, #616]	; (8003984 <HAL_GPIO_Init+0x2a0>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d05e      	beq.n	80037de <HAL_GPIO_Init+0xfa>
 8003720:	4a98      	ldr	r2, [pc, #608]	; (8003984 <HAL_GPIO_Init+0x2a0>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d875      	bhi.n	8003812 <HAL_GPIO_Init+0x12e>
 8003726:	4a98      	ldr	r2, [pc, #608]	; (8003988 <HAL_GPIO_Init+0x2a4>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d058      	beq.n	80037de <HAL_GPIO_Init+0xfa>
 800372c:	4a96      	ldr	r2, [pc, #600]	; (8003988 <HAL_GPIO_Init+0x2a4>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d86f      	bhi.n	8003812 <HAL_GPIO_Init+0x12e>
 8003732:	4a96      	ldr	r2, [pc, #600]	; (800398c <HAL_GPIO_Init+0x2a8>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d052      	beq.n	80037de <HAL_GPIO_Init+0xfa>
 8003738:	4a94      	ldr	r2, [pc, #592]	; (800398c <HAL_GPIO_Init+0x2a8>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d869      	bhi.n	8003812 <HAL_GPIO_Init+0x12e>
 800373e:	4a94      	ldr	r2, [pc, #592]	; (8003990 <HAL_GPIO_Init+0x2ac>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d04c      	beq.n	80037de <HAL_GPIO_Init+0xfa>
 8003744:	4a92      	ldr	r2, [pc, #584]	; (8003990 <HAL_GPIO_Init+0x2ac>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d863      	bhi.n	8003812 <HAL_GPIO_Init+0x12e>
 800374a:	4a92      	ldr	r2, [pc, #584]	; (8003994 <HAL_GPIO_Init+0x2b0>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d046      	beq.n	80037de <HAL_GPIO_Init+0xfa>
 8003750:	4a90      	ldr	r2, [pc, #576]	; (8003994 <HAL_GPIO_Init+0x2b0>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d85d      	bhi.n	8003812 <HAL_GPIO_Init+0x12e>
 8003756:	2b12      	cmp	r3, #18
 8003758:	d82a      	bhi.n	80037b0 <HAL_GPIO_Init+0xcc>
 800375a:	2b12      	cmp	r3, #18
 800375c:	d859      	bhi.n	8003812 <HAL_GPIO_Init+0x12e>
 800375e:	a201      	add	r2, pc, #4	; (adr r2, 8003764 <HAL_GPIO_Init+0x80>)
 8003760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003764:	080037df 	.word	0x080037df
 8003768:	080037b9 	.word	0x080037b9
 800376c:	080037cb 	.word	0x080037cb
 8003770:	0800380d 	.word	0x0800380d
 8003774:	08003813 	.word	0x08003813
 8003778:	08003813 	.word	0x08003813
 800377c:	08003813 	.word	0x08003813
 8003780:	08003813 	.word	0x08003813
 8003784:	08003813 	.word	0x08003813
 8003788:	08003813 	.word	0x08003813
 800378c:	08003813 	.word	0x08003813
 8003790:	08003813 	.word	0x08003813
 8003794:	08003813 	.word	0x08003813
 8003798:	08003813 	.word	0x08003813
 800379c:	08003813 	.word	0x08003813
 80037a0:	08003813 	.word	0x08003813
 80037a4:	08003813 	.word	0x08003813
 80037a8:	080037c1 	.word	0x080037c1
 80037ac:	080037d5 	.word	0x080037d5
 80037b0:	4a79      	ldr	r2, [pc, #484]	; (8003998 <HAL_GPIO_Init+0x2b4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d013      	beq.n	80037de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80037b6:	e02c      	b.n	8003812 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	623b      	str	r3, [r7, #32]
          break;
 80037be:	e029      	b.n	8003814 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	3304      	adds	r3, #4
 80037c6:	623b      	str	r3, [r7, #32]
          break;
 80037c8:	e024      	b.n	8003814 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	3308      	adds	r3, #8
 80037d0:	623b      	str	r3, [r7, #32]
          break;
 80037d2:	e01f      	b.n	8003814 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	330c      	adds	r3, #12
 80037da:	623b      	str	r3, [r7, #32]
          break;
 80037dc:	e01a      	b.n	8003814 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d102      	bne.n	80037ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80037e6:	2304      	movs	r3, #4
 80037e8:	623b      	str	r3, [r7, #32]
          break;
 80037ea:	e013      	b.n	8003814 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d105      	bne.n	8003800 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037f4:	2308      	movs	r3, #8
 80037f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	69fa      	ldr	r2, [r7, #28]
 80037fc:	611a      	str	r2, [r3, #16]
          break;
 80037fe:	e009      	b.n	8003814 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003800:	2308      	movs	r3, #8
 8003802:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	69fa      	ldr	r2, [r7, #28]
 8003808:	615a      	str	r2, [r3, #20]
          break;
 800380a:	e003      	b.n	8003814 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800380c:	2300      	movs	r3, #0
 800380e:	623b      	str	r3, [r7, #32]
          break;
 8003810:	e000      	b.n	8003814 <HAL_GPIO_Init+0x130>
          break;
 8003812:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	2bff      	cmp	r3, #255	; 0xff
 8003818:	d801      	bhi.n	800381e <HAL_GPIO_Init+0x13a>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	e001      	b.n	8003822 <HAL_GPIO_Init+0x13e>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	3304      	adds	r3, #4
 8003822:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	2bff      	cmp	r3, #255	; 0xff
 8003828:	d802      	bhi.n	8003830 <HAL_GPIO_Init+0x14c>
 800382a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	e002      	b.n	8003836 <HAL_GPIO_Init+0x152>
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	3b08      	subs	r3, #8
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	210f      	movs	r1, #15
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	fa01 f303 	lsl.w	r3, r1, r3
 8003844:	43db      	mvns	r3, r3
 8003846:	401a      	ands	r2, r3
 8003848:	6a39      	ldr	r1, [r7, #32]
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	fa01 f303 	lsl.w	r3, r1, r3
 8003850:	431a      	orrs	r2, r3
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 80b1 	beq.w	80039c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003864:	4b4d      	ldr	r3, [pc, #308]	; (800399c <HAL_GPIO_Init+0x2b8>)
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	4a4c      	ldr	r2, [pc, #304]	; (800399c <HAL_GPIO_Init+0x2b8>)
 800386a:	f043 0301 	orr.w	r3, r3, #1
 800386e:	6193      	str	r3, [r2, #24]
 8003870:	4b4a      	ldr	r3, [pc, #296]	; (800399c <HAL_GPIO_Init+0x2b8>)
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800387c:	4a48      	ldr	r2, [pc, #288]	; (80039a0 <HAL_GPIO_Init+0x2bc>)
 800387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003880:	089b      	lsrs	r3, r3, #2
 8003882:	3302      	adds	r3, #2
 8003884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003888:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	f003 0303 	and.w	r3, r3, #3
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	220f      	movs	r2, #15
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	43db      	mvns	r3, r3
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	4013      	ands	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a40      	ldr	r2, [pc, #256]	; (80039a4 <HAL_GPIO_Init+0x2c0>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d013      	beq.n	80038d0 <HAL_GPIO_Init+0x1ec>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a3f      	ldr	r2, [pc, #252]	; (80039a8 <HAL_GPIO_Init+0x2c4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d00d      	beq.n	80038cc <HAL_GPIO_Init+0x1e8>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a3e      	ldr	r2, [pc, #248]	; (80039ac <HAL_GPIO_Init+0x2c8>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d007      	beq.n	80038c8 <HAL_GPIO_Init+0x1e4>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a3d      	ldr	r2, [pc, #244]	; (80039b0 <HAL_GPIO_Init+0x2cc>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d101      	bne.n	80038c4 <HAL_GPIO_Init+0x1e0>
 80038c0:	2303      	movs	r3, #3
 80038c2:	e006      	b.n	80038d2 <HAL_GPIO_Init+0x1ee>
 80038c4:	2304      	movs	r3, #4
 80038c6:	e004      	b.n	80038d2 <HAL_GPIO_Init+0x1ee>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e002      	b.n	80038d2 <HAL_GPIO_Init+0x1ee>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <HAL_GPIO_Init+0x1ee>
 80038d0:	2300      	movs	r3, #0
 80038d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038d4:	f002 0203 	and.w	r2, r2, #3
 80038d8:	0092      	lsls	r2, r2, #2
 80038da:	4093      	lsls	r3, r2
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	4313      	orrs	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80038e2:	492f      	ldr	r1, [pc, #188]	; (80039a0 <HAL_GPIO_Init+0x2bc>)
 80038e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e6:	089b      	lsrs	r3, r3, #2
 80038e8:	3302      	adds	r3, #2
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d006      	beq.n	800390a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038fc:	4b2d      	ldr	r3, [pc, #180]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	492c      	ldr	r1, [pc, #176]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	600b      	str	r3, [r1, #0]
 8003908:	e006      	b.n	8003918 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800390a:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	43db      	mvns	r3, r3
 8003912:	4928      	ldr	r1, [pc, #160]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 8003914:	4013      	ands	r3, r2
 8003916:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d006      	beq.n	8003932 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003924:	4b23      	ldr	r3, [pc, #140]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	4922      	ldr	r1, [pc, #136]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	4313      	orrs	r3, r2
 800392e:	604b      	str	r3, [r1, #4]
 8003930:	e006      	b.n	8003940 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003932:	4b20      	ldr	r3, [pc, #128]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	43db      	mvns	r3, r3
 800393a:	491e      	ldr	r1, [pc, #120]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 800393c:	4013      	ands	r3, r2
 800393e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d006      	beq.n	800395a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800394c:	4b19      	ldr	r3, [pc, #100]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 800394e:	689a      	ldr	r2, [r3, #8]
 8003950:	4918      	ldr	r1, [pc, #96]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	4313      	orrs	r3, r2
 8003956:	608b      	str	r3, [r1, #8]
 8003958:	e006      	b.n	8003968 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800395a:	4b16      	ldr	r3, [pc, #88]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 800395c:	689a      	ldr	r2, [r3, #8]
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	43db      	mvns	r3, r3
 8003962:	4914      	ldr	r1, [pc, #80]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 8003964:	4013      	ands	r3, r2
 8003966:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d021      	beq.n	80039b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 8003976:	68da      	ldr	r2, [r3, #12]
 8003978:	490e      	ldr	r1, [pc, #56]	; (80039b4 <HAL_GPIO_Init+0x2d0>)
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	4313      	orrs	r3, r2
 800397e:	60cb      	str	r3, [r1, #12]
 8003980:	e021      	b.n	80039c6 <HAL_GPIO_Init+0x2e2>
 8003982:	bf00      	nop
 8003984:	10320000 	.word	0x10320000
 8003988:	10310000 	.word	0x10310000
 800398c:	10220000 	.word	0x10220000
 8003990:	10210000 	.word	0x10210000
 8003994:	10120000 	.word	0x10120000
 8003998:	10110000 	.word	0x10110000
 800399c:	40021000 	.word	0x40021000
 80039a0:	40010000 	.word	0x40010000
 80039a4:	40010800 	.word	0x40010800
 80039a8:	40010c00 	.word	0x40010c00
 80039ac:	40011000 	.word	0x40011000
 80039b0:	40011400 	.word	0x40011400
 80039b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039b8:	4b0b      	ldr	r3, [pc, #44]	; (80039e8 <HAL_GPIO_Init+0x304>)
 80039ba:	68da      	ldr	r2, [r3, #12]
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	43db      	mvns	r3, r3
 80039c0:	4909      	ldr	r1, [pc, #36]	; (80039e8 <HAL_GPIO_Init+0x304>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c8:	3301      	adds	r3, #1
 80039ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	fa22 f303 	lsr.w	r3, r2, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f47f ae8e 	bne.w	80036f8 <HAL_GPIO_Init+0x14>
  }
}
 80039dc:	bf00      	nop
 80039de:	bf00      	nop
 80039e0:	372c      	adds	r7, #44	; 0x2c
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bc80      	pop	{r7}
 80039e6:	4770      	bx	lr
 80039e8:	40010400 	.word	0x40010400

080039ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	4603      	mov	r3, r0
 80039f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80039f6:	4b08      	ldr	r3, [pc, #32]	; (8003a18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039f8:	695a      	ldr	r2, [r3, #20]
 80039fa:	88fb      	ldrh	r3, [r7, #6]
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d006      	beq.n	8003a10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a02:	4a05      	ldr	r2, [pc, #20]	; (8003a18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a04:	88fb      	ldrh	r3, [r7, #6]
 8003a06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a08:	88fb      	ldrh	r3, [r7, #6]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 f806 	bl	8003a1c <HAL_GPIO_EXTI_Callback>
  }
}
 8003a10:	bf00      	nop
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40010400 	.word	0x40010400

08003a1c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a26:	bf00      	nop
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bc80      	pop	{r7}
 8003a2e:	4770      	bx	lr

08003a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e272      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f000 8087 	beq.w	8003b5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a50:	4b92      	ldr	r3, [pc, #584]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f003 030c 	and.w	r3, r3, #12
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d00c      	beq.n	8003a76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a5c:	4b8f      	ldr	r3, [pc, #572]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 030c 	and.w	r3, r3, #12
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d112      	bne.n	8003a8e <HAL_RCC_OscConfig+0x5e>
 8003a68:	4b8c      	ldr	r3, [pc, #560]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a74:	d10b      	bne.n	8003a8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a76:	4b89      	ldr	r3, [pc, #548]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d06c      	beq.n	8003b5c <HAL_RCC_OscConfig+0x12c>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d168      	bne.n	8003b5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e24c      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a96:	d106      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x76>
 8003a98:	4b80      	ldr	r3, [pc, #512]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a7f      	ldr	r2, [pc, #508]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003a9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	e02e      	b.n	8003b04 <HAL_RCC_OscConfig+0xd4>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10c      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x98>
 8003aae:	4b7b      	ldr	r3, [pc, #492]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a7a      	ldr	r2, [pc, #488]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	4b78      	ldr	r3, [pc, #480]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a77      	ldr	r2, [pc, #476]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	e01d      	b.n	8003b04 <HAL_RCC_OscConfig+0xd4>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCC_OscConfig+0xbc>
 8003ad2:	4b72      	ldr	r3, [pc, #456]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a71      	ldr	r2, [pc, #452]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ad8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003adc:	6013      	str	r3, [r2, #0]
 8003ade:	4b6f      	ldr	r3, [pc, #444]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a6e      	ldr	r2, [pc, #440]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	e00b      	b.n	8003b04 <HAL_RCC_OscConfig+0xd4>
 8003aec:	4b6b      	ldr	r3, [pc, #428]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a6a      	ldr	r2, [pc, #424]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003af6:	6013      	str	r3, [r2, #0]
 8003af8:	4b68      	ldr	r3, [pc, #416]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a67      	ldr	r2, [pc, #412]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003afe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d013      	beq.n	8003b34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0c:	f7fe fcac 	bl	8002468 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b14:	f7fe fca8 	bl	8002468 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b64      	cmp	r3, #100	; 0x64
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e200      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b26:	4b5d      	ldr	r3, [pc, #372]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0f0      	beq.n	8003b14 <HAL_RCC_OscConfig+0xe4>
 8003b32:	e014      	b.n	8003b5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b34:	f7fe fc98 	bl	8002468 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b3c:	f7fe fc94 	bl	8002468 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b64      	cmp	r3, #100	; 0x64
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e1ec      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b4e:	4b53      	ldr	r3, [pc, #332]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f0      	bne.n	8003b3c <HAL_RCC_OscConfig+0x10c>
 8003b5a:	e000      	b.n	8003b5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d063      	beq.n	8003c32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b6a:	4b4c      	ldr	r3, [pc, #304]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00b      	beq.n	8003b8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b76:	4b49      	ldr	r3, [pc, #292]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d11c      	bne.n	8003bbc <HAL_RCC_OscConfig+0x18c>
 8003b82:	4b46      	ldr	r3, [pc, #280]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d116      	bne.n	8003bbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b8e:	4b43      	ldr	r3, [pc, #268]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d005      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x176>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d001      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e1c0      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba6:	4b3d      	ldr	r3, [pc, #244]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	4939      	ldr	r1, [pc, #228]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bba:	e03a      	b.n	8003c32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d020      	beq.n	8003c06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bc4:	4b36      	ldr	r3, [pc, #216]	; (8003ca0 <HAL_RCC_OscConfig+0x270>)
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fe fc4d 	bl	8002468 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bd2:	f7fe fc49 	bl	8002468 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e1a1      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be4:	4b2d      	ldr	r3, [pc, #180]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0f0      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf0:	4b2a      	ldr	r3, [pc, #168]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	00db      	lsls	r3, r3, #3
 8003bfe:	4927      	ldr	r1, [pc, #156]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	600b      	str	r3, [r1, #0]
 8003c04:	e015      	b.n	8003c32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c06:	4b26      	ldr	r3, [pc, #152]	; (8003ca0 <HAL_RCC_OscConfig+0x270>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c0c:	f7fe fc2c 	bl	8002468 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c14:	f7fe fc28 	bl	8002468 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e180      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c26:	4b1d      	ldr	r3, [pc, #116]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1f0      	bne.n	8003c14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0308 	and.w	r3, r3, #8
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d03a      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d019      	beq.n	8003c7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c46:	4b17      	ldr	r3, [pc, #92]	; (8003ca4 <HAL_RCC_OscConfig+0x274>)
 8003c48:	2201      	movs	r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4c:	f7fe fc0c 	bl	8002468 <HAL_GetTick>
 8003c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c52:	e008      	b.n	8003c66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c54:	f7fe fc08 	bl	8002468 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e160      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c66:	4b0d      	ldr	r3, [pc, #52]	; (8003c9c <HAL_RCC_OscConfig+0x26c>)
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d0f0      	beq.n	8003c54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c72:	2001      	movs	r0, #1
 8003c74:	f000 fad8 	bl	8004228 <RCC_Delay>
 8003c78:	e01c      	b.n	8003cb4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <HAL_RCC_OscConfig+0x274>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c80:	f7fe fbf2 	bl	8002468 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c86:	e00f      	b.n	8003ca8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c88:	f7fe fbee 	bl	8002468 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d908      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e146      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
 8003c9a:	bf00      	nop
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	42420000 	.word	0x42420000
 8003ca4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ca8:	4b92      	ldr	r3, [pc, #584]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1e9      	bne.n	8003c88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 80a6 	beq.w	8003e0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cc6:	4b8b      	ldr	r3, [pc, #556]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10d      	bne.n	8003cee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cd2:	4b88      	ldr	r3, [pc, #544]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003cd4:	69db      	ldr	r3, [r3, #28]
 8003cd6:	4a87      	ldr	r2, [pc, #540]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cdc:	61d3      	str	r3, [r2, #28]
 8003cde:	4b85      	ldr	r3, [pc, #532]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ce6:	60bb      	str	r3, [r7, #8]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cea:	2301      	movs	r3, #1
 8003cec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cee:	4b82      	ldr	r3, [pc, #520]	; (8003ef8 <HAL_RCC_OscConfig+0x4c8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d118      	bne.n	8003d2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cfa:	4b7f      	ldr	r3, [pc, #508]	; (8003ef8 <HAL_RCC_OscConfig+0x4c8>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a7e      	ldr	r2, [pc, #504]	; (8003ef8 <HAL_RCC_OscConfig+0x4c8>)
 8003d00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d06:	f7fe fbaf 	bl	8002468 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d0c:	e008      	b.n	8003d20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d0e:	f7fe fbab 	bl	8002468 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b64      	cmp	r3, #100	; 0x64
 8003d1a:	d901      	bls.n	8003d20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e103      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d20:	4b75      	ldr	r3, [pc, #468]	; (8003ef8 <HAL_RCC_OscConfig+0x4c8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d0f0      	beq.n	8003d0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d106      	bne.n	8003d42 <HAL_RCC_OscConfig+0x312>
 8003d34:	4b6f      	ldr	r3, [pc, #444]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	4a6e      	ldr	r2, [pc, #440]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d3a:	f043 0301 	orr.w	r3, r3, #1
 8003d3e:	6213      	str	r3, [r2, #32]
 8003d40:	e02d      	b.n	8003d9e <HAL_RCC_OscConfig+0x36e>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10c      	bne.n	8003d64 <HAL_RCC_OscConfig+0x334>
 8003d4a:	4b6a      	ldr	r3, [pc, #424]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	4a69      	ldr	r2, [pc, #420]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d50:	f023 0301 	bic.w	r3, r3, #1
 8003d54:	6213      	str	r3, [r2, #32]
 8003d56:	4b67      	ldr	r3, [pc, #412]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	4a66      	ldr	r2, [pc, #408]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d5c:	f023 0304 	bic.w	r3, r3, #4
 8003d60:	6213      	str	r3, [r2, #32]
 8003d62:	e01c      	b.n	8003d9e <HAL_RCC_OscConfig+0x36e>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	2b05      	cmp	r3, #5
 8003d6a:	d10c      	bne.n	8003d86 <HAL_RCC_OscConfig+0x356>
 8003d6c:	4b61      	ldr	r3, [pc, #388]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	4a60      	ldr	r2, [pc, #384]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d72:	f043 0304 	orr.w	r3, r3, #4
 8003d76:	6213      	str	r3, [r2, #32]
 8003d78:	4b5e      	ldr	r3, [pc, #376]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	4a5d      	ldr	r2, [pc, #372]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d7e:	f043 0301 	orr.w	r3, r3, #1
 8003d82:	6213      	str	r3, [r2, #32]
 8003d84:	e00b      	b.n	8003d9e <HAL_RCC_OscConfig+0x36e>
 8003d86:	4b5b      	ldr	r3, [pc, #364]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	4a5a      	ldr	r2, [pc, #360]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	f023 0301 	bic.w	r3, r3, #1
 8003d90:	6213      	str	r3, [r2, #32]
 8003d92:	4b58      	ldr	r3, [pc, #352]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	4a57      	ldr	r2, [pc, #348]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003d98:	f023 0304 	bic.w	r3, r3, #4
 8003d9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d015      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da6:	f7fe fb5f 	bl	8002468 <HAL_GetTick>
 8003daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dac:	e00a      	b.n	8003dc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dae:	f7fe fb5b 	bl	8002468 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d901      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e0b1      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dc4:	4b4b      	ldr	r3, [pc, #300]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0ee      	beq.n	8003dae <HAL_RCC_OscConfig+0x37e>
 8003dd0:	e014      	b.n	8003dfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd2:	f7fe fb49 	bl	8002468 <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd8:	e00a      	b.n	8003df0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dda:	f7fe fb45 	bl	8002468 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e09b      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003df0:	4b40      	ldr	r3, [pc, #256]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1ee      	bne.n	8003dda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dfc:	7dfb      	ldrb	r3, [r7, #23]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d105      	bne.n	8003e0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e02:	4b3c      	ldr	r3, [pc, #240]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	4a3b      	ldr	r2, [pc, #236]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f000 8087 	beq.w	8003f26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e18:	4b36      	ldr	r3, [pc, #216]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f003 030c 	and.w	r3, r3, #12
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d061      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	69db      	ldr	r3, [r3, #28]
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d146      	bne.n	8003eba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2c:	4b33      	ldr	r3, [pc, #204]	; (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e32:	f7fe fb19 	bl	8002468 <HAL_GetTick>
 8003e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e38:	e008      	b.n	8003e4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e3a:	f7fe fb15 	bl	8002468 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e06d      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e4c:	4b29      	ldr	r3, [pc, #164]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1f0      	bne.n	8003e3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e60:	d108      	bne.n	8003e74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e62:	4b24      	ldr	r3, [pc, #144]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	4921      	ldr	r1, [pc, #132]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e74:	4b1f      	ldr	r3, [pc, #124]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a19      	ldr	r1, [r3, #32]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e84:	430b      	orrs	r3, r1
 8003e86:	491b      	ldr	r1, [pc, #108]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e8c:	4b1b      	ldr	r3, [pc, #108]	; (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003e8e:	2201      	movs	r2, #1
 8003e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e92:	f7fe fae9 	bl	8002468 <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9a:	f7fe fae5 	bl	8002468 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e03d      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003eac:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d0f0      	beq.n	8003e9a <HAL_RCC_OscConfig+0x46a>
 8003eb8:	e035      	b.n	8003f26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eba:	4b10      	ldr	r3, [pc, #64]	; (8003efc <HAL_RCC_OscConfig+0x4cc>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec0:	f7fe fad2 	bl	8002468 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec8:	f7fe face 	bl	8002468 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e026      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eda:	4b06      	ldr	r3, [pc, #24]	; (8003ef4 <HAL_RCC_OscConfig+0x4c4>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1f0      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x498>
 8003ee6:	e01e      	b.n	8003f26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d107      	bne.n	8003f00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e019      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	40007000 	.word	0x40007000
 8003efc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f00:	4b0b      	ldr	r3, [pc, #44]	; (8003f30 <HAL_RCC_OscConfig+0x500>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d106      	bne.n	8003f22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d001      	beq.n	8003f26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e000      	b.n	8003f28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	40021000 	.word	0x40021000

08003f34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0d0      	b.n	80040ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f48:	4b6a      	ldr	r3, [pc, #424]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d910      	bls.n	8003f78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f56:	4b67      	ldr	r3, [pc, #412]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 0207 	bic.w	r2, r3, #7
 8003f5e:	4965      	ldr	r1, [pc, #404]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f66:	4b63      	ldr	r3, [pc, #396]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0307 	and.w	r3, r3, #7
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d001      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0b8      	b.n	80040ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d020      	beq.n	8003fc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0304 	and.w	r3, r3, #4
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d005      	beq.n	8003f9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f90:	4b59      	ldr	r3, [pc, #356]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	4a58      	ldr	r2, [pc, #352]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0308 	and.w	r3, r3, #8
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fa8:	4b53      	ldr	r3, [pc, #332]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	4a52      	ldr	r2, [pc, #328]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003fb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fb4:	4b50      	ldr	r3, [pc, #320]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	494d      	ldr	r1, [pc, #308]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d040      	beq.n	8004054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d107      	bne.n	8003fea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fda:	4b47      	ldr	r3, [pc, #284]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d115      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e07f      	b.n	80040ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d107      	bne.n	8004002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff2:	4b41      	ldr	r3, [pc, #260]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d109      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e073      	b.n	80040ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004002:	4b3d      	ldr	r3, [pc, #244]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e06b      	b.n	80040ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004012:	4b39      	ldr	r3, [pc, #228]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f023 0203 	bic.w	r2, r3, #3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	4936      	ldr	r1, [pc, #216]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004020:	4313      	orrs	r3, r2
 8004022:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004024:	f7fe fa20 	bl	8002468 <HAL_GetTick>
 8004028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402a:	e00a      	b.n	8004042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800402c:	f7fe fa1c 	bl	8002468 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	f241 3288 	movw	r2, #5000	; 0x1388
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e053      	b.n	80040ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004042:	4b2d      	ldr	r3, [pc, #180]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f003 020c 	and.w	r2, r3, #12
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	429a      	cmp	r2, r3
 8004052:	d1eb      	bne.n	800402c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004054:	4b27      	ldr	r3, [pc, #156]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	429a      	cmp	r2, r3
 8004060:	d210      	bcs.n	8004084 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004062:	4b24      	ldr	r3, [pc, #144]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f023 0207 	bic.w	r2, r3, #7
 800406a:	4922      	ldr	r1, [pc, #136]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	4313      	orrs	r3, r2
 8004070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004072:	4b20      	ldr	r3, [pc, #128]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	683a      	ldr	r2, [r7, #0]
 800407c:	429a      	cmp	r2, r3
 800407e:	d001      	beq.n	8004084 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e032      	b.n	80040ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b00      	cmp	r3, #0
 800408e:	d008      	beq.n	80040a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004090:	4b19      	ldr	r3, [pc, #100]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	4916      	ldr	r1, [pc, #88]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d009      	beq.n	80040c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040ae:	4b12      	ldr	r3, [pc, #72]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	490e      	ldr	r1, [pc, #56]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040c2:	f000 f821 	bl	8004108 <HAL_RCC_GetSysClockFreq>
 80040c6:	4602      	mov	r2, r0
 80040c8:	4b0b      	ldr	r3, [pc, #44]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	091b      	lsrs	r3, r3, #4
 80040ce:	f003 030f 	and.w	r3, r3, #15
 80040d2:	490a      	ldr	r1, [pc, #40]	; (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 80040d4:	5ccb      	ldrb	r3, [r1, r3]
 80040d6:	fa22 f303 	lsr.w	r3, r2, r3
 80040da:	4a09      	ldr	r2, [pc, #36]	; (8004100 <HAL_RCC_ClockConfig+0x1cc>)
 80040dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040de:	4b09      	ldr	r3, [pc, #36]	; (8004104 <HAL_RCC_ClockConfig+0x1d0>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe f97e 	bl	80023e4 <HAL_InitTick>

  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40022000 	.word	0x40022000
 80040f8:	40021000 	.word	0x40021000
 80040fc:	080076a4 	.word	0x080076a4
 8004100:	20000004 	.word	0x20000004
 8004104:	20000008 	.word	0x20000008

08004108 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004108:	b490      	push	{r4, r7}
 800410a:	b08a      	sub	sp, #40	; 0x28
 800410c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800410e:	4b29      	ldr	r3, [pc, #164]	; (80041b4 <HAL_RCC_GetSysClockFreq+0xac>)
 8004110:	1d3c      	adds	r4, r7, #4
 8004112:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004114:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004118:	f240 2301 	movw	r3, #513	; 0x201
 800411c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800411e:	2300      	movs	r3, #0
 8004120:	61fb      	str	r3, [r7, #28]
 8004122:	2300      	movs	r3, #0
 8004124:	61bb      	str	r3, [r7, #24]
 8004126:	2300      	movs	r3, #0
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
 800412a:	2300      	movs	r3, #0
 800412c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800412e:	2300      	movs	r3, #0
 8004130:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004132:	4b21      	ldr	r3, [pc, #132]	; (80041b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	f003 030c 	and.w	r3, r3, #12
 800413e:	2b04      	cmp	r3, #4
 8004140:	d002      	beq.n	8004148 <HAL_RCC_GetSysClockFreq+0x40>
 8004142:	2b08      	cmp	r3, #8
 8004144:	d003      	beq.n	800414e <HAL_RCC_GetSysClockFreq+0x46>
 8004146:	e02b      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004148:	4b1c      	ldr	r3, [pc, #112]	; (80041bc <HAL_RCC_GetSysClockFreq+0xb4>)
 800414a:	623b      	str	r3, [r7, #32]
      break;
 800414c:	e02b      	b.n	80041a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	0c9b      	lsrs	r3, r3, #18
 8004152:	f003 030f 	and.w	r3, r3, #15
 8004156:	3328      	adds	r3, #40	; 0x28
 8004158:	443b      	add	r3, r7
 800415a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800415e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d012      	beq.n	8004190 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800416a:	4b13      	ldr	r3, [pc, #76]	; (80041b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	0c5b      	lsrs	r3, r3, #17
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	3328      	adds	r3, #40	; 0x28
 8004176:	443b      	add	r3, r7
 8004178:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800417c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	4a0e      	ldr	r2, [pc, #56]	; (80041bc <HAL_RCC_GetSysClockFreq+0xb4>)
 8004182:	fb03 f202 	mul.w	r2, r3, r2
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	fbb2 f3f3 	udiv	r3, r2, r3
 800418c:	627b      	str	r3, [r7, #36]	; 0x24
 800418e:	e004      	b.n	800419a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	4a0b      	ldr	r2, [pc, #44]	; (80041c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004194:	fb02 f303 	mul.w	r3, r2, r3
 8004198:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800419a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419c:	623b      	str	r3, [r7, #32]
      break;
 800419e:	e002      	b.n	80041a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041a0:	4b06      	ldr	r3, [pc, #24]	; (80041bc <HAL_RCC_GetSysClockFreq+0xb4>)
 80041a2:	623b      	str	r3, [r7, #32]
      break;
 80041a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041a6:	6a3b      	ldr	r3, [r7, #32]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3728      	adds	r7, #40	; 0x28
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bc90      	pop	{r4, r7}
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	08007684 	.word	0x08007684
 80041b8:	40021000 	.word	0x40021000
 80041bc:	007a1200 	.word	0x007a1200
 80041c0:	003d0900 	.word	0x003d0900

080041c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041c4:	b480      	push	{r7}
 80041c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041c8:	4b02      	ldr	r3, [pc, #8]	; (80041d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80041ca:	681b      	ldr	r3, [r3, #0]
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bc80      	pop	{r7}
 80041d2:	4770      	bx	lr
 80041d4:	20000004 	.word	0x20000004

080041d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041dc:	f7ff fff2 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 80041e0:	4602      	mov	r2, r0
 80041e2:	4b05      	ldr	r3, [pc, #20]	; (80041f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	0a1b      	lsrs	r3, r3, #8
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	4903      	ldr	r1, [pc, #12]	; (80041fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80041ee:	5ccb      	ldrb	r3, [r1, r3]
 80041f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000
 80041fc:	080076b4 	.word	0x080076b4

08004200 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004204:	f7ff ffde 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 8004208:	4602      	mov	r2, r0
 800420a:	4b05      	ldr	r3, [pc, #20]	; (8004220 <HAL_RCC_GetPCLK2Freq+0x20>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	0adb      	lsrs	r3, r3, #11
 8004210:	f003 0307 	and.w	r3, r3, #7
 8004214:	4903      	ldr	r1, [pc, #12]	; (8004224 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004216:	5ccb      	ldrb	r3, [r1, r3]
 8004218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800421c:	4618      	mov	r0, r3
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40021000 	.word	0x40021000
 8004224:	080076b4 	.word	0x080076b4

08004228 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004230:	4b0a      	ldr	r3, [pc, #40]	; (800425c <RCC_Delay+0x34>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a0a      	ldr	r2, [pc, #40]	; (8004260 <RCC_Delay+0x38>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	0a5b      	lsrs	r3, r3, #9
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	fb02 f303 	mul.w	r3, r2, r3
 8004242:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004244:	bf00      	nop
  }
  while (Delay --);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	1e5a      	subs	r2, r3, #1
 800424a:	60fa      	str	r2, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f9      	bne.n	8004244 <RCC_Delay+0x1c>
}
 8004250:	bf00      	nop
 8004252:	bf00      	nop
 8004254:	3714      	adds	r7, #20
 8004256:	46bd      	mov	sp, r7
 8004258:	bc80      	pop	{r7}
 800425a:	4770      	bx	lr
 800425c:	20000004 	.word	0x20000004
 8004260:	10624dd3 	.word	0x10624dd3

08004264 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	613b      	str	r3, [r7, #16]
 8004270:	2300      	movs	r3, #0
 8004272:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d07d      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004280:	2300      	movs	r3, #0
 8004282:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004284:	4b4f      	ldr	r3, [pc, #316]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004286:	69db      	ldr	r3, [r3, #28]
 8004288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10d      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004290:	4b4c      	ldr	r3, [pc, #304]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	4a4b      	ldr	r2, [pc, #300]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004296:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429a:	61d3      	str	r3, [r2, #28]
 800429c:	4b49      	ldr	r3, [pc, #292]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a4:	60bb      	str	r3, [r7, #8]
 80042a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042a8:	2301      	movs	r3, #1
 80042aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ac:	4b46      	ldr	r3, [pc, #280]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d118      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042b8:	4b43      	ldr	r3, [pc, #268]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a42      	ldr	r2, [pc, #264]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c4:	f7fe f8d0 	bl	8002468 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ca:	e008      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042cc:	f7fe f8cc 	bl	8002468 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b64      	cmp	r3, #100	; 0x64
 80042d8:	d901      	bls.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e06d      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042de:	4b3a      	ldr	r3, [pc, #232]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0f0      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042ea:	4b36      	ldr	r3, [pc, #216]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d02e      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	429a      	cmp	r2, r3
 8004306:	d027      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004308:	4b2e      	ldr	r3, [pc, #184]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004310:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004312:	4b2e      	ldr	r3, [pc, #184]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004314:	2201      	movs	r2, #1
 8004316:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004318:	4b2c      	ldr	r3, [pc, #176]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800431e:	4a29      	ldr	r2, [pc, #164]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	2b00      	cmp	r3, #0
 800432c:	d014      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800432e:	f7fe f89b 	bl	8002468 <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004334:	e00a      	b.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004336:	f7fe f897 	bl	8002468 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	f241 3288 	movw	r2, #5000	; 0x1388
 8004344:	4293      	cmp	r3, r2
 8004346:	d901      	bls.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e036      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434c:	4b1d      	ldr	r3, [pc, #116]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d0ee      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004358:	4b1a      	ldr	r3, [pc, #104]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800435a:	6a1b      	ldr	r3, [r3, #32]
 800435c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	4917      	ldr	r1, [pc, #92]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004366:	4313      	orrs	r3, r2
 8004368:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800436a:	7dfb      	ldrb	r3, [r7, #23]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d105      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004370:	4b14      	ldr	r3, [pc, #80]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004372:	69db      	ldr	r3, [r3, #28]
 8004374:	4a13      	ldr	r2, [pc, #76]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004376:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800437a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004388:	4b0e      	ldr	r3, [pc, #56]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	490b      	ldr	r1, [pc, #44]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004396:	4313      	orrs	r3, r2
 8004398:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0310 	and.w	r3, r3, #16
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d008      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043a6:	4b07      	ldr	r3, [pc, #28]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	4904      	ldr	r1, [pc, #16]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3718      	adds	r7, #24
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	40021000 	.word	0x40021000
 80043c8:	40007000 	.word	0x40007000
 80043cc:	42420440 	.word	0x42420440

080043d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80043d0:	b590      	push	{r4, r7, lr}
 80043d2:	b08d      	sub	sp, #52	; 0x34
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80043d8:	4b58      	ldr	r3, [pc, #352]	; (800453c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80043da:	f107 040c 	add.w	r4, r7, #12
 80043de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80043e4:	f240 2301 	movw	r3, #513	; 0x201
 80043e8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	627b      	str	r3, [r7, #36]	; 0x24
 80043ee:	2300      	movs	r3, #0
 80043f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043f2:	2300      	movs	r3, #0
 80043f4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61fb      	str	r3, [r7, #28]
 80043fa:	2300      	movs	r3, #0
 80043fc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b10      	cmp	r3, #16
 8004402:	d00a      	beq.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b10      	cmp	r3, #16
 8004408:	f200 808e 	bhi.w	8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d049      	beq.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b02      	cmp	r3, #2
 8004416:	d079      	beq.n	800450c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004418:	e086      	b.n	8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800441a:	4b49      	ldr	r3, [pc, #292]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004420:	4b47      	ldr	r3, [pc, #284]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d07f      	beq.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	0c9b      	lsrs	r3, r3, #18
 8004430:	f003 030f 	and.w	r3, r3, #15
 8004434:	3330      	adds	r3, #48	; 0x30
 8004436:	443b      	add	r3, r7
 8004438:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800443c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d017      	beq.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004448:	4b3d      	ldr	r3, [pc, #244]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	0c5b      	lsrs	r3, r3, #17
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	3330      	adds	r3, #48	; 0x30
 8004454:	443b      	add	r3, r7
 8004456:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800445a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00d      	beq.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004466:	4a37      	ldr	r2, [pc, #220]	; (8004544 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446a:	fbb2 f2f3 	udiv	r2, r2, r3
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	fb02 f303 	mul.w	r3, r2, r3
 8004474:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004476:	e004      	b.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	4a33      	ldr	r2, [pc, #204]	; (8004548 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004482:	4b2f      	ldr	r3, [pc, #188]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800448a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800448e:	d102      	bne.n	8004496 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8004490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004492:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004494:	e04a      	b.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8004496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	4a2c      	ldr	r2, [pc, #176]	; (800454c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800449c:	fba2 2303 	umull	r2, r3, r2, r3
 80044a0:	085b      	lsrs	r3, r3, #1
 80044a2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80044a4:	e042      	b.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80044a6:	4b26      	ldr	r3, [pc, #152]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044b6:	d108      	bne.n	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	f003 0302 	and.w	r3, r3, #2
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80044c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80044c8:	e01f      	b.n	800450a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044d4:	d109      	bne.n	80044ea <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 80044d6:	4b1a      	ldr	r3, [pc, #104]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80044d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80044e2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80044e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80044e8:	e00f      	b.n	800450a <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044f4:	d11c      	bne.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80044f6:	4b12      	ldr	r3, [pc, #72]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d016      	beq.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8004502:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004506:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004508:	e012      	b.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800450a:	e011      	b.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800450c:	f7ff fe78 	bl	8004200 <HAL_RCC_GetPCLK2Freq>
 8004510:	4602      	mov	r2, r0
 8004512:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	0b9b      	lsrs	r3, r3, #14
 8004518:	f003 0303 	and.w	r3, r3, #3
 800451c:	3301      	adds	r3, #1
 800451e:	005b      	lsls	r3, r3, #1
 8004520:	fbb2 f3f3 	udiv	r3, r2, r3
 8004524:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004526:	e004      	b.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004528:	bf00      	nop
 800452a:	e002      	b.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800452c:	bf00      	nop
 800452e:	e000      	b.n	8004532 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004530:	bf00      	nop
    }
  }
  return (frequency);
 8004532:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004534:	4618      	mov	r0, r3
 8004536:	3734      	adds	r7, #52	; 0x34
 8004538:	46bd      	mov	sp, r7
 800453a:	bd90      	pop	{r4, r7, pc}
 800453c:	08007694 	.word	0x08007694
 8004540:	40021000 	.word	0x40021000
 8004544:	007a1200 	.word	0x007a1200
 8004548:	003d0900 	.word	0x003d0900
 800454c:	aaaaaaab 	.word	0xaaaaaaab

08004550 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e03f      	b.n	80045e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d106      	bne.n	800457c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7fd feba 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2224      	movs	r2, #36	; 0x24
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004592:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f905 	bl	80047a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	691a      	ldr	r2, [r3, #16]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	695a      	ldr	r2, [r3, #20]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68da      	ldr	r2, [r3, #12]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2220      	movs	r2, #32
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b08a      	sub	sp, #40	; 0x28
 80045ee:	af02      	add	r7, sp, #8
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	603b      	str	r3, [r7, #0]
 80045f6:	4613      	mov	r3, r2
 80045f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b20      	cmp	r3, #32
 8004608:	d17c      	bne.n	8004704 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d002      	beq.n	8004616 <HAL_UART_Transmit+0x2c>
 8004610:	88fb      	ldrh	r3, [r7, #6]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e075      	b.n	8004706 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004620:	2b01      	cmp	r3, #1
 8004622:	d101      	bne.n	8004628 <HAL_UART_Transmit+0x3e>
 8004624:	2302      	movs	r3, #2
 8004626:	e06e      	b.n	8004706 <HAL_UART_Transmit+0x11c>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2221      	movs	r2, #33	; 0x21
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800463e:	f7fd ff13 	bl	8002468 <HAL_GetTick>
 8004642:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	88fa      	ldrh	r2, [r7, #6]
 8004648:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	88fa      	ldrh	r2, [r7, #6]
 800464e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004658:	d108      	bne.n	800466c <HAL_UART_Transmit+0x82>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d104      	bne.n	800466c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004662:	2300      	movs	r3, #0
 8004664:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	61bb      	str	r3, [r7, #24]
 800466a:	e003      	b.n	8004674 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004670:	2300      	movs	r3, #0
 8004672:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800467c:	e02a      	b.n	80046d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	2200      	movs	r2, #0
 8004686:	2180      	movs	r1, #128	; 0x80
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f000 f840 	bl	800470e <UART_WaitOnFlagUntilTimeout>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e036      	b.n	8004706 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10b      	bne.n	80046b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	881b      	ldrh	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	3302      	adds	r3, #2
 80046b2:	61bb      	str	r3, [r7, #24]
 80046b4:	e007      	b.n	80046c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	781a      	ldrb	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	3301      	adds	r3, #1
 80046c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	3b01      	subs	r3, #1
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046d8:	b29b      	uxth	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1cf      	bne.n	800467e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2200      	movs	r2, #0
 80046e6:	2140      	movs	r1, #64	; 0x40
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 f810 	bl	800470e <UART_WaitOnFlagUntilTimeout>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e006      	b.n	8004706 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2220      	movs	r2, #32
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	e000      	b.n	8004706 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004704:	2302      	movs	r3, #2
  }
}
 8004706:	4618      	mov	r0, r3
 8004708:	3720      	adds	r7, #32
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b084      	sub	sp, #16
 8004712:	af00      	add	r7, sp, #0
 8004714:	60f8      	str	r0, [r7, #12]
 8004716:	60b9      	str	r1, [r7, #8]
 8004718:	603b      	str	r3, [r7, #0]
 800471a:	4613      	mov	r3, r2
 800471c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800471e:	e02c      	b.n	800477a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004726:	d028      	beq.n	800477a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d007      	beq.n	800473e <UART_WaitOnFlagUntilTimeout+0x30>
 800472e:	f7fd fe9b 	bl	8002468 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	429a      	cmp	r2, r3
 800473c:	d21d      	bcs.n	800477a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68da      	ldr	r2, [r3, #12]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800474c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	695a      	ldr	r2, [r3, #20]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 0201 	bic.w	r2, r2, #1
 800475c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2220      	movs	r2, #32
 8004762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2220      	movs	r2, #32
 800476a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e00f      	b.n	800479a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	4013      	ands	r3, r2
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	429a      	cmp	r2, r3
 8004788:	bf0c      	ite	eq
 800478a:	2301      	moveq	r3, #1
 800478c:	2300      	movne	r3, #0
 800478e:	b2db      	uxtb	r3, r3
 8004790:	461a      	mov	r2, r3
 8004792:	79fb      	ldrb	r3, [r7, #7]
 8004794:	429a      	cmp	r2, r3
 8004796:	d0c3      	beq.n	8004720 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68da      	ldr	r2, [r3, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	689a      	ldr	r2, [r3, #8]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80047de:	f023 030c 	bic.w	r3, r3, #12
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6812      	ldr	r2, [r2, #0]
 80047e6:	68b9      	ldr	r1, [r7, #8]
 80047e8:	430b      	orrs	r3, r1
 80047ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699a      	ldr	r2, [r3, #24]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a2c      	ldr	r2, [pc, #176]	; (80048b8 <UART_SetConfig+0x114>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d103      	bne.n	8004814 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800480c:	f7ff fcf8 	bl	8004200 <HAL_RCC_GetPCLK2Freq>
 8004810:	60f8      	str	r0, [r7, #12]
 8004812:	e002      	b.n	800481a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004814:	f7ff fce0 	bl	80041d8 <HAL_RCC_GetPCLK1Freq>
 8004818:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	4613      	mov	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	009a      	lsls	r2, r3, #2
 8004824:	441a      	add	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004830:	4a22      	ldr	r2, [pc, #136]	; (80048bc <UART_SetConfig+0x118>)
 8004832:	fba2 2303 	umull	r2, r3, r2, r3
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	0119      	lsls	r1, r3, #4
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	4613      	mov	r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	4413      	add	r3, r2
 8004842:	009a      	lsls	r2, r3, #2
 8004844:	441a      	add	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004850:	4b1a      	ldr	r3, [pc, #104]	; (80048bc <UART_SetConfig+0x118>)
 8004852:	fba3 0302 	umull	r0, r3, r3, r2
 8004856:	095b      	lsrs	r3, r3, #5
 8004858:	2064      	movs	r0, #100	; 0x64
 800485a:	fb00 f303 	mul.w	r3, r0, r3
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	011b      	lsls	r3, r3, #4
 8004862:	3332      	adds	r3, #50	; 0x32
 8004864:	4a15      	ldr	r2, [pc, #84]	; (80048bc <UART_SetConfig+0x118>)
 8004866:	fba2 2303 	umull	r2, r3, r2, r3
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004870:	4419      	add	r1, r3
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	4613      	mov	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4413      	add	r3, r2
 800487a:	009a      	lsls	r2, r3, #2
 800487c:	441a      	add	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	fbb2 f2f3 	udiv	r2, r2, r3
 8004888:	4b0c      	ldr	r3, [pc, #48]	; (80048bc <UART_SetConfig+0x118>)
 800488a:	fba3 0302 	umull	r0, r3, r3, r2
 800488e:	095b      	lsrs	r3, r3, #5
 8004890:	2064      	movs	r0, #100	; 0x64
 8004892:	fb00 f303 	mul.w	r3, r0, r3
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	3332      	adds	r3, #50	; 0x32
 800489c:	4a07      	ldr	r2, [pc, #28]	; (80048bc <UART_SetConfig+0x118>)
 800489e:	fba2 2303 	umull	r2, r3, r2, r3
 80048a2:	095b      	lsrs	r3, r3, #5
 80048a4:	f003 020f 	and.w	r2, r3, #15
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	440a      	add	r2, r1
 80048ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048b0:	bf00      	nop
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	40013800 	.word	0x40013800
 80048bc:	51eb851f 	.word	0x51eb851f

080048c0 <__errno>:
 80048c0:	4b01      	ldr	r3, [pc, #4]	; (80048c8 <__errno+0x8>)
 80048c2:	6818      	ldr	r0, [r3, #0]
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	20000010 	.word	0x20000010

080048cc <__libc_init_array>:
 80048cc:	b570      	push	{r4, r5, r6, lr}
 80048ce:	2600      	movs	r6, #0
 80048d0:	4d0c      	ldr	r5, [pc, #48]	; (8004904 <__libc_init_array+0x38>)
 80048d2:	4c0d      	ldr	r4, [pc, #52]	; (8004908 <__libc_init_array+0x3c>)
 80048d4:	1b64      	subs	r4, r4, r5
 80048d6:	10a4      	asrs	r4, r4, #2
 80048d8:	42a6      	cmp	r6, r4
 80048da:	d109      	bne.n	80048f0 <__libc_init_array+0x24>
 80048dc:	f002 fe8e 	bl	80075fc <_init>
 80048e0:	2600      	movs	r6, #0
 80048e2:	4d0a      	ldr	r5, [pc, #40]	; (800490c <__libc_init_array+0x40>)
 80048e4:	4c0a      	ldr	r4, [pc, #40]	; (8004910 <__libc_init_array+0x44>)
 80048e6:	1b64      	subs	r4, r4, r5
 80048e8:	10a4      	asrs	r4, r4, #2
 80048ea:	42a6      	cmp	r6, r4
 80048ec:	d105      	bne.n	80048fa <__libc_init_array+0x2e>
 80048ee:	bd70      	pop	{r4, r5, r6, pc}
 80048f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80048f4:	4798      	blx	r3
 80048f6:	3601      	adds	r6, #1
 80048f8:	e7ee      	b.n	80048d8 <__libc_init_array+0xc>
 80048fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80048fe:	4798      	blx	r3
 8004900:	3601      	adds	r6, #1
 8004902:	e7f2      	b.n	80048ea <__libc_init_array+0x1e>
 8004904:	08007a94 	.word	0x08007a94
 8004908:	08007a94 	.word	0x08007a94
 800490c:	08007a94 	.word	0x08007a94
 8004910:	08007a98 	.word	0x08007a98

08004914 <memset>:
 8004914:	4603      	mov	r3, r0
 8004916:	4402      	add	r2, r0
 8004918:	4293      	cmp	r3, r2
 800491a:	d100      	bne.n	800491e <memset+0xa>
 800491c:	4770      	bx	lr
 800491e:	f803 1b01 	strb.w	r1, [r3], #1
 8004922:	e7f9      	b.n	8004918 <memset+0x4>

08004924 <__cvt>:
 8004924:	2b00      	cmp	r3, #0
 8004926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800492a:	461f      	mov	r7, r3
 800492c:	bfbb      	ittet	lt
 800492e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004932:	461f      	movlt	r7, r3
 8004934:	2300      	movge	r3, #0
 8004936:	232d      	movlt	r3, #45	; 0x2d
 8004938:	b088      	sub	sp, #32
 800493a:	4614      	mov	r4, r2
 800493c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800493e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004940:	7013      	strb	r3, [r2, #0]
 8004942:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004944:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004948:	f023 0820 	bic.w	r8, r3, #32
 800494c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004950:	d005      	beq.n	800495e <__cvt+0x3a>
 8004952:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004956:	d100      	bne.n	800495a <__cvt+0x36>
 8004958:	3501      	adds	r5, #1
 800495a:	2302      	movs	r3, #2
 800495c:	e000      	b.n	8004960 <__cvt+0x3c>
 800495e:	2303      	movs	r3, #3
 8004960:	aa07      	add	r2, sp, #28
 8004962:	9204      	str	r2, [sp, #16]
 8004964:	aa06      	add	r2, sp, #24
 8004966:	e9cd a202 	strd	sl, r2, [sp, #8]
 800496a:	e9cd 3500 	strd	r3, r5, [sp]
 800496e:	4622      	mov	r2, r4
 8004970:	463b      	mov	r3, r7
 8004972:	f000 fe11 	bl	8005598 <_dtoa_r>
 8004976:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800497a:	4606      	mov	r6, r0
 800497c:	d102      	bne.n	8004984 <__cvt+0x60>
 800497e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004980:	07db      	lsls	r3, r3, #31
 8004982:	d522      	bpl.n	80049ca <__cvt+0xa6>
 8004984:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004988:	eb06 0905 	add.w	r9, r6, r5
 800498c:	d110      	bne.n	80049b0 <__cvt+0x8c>
 800498e:	7833      	ldrb	r3, [r6, #0]
 8004990:	2b30      	cmp	r3, #48	; 0x30
 8004992:	d10a      	bne.n	80049aa <__cvt+0x86>
 8004994:	2200      	movs	r2, #0
 8004996:	2300      	movs	r3, #0
 8004998:	4620      	mov	r0, r4
 800499a:	4639      	mov	r1, r7
 800499c:	f7fc f804 	bl	80009a8 <__aeabi_dcmpeq>
 80049a0:	b918      	cbnz	r0, 80049aa <__cvt+0x86>
 80049a2:	f1c5 0501 	rsb	r5, r5, #1
 80049a6:	f8ca 5000 	str.w	r5, [sl]
 80049aa:	f8da 3000 	ldr.w	r3, [sl]
 80049ae:	4499      	add	r9, r3
 80049b0:	2200      	movs	r2, #0
 80049b2:	2300      	movs	r3, #0
 80049b4:	4620      	mov	r0, r4
 80049b6:	4639      	mov	r1, r7
 80049b8:	f7fb fff6 	bl	80009a8 <__aeabi_dcmpeq>
 80049bc:	b108      	cbz	r0, 80049c2 <__cvt+0x9e>
 80049be:	f8cd 901c 	str.w	r9, [sp, #28]
 80049c2:	2230      	movs	r2, #48	; 0x30
 80049c4:	9b07      	ldr	r3, [sp, #28]
 80049c6:	454b      	cmp	r3, r9
 80049c8:	d307      	bcc.n	80049da <__cvt+0xb6>
 80049ca:	4630      	mov	r0, r6
 80049cc:	9b07      	ldr	r3, [sp, #28]
 80049ce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80049d0:	1b9b      	subs	r3, r3, r6
 80049d2:	6013      	str	r3, [r2, #0]
 80049d4:	b008      	add	sp, #32
 80049d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049da:	1c59      	adds	r1, r3, #1
 80049dc:	9107      	str	r1, [sp, #28]
 80049de:	701a      	strb	r2, [r3, #0]
 80049e0:	e7f0      	b.n	80049c4 <__cvt+0xa0>

080049e2 <__exponent>:
 80049e2:	4603      	mov	r3, r0
 80049e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049e6:	2900      	cmp	r1, #0
 80049e8:	f803 2b02 	strb.w	r2, [r3], #2
 80049ec:	bfb6      	itet	lt
 80049ee:	222d      	movlt	r2, #45	; 0x2d
 80049f0:	222b      	movge	r2, #43	; 0x2b
 80049f2:	4249      	neglt	r1, r1
 80049f4:	2909      	cmp	r1, #9
 80049f6:	7042      	strb	r2, [r0, #1]
 80049f8:	dd2b      	ble.n	8004a52 <__exponent+0x70>
 80049fa:	f10d 0407 	add.w	r4, sp, #7
 80049fe:	46a4      	mov	ip, r4
 8004a00:	270a      	movs	r7, #10
 8004a02:	fb91 f6f7 	sdiv	r6, r1, r7
 8004a06:	460a      	mov	r2, r1
 8004a08:	46a6      	mov	lr, r4
 8004a0a:	fb07 1516 	mls	r5, r7, r6, r1
 8004a0e:	2a63      	cmp	r2, #99	; 0x63
 8004a10:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004a14:	4631      	mov	r1, r6
 8004a16:	f104 34ff 	add.w	r4, r4, #4294967295
 8004a1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004a1e:	dcf0      	bgt.n	8004a02 <__exponent+0x20>
 8004a20:	3130      	adds	r1, #48	; 0x30
 8004a22:	f1ae 0502 	sub.w	r5, lr, #2
 8004a26:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	1c44      	adds	r4, r0, #1
 8004a2e:	4561      	cmp	r1, ip
 8004a30:	d30a      	bcc.n	8004a48 <__exponent+0x66>
 8004a32:	f10d 0209 	add.w	r2, sp, #9
 8004a36:	eba2 020e 	sub.w	r2, r2, lr
 8004a3a:	4565      	cmp	r5, ip
 8004a3c:	bf88      	it	hi
 8004a3e:	2200      	movhi	r2, #0
 8004a40:	4413      	add	r3, r2
 8004a42:	1a18      	subs	r0, r3, r0
 8004a44:	b003      	add	sp, #12
 8004a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a48:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a4c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004a50:	e7ed      	b.n	8004a2e <__exponent+0x4c>
 8004a52:	2330      	movs	r3, #48	; 0x30
 8004a54:	3130      	adds	r1, #48	; 0x30
 8004a56:	7083      	strb	r3, [r0, #2]
 8004a58:	70c1      	strb	r1, [r0, #3]
 8004a5a:	1d03      	adds	r3, r0, #4
 8004a5c:	e7f1      	b.n	8004a42 <__exponent+0x60>
	...

08004a60 <_printf_float>:
 8004a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a64:	b091      	sub	sp, #68	; 0x44
 8004a66:	460c      	mov	r4, r1
 8004a68:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004a6c:	4616      	mov	r6, r2
 8004a6e:	461f      	mov	r7, r3
 8004a70:	4605      	mov	r5, r0
 8004a72:	f001 fd33 	bl	80064dc <_localeconv_r>
 8004a76:	6803      	ldr	r3, [r0, #0]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8004a7c:	f7fb fb68 	bl	8000150 <strlen>
 8004a80:	2300      	movs	r3, #0
 8004a82:	930e      	str	r3, [sp, #56]	; 0x38
 8004a84:	f8d8 3000 	ldr.w	r3, [r8]
 8004a88:	900a      	str	r0, [sp, #40]	; 0x28
 8004a8a:	3307      	adds	r3, #7
 8004a8c:	f023 0307 	bic.w	r3, r3, #7
 8004a90:	f103 0208 	add.w	r2, r3, #8
 8004a94:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004a98:	f8d4 b000 	ldr.w	fp, [r4]
 8004a9c:	f8c8 2000 	str.w	r2, [r8]
 8004aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004aa8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004aac:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004ab0:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ab6:	4640      	mov	r0, r8
 8004ab8:	4b9c      	ldr	r3, [pc, #624]	; (8004d2c <_printf_float+0x2cc>)
 8004aba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004abc:	f7fb ffa6 	bl	8000a0c <__aeabi_dcmpun>
 8004ac0:	bb70      	cbnz	r0, 8004b20 <_printf_float+0xc0>
 8004ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac6:	4640      	mov	r0, r8
 8004ac8:	4b98      	ldr	r3, [pc, #608]	; (8004d2c <_printf_float+0x2cc>)
 8004aca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004acc:	f7fb ff80 	bl	80009d0 <__aeabi_dcmple>
 8004ad0:	bb30      	cbnz	r0, 8004b20 <_printf_float+0xc0>
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	4640      	mov	r0, r8
 8004ad8:	4651      	mov	r1, sl
 8004ada:	f7fb ff6f 	bl	80009bc <__aeabi_dcmplt>
 8004ade:	b110      	cbz	r0, 8004ae6 <_printf_float+0x86>
 8004ae0:	232d      	movs	r3, #45	; 0x2d
 8004ae2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ae6:	4b92      	ldr	r3, [pc, #584]	; (8004d30 <_printf_float+0x2d0>)
 8004ae8:	4892      	ldr	r0, [pc, #584]	; (8004d34 <_printf_float+0x2d4>)
 8004aea:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004aee:	bf94      	ite	ls
 8004af0:	4698      	movls	r8, r3
 8004af2:	4680      	movhi	r8, r0
 8004af4:	2303      	movs	r3, #3
 8004af6:	f04f 0a00 	mov.w	sl, #0
 8004afa:	6123      	str	r3, [r4, #16]
 8004afc:	f02b 0304 	bic.w	r3, fp, #4
 8004b00:	6023      	str	r3, [r4, #0]
 8004b02:	4633      	mov	r3, r6
 8004b04:	4621      	mov	r1, r4
 8004b06:	4628      	mov	r0, r5
 8004b08:	9700      	str	r7, [sp, #0]
 8004b0a:	aa0f      	add	r2, sp, #60	; 0x3c
 8004b0c:	f000 f9d4 	bl	8004eb8 <_printf_common>
 8004b10:	3001      	adds	r0, #1
 8004b12:	f040 8090 	bne.w	8004c36 <_printf_float+0x1d6>
 8004b16:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1a:	b011      	add	sp, #68	; 0x44
 8004b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b20:	4642      	mov	r2, r8
 8004b22:	4653      	mov	r3, sl
 8004b24:	4640      	mov	r0, r8
 8004b26:	4651      	mov	r1, sl
 8004b28:	f7fb ff70 	bl	8000a0c <__aeabi_dcmpun>
 8004b2c:	b148      	cbz	r0, 8004b42 <_printf_float+0xe2>
 8004b2e:	f1ba 0f00 	cmp.w	sl, #0
 8004b32:	bfb8      	it	lt
 8004b34:	232d      	movlt	r3, #45	; 0x2d
 8004b36:	4880      	ldr	r0, [pc, #512]	; (8004d38 <_printf_float+0x2d8>)
 8004b38:	bfb8      	it	lt
 8004b3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004b3e:	4b7f      	ldr	r3, [pc, #508]	; (8004d3c <_printf_float+0x2dc>)
 8004b40:	e7d3      	b.n	8004aea <_printf_float+0x8a>
 8004b42:	6863      	ldr	r3, [r4, #4]
 8004b44:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	d142      	bne.n	8004bd2 <_printf_float+0x172>
 8004b4c:	2306      	movs	r3, #6
 8004b4e:	6063      	str	r3, [r4, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	9206      	str	r2, [sp, #24]
 8004b54:	aa0e      	add	r2, sp, #56	; 0x38
 8004b56:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004b5a:	aa0d      	add	r2, sp, #52	; 0x34
 8004b5c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004b60:	9203      	str	r2, [sp, #12]
 8004b62:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004b66:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004b6a:	6023      	str	r3, [r4, #0]
 8004b6c:	6863      	ldr	r3, [r4, #4]
 8004b6e:	4642      	mov	r2, r8
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	4628      	mov	r0, r5
 8004b74:	4653      	mov	r3, sl
 8004b76:	910b      	str	r1, [sp, #44]	; 0x2c
 8004b78:	f7ff fed4 	bl	8004924 <__cvt>
 8004b7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b7e:	4680      	mov	r8, r0
 8004b80:	2947      	cmp	r1, #71	; 0x47
 8004b82:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b84:	d108      	bne.n	8004b98 <_printf_float+0x138>
 8004b86:	1cc8      	adds	r0, r1, #3
 8004b88:	db02      	blt.n	8004b90 <_printf_float+0x130>
 8004b8a:	6863      	ldr	r3, [r4, #4]
 8004b8c:	4299      	cmp	r1, r3
 8004b8e:	dd40      	ble.n	8004c12 <_printf_float+0x1b2>
 8004b90:	f1a9 0902 	sub.w	r9, r9, #2
 8004b94:	fa5f f989 	uxtb.w	r9, r9
 8004b98:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b9c:	d81f      	bhi.n	8004bde <_printf_float+0x17e>
 8004b9e:	464a      	mov	r2, r9
 8004ba0:	3901      	subs	r1, #1
 8004ba2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ba6:	910d      	str	r1, [sp, #52]	; 0x34
 8004ba8:	f7ff ff1b 	bl	80049e2 <__exponent>
 8004bac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bae:	4682      	mov	sl, r0
 8004bb0:	1813      	adds	r3, r2, r0
 8004bb2:	2a01      	cmp	r2, #1
 8004bb4:	6123      	str	r3, [r4, #16]
 8004bb6:	dc02      	bgt.n	8004bbe <_printf_float+0x15e>
 8004bb8:	6822      	ldr	r2, [r4, #0]
 8004bba:	07d2      	lsls	r2, r2, #31
 8004bbc:	d501      	bpl.n	8004bc2 <_printf_float+0x162>
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	6123      	str	r3, [r4, #16]
 8004bc2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d09b      	beq.n	8004b02 <_printf_float+0xa2>
 8004bca:	232d      	movs	r3, #45	; 0x2d
 8004bcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bd0:	e797      	b.n	8004b02 <_printf_float+0xa2>
 8004bd2:	2947      	cmp	r1, #71	; 0x47
 8004bd4:	d1bc      	bne.n	8004b50 <_printf_float+0xf0>
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1ba      	bne.n	8004b50 <_printf_float+0xf0>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e7b7      	b.n	8004b4e <_printf_float+0xee>
 8004bde:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004be2:	d118      	bne.n	8004c16 <_printf_float+0x1b6>
 8004be4:	2900      	cmp	r1, #0
 8004be6:	6863      	ldr	r3, [r4, #4]
 8004be8:	dd0b      	ble.n	8004c02 <_printf_float+0x1a2>
 8004bea:	6121      	str	r1, [r4, #16]
 8004bec:	b913      	cbnz	r3, 8004bf4 <_printf_float+0x194>
 8004bee:	6822      	ldr	r2, [r4, #0]
 8004bf0:	07d0      	lsls	r0, r2, #31
 8004bf2:	d502      	bpl.n	8004bfa <_printf_float+0x19a>
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	440b      	add	r3, r1
 8004bf8:	6123      	str	r3, [r4, #16]
 8004bfa:	f04f 0a00 	mov.w	sl, #0
 8004bfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8004c00:	e7df      	b.n	8004bc2 <_printf_float+0x162>
 8004c02:	b913      	cbnz	r3, 8004c0a <_printf_float+0x1aa>
 8004c04:	6822      	ldr	r2, [r4, #0]
 8004c06:	07d2      	lsls	r2, r2, #31
 8004c08:	d501      	bpl.n	8004c0e <_printf_float+0x1ae>
 8004c0a:	3302      	adds	r3, #2
 8004c0c:	e7f4      	b.n	8004bf8 <_printf_float+0x198>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e7f2      	b.n	8004bf8 <_printf_float+0x198>
 8004c12:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004c16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c18:	4299      	cmp	r1, r3
 8004c1a:	db05      	blt.n	8004c28 <_printf_float+0x1c8>
 8004c1c:	6823      	ldr	r3, [r4, #0]
 8004c1e:	6121      	str	r1, [r4, #16]
 8004c20:	07d8      	lsls	r0, r3, #31
 8004c22:	d5ea      	bpl.n	8004bfa <_printf_float+0x19a>
 8004c24:	1c4b      	adds	r3, r1, #1
 8004c26:	e7e7      	b.n	8004bf8 <_printf_float+0x198>
 8004c28:	2900      	cmp	r1, #0
 8004c2a:	bfcc      	ite	gt
 8004c2c:	2201      	movgt	r2, #1
 8004c2e:	f1c1 0202 	rsble	r2, r1, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	e7e0      	b.n	8004bf8 <_printf_float+0x198>
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	055a      	lsls	r2, r3, #21
 8004c3a:	d407      	bmi.n	8004c4c <_printf_float+0x1ec>
 8004c3c:	6923      	ldr	r3, [r4, #16]
 8004c3e:	4642      	mov	r2, r8
 8004c40:	4631      	mov	r1, r6
 8004c42:	4628      	mov	r0, r5
 8004c44:	47b8      	blx	r7
 8004c46:	3001      	adds	r0, #1
 8004c48:	d12b      	bne.n	8004ca2 <_printf_float+0x242>
 8004c4a:	e764      	b.n	8004b16 <_printf_float+0xb6>
 8004c4c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004c50:	f240 80dd 	bls.w	8004e0e <_printf_float+0x3ae>
 8004c54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c58:	2200      	movs	r2, #0
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	f7fb fea4 	bl	80009a8 <__aeabi_dcmpeq>
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d033      	beq.n	8004ccc <_printf_float+0x26c>
 8004c64:	2301      	movs	r3, #1
 8004c66:	4631      	mov	r1, r6
 8004c68:	4628      	mov	r0, r5
 8004c6a:	4a35      	ldr	r2, [pc, #212]	; (8004d40 <_printf_float+0x2e0>)
 8004c6c:	47b8      	blx	r7
 8004c6e:	3001      	adds	r0, #1
 8004c70:	f43f af51 	beq.w	8004b16 <_printf_float+0xb6>
 8004c74:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	db02      	blt.n	8004c82 <_printf_float+0x222>
 8004c7c:	6823      	ldr	r3, [r4, #0]
 8004c7e:	07d8      	lsls	r0, r3, #31
 8004c80:	d50f      	bpl.n	8004ca2 <_printf_float+0x242>
 8004c82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c86:	4631      	mov	r1, r6
 8004c88:	4628      	mov	r0, r5
 8004c8a:	47b8      	blx	r7
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	f43f af42 	beq.w	8004b16 <_printf_float+0xb6>
 8004c92:	f04f 0800 	mov.w	r8, #0
 8004c96:	f104 091a 	add.w	r9, r4, #26
 8004c9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	4543      	cmp	r3, r8
 8004ca0:	dc09      	bgt.n	8004cb6 <_printf_float+0x256>
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	079b      	lsls	r3, r3, #30
 8004ca6:	f100 8102 	bmi.w	8004eae <_printf_float+0x44e>
 8004caa:	68e0      	ldr	r0, [r4, #12]
 8004cac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004cae:	4298      	cmp	r0, r3
 8004cb0:	bfb8      	it	lt
 8004cb2:	4618      	movlt	r0, r3
 8004cb4:	e731      	b.n	8004b1a <_printf_float+0xba>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	464a      	mov	r2, r9
 8004cba:	4631      	mov	r1, r6
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	47b8      	blx	r7
 8004cc0:	3001      	adds	r0, #1
 8004cc2:	f43f af28 	beq.w	8004b16 <_printf_float+0xb6>
 8004cc6:	f108 0801 	add.w	r8, r8, #1
 8004cca:	e7e6      	b.n	8004c9a <_printf_float+0x23a>
 8004ccc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	dc38      	bgt.n	8004d44 <_printf_float+0x2e4>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	4631      	mov	r1, r6
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	4a19      	ldr	r2, [pc, #100]	; (8004d40 <_printf_float+0x2e0>)
 8004cda:	47b8      	blx	r7
 8004cdc:	3001      	adds	r0, #1
 8004cde:	f43f af1a 	beq.w	8004b16 <_printf_float+0xb6>
 8004ce2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	d102      	bne.n	8004cf0 <_printf_float+0x290>
 8004cea:	6823      	ldr	r3, [r4, #0]
 8004cec:	07d9      	lsls	r1, r3, #31
 8004cee:	d5d8      	bpl.n	8004ca2 <_printf_float+0x242>
 8004cf0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	47b8      	blx	r7
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f43f af0b 	beq.w	8004b16 <_printf_float+0xb6>
 8004d00:	f04f 0900 	mov.w	r9, #0
 8004d04:	f104 0a1a 	add.w	sl, r4, #26
 8004d08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d0a:	425b      	negs	r3, r3
 8004d0c:	454b      	cmp	r3, r9
 8004d0e:	dc01      	bgt.n	8004d14 <_printf_float+0x2b4>
 8004d10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d12:	e794      	b.n	8004c3e <_printf_float+0x1de>
 8004d14:	2301      	movs	r3, #1
 8004d16:	4652      	mov	r2, sl
 8004d18:	4631      	mov	r1, r6
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	47b8      	blx	r7
 8004d1e:	3001      	adds	r0, #1
 8004d20:	f43f aef9 	beq.w	8004b16 <_printf_float+0xb6>
 8004d24:	f109 0901 	add.w	r9, r9, #1
 8004d28:	e7ee      	b.n	8004d08 <_printf_float+0x2a8>
 8004d2a:	bf00      	nop
 8004d2c:	7fefffff 	.word	0x7fefffff
 8004d30:	080076c0 	.word	0x080076c0
 8004d34:	080076c4 	.word	0x080076c4
 8004d38:	080076cc 	.word	0x080076cc
 8004d3c:	080076c8 	.word	0x080076c8
 8004d40:	080076d0 	.word	0x080076d0
 8004d44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	bfa8      	it	ge
 8004d4c:	461a      	movge	r2, r3
 8004d4e:	2a00      	cmp	r2, #0
 8004d50:	4691      	mov	r9, r2
 8004d52:	dc37      	bgt.n	8004dc4 <_printf_float+0x364>
 8004d54:	f04f 0b00 	mov.w	fp, #0
 8004d58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d5c:	f104 021a 	add.w	r2, r4, #26
 8004d60:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004d64:	ebaa 0309 	sub.w	r3, sl, r9
 8004d68:	455b      	cmp	r3, fp
 8004d6a:	dc33      	bgt.n	8004dd4 <_printf_float+0x374>
 8004d6c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004d70:	429a      	cmp	r2, r3
 8004d72:	db3b      	blt.n	8004dec <_printf_float+0x38c>
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	07da      	lsls	r2, r3, #31
 8004d78:	d438      	bmi.n	8004dec <_printf_float+0x38c>
 8004d7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d7c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004d7e:	eba3 020a 	sub.w	r2, r3, sl
 8004d82:	eba3 0901 	sub.w	r9, r3, r1
 8004d86:	4591      	cmp	r9, r2
 8004d88:	bfa8      	it	ge
 8004d8a:	4691      	movge	r9, r2
 8004d8c:	f1b9 0f00 	cmp.w	r9, #0
 8004d90:	dc34      	bgt.n	8004dfc <_printf_float+0x39c>
 8004d92:	f04f 0800 	mov.w	r8, #0
 8004d96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d9a:	f104 0a1a 	add.w	sl, r4, #26
 8004d9e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004da2:	1a9b      	subs	r3, r3, r2
 8004da4:	eba3 0309 	sub.w	r3, r3, r9
 8004da8:	4543      	cmp	r3, r8
 8004daa:	f77f af7a 	ble.w	8004ca2 <_printf_float+0x242>
 8004dae:	2301      	movs	r3, #1
 8004db0:	4652      	mov	r2, sl
 8004db2:	4631      	mov	r1, r6
 8004db4:	4628      	mov	r0, r5
 8004db6:	47b8      	blx	r7
 8004db8:	3001      	adds	r0, #1
 8004dba:	f43f aeac 	beq.w	8004b16 <_printf_float+0xb6>
 8004dbe:	f108 0801 	add.w	r8, r8, #1
 8004dc2:	e7ec      	b.n	8004d9e <_printf_float+0x33e>
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	4631      	mov	r1, r6
 8004dc8:	4642      	mov	r2, r8
 8004dca:	4628      	mov	r0, r5
 8004dcc:	47b8      	blx	r7
 8004dce:	3001      	adds	r0, #1
 8004dd0:	d1c0      	bne.n	8004d54 <_printf_float+0x2f4>
 8004dd2:	e6a0      	b.n	8004b16 <_printf_float+0xb6>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	4631      	mov	r1, r6
 8004dd8:	4628      	mov	r0, r5
 8004dda:	920b      	str	r2, [sp, #44]	; 0x2c
 8004ddc:	47b8      	blx	r7
 8004dde:	3001      	adds	r0, #1
 8004de0:	f43f ae99 	beq.w	8004b16 <_printf_float+0xb6>
 8004de4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004de6:	f10b 0b01 	add.w	fp, fp, #1
 8004dea:	e7b9      	b.n	8004d60 <_printf_float+0x300>
 8004dec:	4631      	mov	r1, r6
 8004dee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004df2:	4628      	mov	r0, r5
 8004df4:	47b8      	blx	r7
 8004df6:	3001      	adds	r0, #1
 8004df8:	d1bf      	bne.n	8004d7a <_printf_float+0x31a>
 8004dfa:	e68c      	b.n	8004b16 <_printf_float+0xb6>
 8004dfc:	464b      	mov	r3, r9
 8004dfe:	4631      	mov	r1, r6
 8004e00:	4628      	mov	r0, r5
 8004e02:	eb08 020a 	add.w	r2, r8, sl
 8004e06:	47b8      	blx	r7
 8004e08:	3001      	adds	r0, #1
 8004e0a:	d1c2      	bne.n	8004d92 <_printf_float+0x332>
 8004e0c:	e683      	b.n	8004b16 <_printf_float+0xb6>
 8004e0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e10:	2a01      	cmp	r2, #1
 8004e12:	dc01      	bgt.n	8004e18 <_printf_float+0x3b8>
 8004e14:	07db      	lsls	r3, r3, #31
 8004e16:	d537      	bpl.n	8004e88 <_printf_float+0x428>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	4642      	mov	r2, r8
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b8      	blx	r7
 8004e22:	3001      	adds	r0, #1
 8004e24:	f43f ae77 	beq.w	8004b16 <_printf_float+0xb6>
 8004e28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e2c:	4631      	mov	r1, r6
 8004e2e:	4628      	mov	r0, r5
 8004e30:	47b8      	blx	r7
 8004e32:	3001      	adds	r0, #1
 8004e34:	f43f ae6f 	beq.w	8004b16 <_printf_float+0xb6>
 8004e38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	2300      	movs	r3, #0
 8004e40:	f7fb fdb2 	bl	80009a8 <__aeabi_dcmpeq>
 8004e44:	b9d8      	cbnz	r0, 8004e7e <_printf_float+0x41e>
 8004e46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e48:	f108 0201 	add.w	r2, r8, #1
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	d10e      	bne.n	8004e76 <_printf_float+0x416>
 8004e58:	e65d      	b.n	8004b16 <_printf_float+0xb6>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	464a      	mov	r2, r9
 8004e5e:	4631      	mov	r1, r6
 8004e60:	4628      	mov	r0, r5
 8004e62:	47b8      	blx	r7
 8004e64:	3001      	adds	r0, #1
 8004e66:	f43f ae56 	beq.w	8004b16 <_printf_float+0xb6>
 8004e6a:	f108 0801 	add.w	r8, r8, #1
 8004e6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e70:	3b01      	subs	r3, #1
 8004e72:	4543      	cmp	r3, r8
 8004e74:	dcf1      	bgt.n	8004e5a <_printf_float+0x3fa>
 8004e76:	4653      	mov	r3, sl
 8004e78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004e7c:	e6e0      	b.n	8004c40 <_printf_float+0x1e0>
 8004e7e:	f04f 0800 	mov.w	r8, #0
 8004e82:	f104 091a 	add.w	r9, r4, #26
 8004e86:	e7f2      	b.n	8004e6e <_printf_float+0x40e>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	4642      	mov	r2, r8
 8004e8c:	e7df      	b.n	8004e4e <_printf_float+0x3ee>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	464a      	mov	r2, r9
 8004e92:	4631      	mov	r1, r6
 8004e94:	4628      	mov	r0, r5
 8004e96:	47b8      	blx	r7
 8004e98:	3001      	adds	r0, #1
 8004e9a:	f43f ae3c 	beq.w	8004b16 <_printf_float+0xb6>
 8004e9e:	f108 0801 	add.w	r8, r8, #1
 8004ea2:	68e3      	ldr	r3, [r4, #12]
 8004ea4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004ea6:	1a5b      	subs	r3, r3, r1
 8004ea8:	4543      	cmp	r3, r8
 8004eaa:	dcf0      	bgt.n	8004e8e <_printf_float+0x42e>
 8004eac:	e6fd      	b.n	8004caa <_printf_float+0x24a>
 8004eae:	f04f 0800 	mov.w	r8, #0
 8004eb2:	f104 0919 	add.w	r9, r4, #25
 8004eb6:	e7f4      	b.n	8004ea2 <_printf_float+0x442>

08004eb8 <_printf_common>:
 8004eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ebc:	4616      	mov	r6, r2
 8004ebe:	4699      	mov	r9, r3
 8004ec0:	688a      	ldr	r2, [r1, #8]
 8004ec2:	690b      	ldr	r3, [r1, #16]
 8004ec4:	4607      	mov	r7, r0
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	bfb8      	it	lt
 8004eca:	4613      	movlt	r3, r2
 8004ecc:	6033      	str	r3, [r6, #0]
 8004ece:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ed8:	b10a      	cbz	r2, 8004ede <_printf_common+0x26>
 8004eda:	3301      	adds	r3, #1
 8004edc:	6033      	str	r3, [r6, #0]
 8004ede:	6823      	ldr	r3, [r4, #0]
 8004ee0:	0699      	lsls	r1, r3, #26
 8004ee2:	bf42      	ittt	mi
 8004ee4:	6833      	ldrmi	r3, [r6, #0]
 8004ee6:	3302      	addmi	r3, #2
 8004ee8:	6033      	strmi	r3, [r6, #0]
 8004eea:	6825      	ldr	r5, [r4, #0]
 8004eec:	f015 0506 	ands.w	r5, r5, #6
 8004ef0:	d106      	bne.n	8004f00 <_printf_common+0x48>
 8004ef2:	f104 0a19 	add.w	sl, r4, #25
 8004ef6:	68e3      	ldr	r3, [r4, #12]
 8004ef8:	6832      	ldr	r2, [r6, #0]
 8004efa:	1a9b      	subs	r3, r3, r2
 8004efc:	42ab      	cmp	r3, r5
 8004efe:	dc28      	bgt.n	8004f52 <_printf_common+0x9a>
 8004f00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f04:	1e13      	subs	r3, r2, #0
 8004f06:	6822      	ldr	r2, [r4, #0]
 8004f08:	bf18      	it	ne
 8004f0a:	2301      	movne	r3, #1
 8004f0c:	0692      	lsls	r2, r2, #26
 8004f0e:	d42d      	bmi.n	8004f6c <_printf_common+0xb4>
 8004f10:	4649      	mov	r1, r9
 8004f12:	4638      	mov	r0, r7
 8004f14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f18:	47c0      	blx	r8
 8004f1a:	3001      	adds	r0, #1
 8004f1c:	d020      	beq.n	8004f60 <_printf_common+0xa8>
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	68e5      	ldr	r5, [r4, #12]
 8004f22:	f003 0306 	and.w	r3, r3, #6
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	bf18      	it	ne
 8004f2a:	2500      	movne	r5, #0
 8004f2c:	6832      	ldr	r2, [r6, #0]
 8004f2e:	f04f 0600 	mov.w	r6, #0
 8004f32:	68a3      	ldr	r3, [r4, #8]
 8004f34:	bf08      	it	eq
 8004f36:	1aad      	subeq	r5, r5, r2
 8004f38:	6922      	ldr	r2, [r4, #16]
 8004f3a:	bf08      	it	eq
 8004f3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f40:	4293      	cmp	r3, r2
 8004f42:	bfc4      	itt	gt
 8004f44:	1a9b      	subgt	r3, r3, r2
 8004f46:	18ed      	addgt	r5, r5, r3
 8004f48:	341a      	adds	r4, #26
 8004f4a:	42b5      	cmp	r5, r6
 8004f4c:	d11a      	bne.n	8004f84 <_printf_common+0xcc>
 8004f4e:	2000      	movs	r0, #0
 8004f50:	e008      	b.n	8004f64 <_printf_common+0xac>
 8004f52:	2301      	movs	r3, #1
 8004f54:	4652      	mov	r2, sl
 8004f56:	4649      	mov	r1, r9
 8004f58:	4638      	mov	r0, r7
 8004f5a:	47c0      	blx	r8
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	d103      	bne.n	8004f68 <_printf_common+0xb0>
 8004f60:	f04f 30ff 	mov.w	r0, #4294967295
 8004f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f68:	3501      	adds	r5, #1
 8004f6a:	e7c4      	b.n	8004ef6 <_printf_common+0x3e>
 8004f6c:	2030      	movs	r0, #48	; 0x30
 8004f6e:	18e1      	adds	r1, r4, r3
 8004f70:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f74:	1c5a      	adds	r2, r3, #1
 8004f76:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f7a:	4422      	add	r2, r4
 8004f7c:	3302      	adds	r3, #2
 8004f7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f82:	e7c5      	b.n	8004f10 <_printf_common+0x58>
 8004f84:	2301      	movs	r3, #1
 8004f86:	4622      	mov	r2, r4
 8004f88:	4649      	mov	r1, r9
 8004f8a:	4638      	mov	r0, r7
 8004f8c:	47c0      	blx	r8
 8004f8e:	3001      	adds	r0, #1
 8004f90:	d0e6      	beq.n	8004f60 <_printf_common+0xa8>
 8004f92:	3601      	adds	r6, #1
 8004f94:	e7d9      	b.n	8004f4a <_printf_common+0x92>
	...

08004f98 <_printf_i>:
 8004f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f9c:	7e0f      	ldrb	r7, [r1, #24]
 8004f9e:	4691      	mov	r9, r2
 8004fa0:	2f78      	cmp	r7, #120	; 0x78
 8004fa2:	4680      	mov	r8, r0
 8004fa4:	460c      	mov	r4, r1
 8004fa6:	469a      	mov	sl, r3
 8004fa8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004faa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004fae:	d807      	bhi.n	8004fc0 <_printf_i+0x28>
 8004fb0:	2f62      	cmp	r7, #98	; 0x62
 8004fb2:	d80a      	bhi.n	8004fca <_printf_i+0x32>
 8004fb4:	2f00      	cmp	r7, #0
 8004fb6:	f000 80d9 	beq.w	800516c <_printf_i+0x1d4>
 8004fba:	2f58      	cmp	r7, #88	; 0x58
 8004fbc:	f000 80a4 	beq.w	8005108 <_printf_i+0x170>
 8004fc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004fc8:	e03a      	b.n	8005040 <_printf_i+0xa8>
 8004fca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004fce:	2b15      	cmp	r3, #21
 8004fd0:	d8f6      	bhi.n	8004fc0 <_printf_i+0x28>
 8004fd2:	a101      	add	r1, pc, #4	; (adr r1, 8004fd8 <_printf_i+0x40>)
 8004fd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fd8:	08005031 	.word	0x08005031
 8004fdc:	08005045 	.word	0x08005045
 8004fe0:	08004fc1 	.word	0x08004fc1
 8004fe4:	08004fc1 	.word	0x08004fc1
 8004fe8:	08004fc1 	.word	0x08004fc1
 8004fec:	08004fc1 	.word	0x08004fc1
 8004ff0:	08005045 	.word	0x08005045
 8004ff4:	08004fc1 	.word	0x08004fc1
 8004ff8:	08004fc1 	.word	0x08004fc1
 8004ffc:	08004fc1 	.word	0x08004fc1
 8005000:	08004fc1 	.word	0x08004fc1
 8005004:	08005153 	.word	0x08005153
 8005008:	08005075 	.word	0x08005075
 800500c:	08005135 	.word	0x08005135
 8005010:	08004fc1 	.word	0x08004fc1
 8005014:	08004fc1 	.word	0x08004fc1
 8005018:	08005175 	.word	0x08005175
 800501c:	08004fc1 	.word	0x08004fc1
 8005020:	08005075 	.word	0x08005075
 8005024:	08004fc1 	.word	0x08004fc1
 8005028:	08004fc1 	.word	0x08004fc1
 800502c:	0800513d 	.word	0x0800513d
 8005030:	682b      	ldr	r3, [r5, #0]
 8005032:	1d1a      	adds	r2, r3, #4
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	602a      	str	r2, [r5, #0]
 8005038:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800503c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005040:	2301      	movs	r3, #1
 8005042:	e0a4      	b.n	800518e <_printf_i+0x1f6>
 8005044:	6820      	ldr	r0, [r4, #0]
 8005046:	6829      	ldr	r1, [r5, #0]
 8005048:	0606      	lsls	r6, r0, #24
 800504a:	f101 0304 	add.w	r3, r1, #4
 800504e:	d50a      	bpl.n	8005066 <_printf_i+0xce>
 8005050:	680e      	ldr	r6, [r1, #0]
 8005052:	602b      	str	r3, [r5, #0]
 8005054:	2e00      	cmp	r6, #0
 8005056:	da03      	bge.n	8005060 <_printf_i+0xc8>
 8005058:	232d      	movs	r3, #45	; 0x2d
 800505a:	4276      	negs	r6, r6
 800505c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005060:	230a      	movs	r3, #10
 8005062:	485e      	ldr	r0, [pc, #376]	; (80051dc <_printf_i+0x244>)
 8005064:	e019      	b.n	800509a <_printf_i+0x102>
 8005066:	680e      	ldr	r6, [r1, #0]
 8005068:	f010 0f40 	tst.w	r0, #64	; 0x40
 800506c:	602b      	str	r3, [r5, #0]
 800506e:	bf18      	it	ne
 8005070:	b236      	sxthne	r6, r6
 8005072:	e7ef      	b.n	8005054 <_printf_i+0xbc>
 8005074:	682b      	ldr	r3, [r5, #0]
 8005076:	6820      	ldr	r0, [r4, #0]
 8005078:	1d19      	adds	r1, r3, #4
 800507a:	6029      	str	r1, [r5, #0]
 800507c:	0601      	lsls	r1, r0, #24
 800507e:	d501      	bpl.n	8005084 <_printf_i+0xec>
 8005080:	681e      	ldr	r6, [r3, #0]
 8005082:	e002      	b.n	800508a <_printf_i+0xf2>
 8005084:	0646      	lsls	r6, r0, #25
 8005086:	d5fb      	bpl.n	8005080 <_printf_i+0xe8>
 8005088:	881e      	ldrh	r6, [r3, #0]
 800508a:	2f6f      	cmp	r7, #111	; 0x6f
 800508c:	bf0c      	ite	eq
 800508e:	2308      	moveq	r3, #8
 8005090:	230a      	movne	r3, #10
 8005092:	4852      	ldr	r0, [pc, #328]	; (80051dc <_printf_i+0x244>)
 8005094:	2100      	movs	r1, #0
 8005096:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800509a:	6865      	ldr	r5, [r4, #4]
 800509c:	2d00      	cmp	r5, #0
 800509e:	bfa8      	it	ge
 80050a0:	6821      	ldrge	r1, [r4, #0]
 80050a2:	60a5      	str	r5, [r4, #8]
 80050a4:	bfa4      	itt	ge
 80050a6:	f021 0104 	bicge.w	r1, r1, #4
 80050aa:	6021      	strge	r1, [r4, #0]
 80050ac:	b90e      	cbnz	r6, 80050b2 <_printf_i+0x11a>
 80050ae:	2d00      	cmp	r5, #0
 80050b0:	d04d      	beq.n	800514e <_printf_i+0x1b6>
 80050b2:	4615      	mov	r5, r2
 80050b4:	fbb6 f1f3 	udiv	r1, r6, r3
 80050b8:	fb03 6711 	mls	r7, r3, r1, r6
 80050bc:	5dc7      	ldrb	r7, [r0, r7]
 80050be:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80050c2:	4637      	mov	r7, r6
 80050c4:	42bb      	cmp	r3, r7
 80050c6:	460e      	mov	r6, r1
 80050c8:	d9f4      	bls.n	80050b4 <_printf_i+0x11c>
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d10b      	bne.n	80050e6 <_printf_i+0x14e>
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	07de      	lsls	r6, r3, #31
 80050d2:	d508      	bpl.n	80050e6 <_printf_i+0x14e>
 80050d4:	6923      	ldr	r3, [r4, #16]
 80050d6:	6861      	ldr	r1, [r4, #4]
 80050d8:	4299      	cmp	r1, r3
 80050da:	bfde      	ittt	le
 80050dc:	2330      	movle	r3, #48	; 0x30
 80050de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050e6:	1b52      	subs	r2, r2, r5
 80050e8:	6122      	str	r2, [r4, #16]
 80050ea:	464b      	mov	r3, r9
 80050ec:	4621      	mov	r1, r4
 80050ee:	4640      	mov	r0, r8
 80050f0:	f8cd a000 	str.w	sl, [sp]
 80050f4:	aa03      	add	r2, sp, #12
 80050f6:	f7ff fedf 	bl	8004eb8 <_printf_common>
 80050fa:	3001      	adds	r0, #1
 80050fc:	d14c      	bne.n	8005198 <_printf_i+0x200>
 80050fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005102:	b004      	add	sp, #16
 8005104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005108:	4834      	ldr	r0, [pc, #208]	; (80051dc <_printf_i+0x244>)
 800510a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800510e:	6829      	ldr	r1, [r5, #0]
 8005110:	6823      	ldr	r3, [r4, #0]
 8005112:	f851 6b04 	ldr.w	r6, [r1], #4
 8005116:	6029      	str	r1, [r5, #0]
 8005118:	061d      	lsls	r5, r3, #24
 800511a:	d514      	bpl.n	8005146 <_printf_i+0x1ae>
 800511c:	07df      	lsls	r7, r3, #31
 800511e:	bf44      	itt	mi
 8005120:	f043 0320 	orrmi.w	r3, r3, #32
 8005124:	6023      	strmi	r3, [r4, #0]
 8005126:	b91e      	cbnz	r6, 8005130 <_printf_i+0x198>
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	f023 0320 	bic.w	r3, r3, #32
 800512e:	6023      	str	r3, [r4, #0]
 8005130:	2310      	movs	r3, #16
 8005132:	e7af      	b.n	8005094 <_printf_i+0xfc>
 8005134:	6823      	ldr	r3, [r4, #0]
 8005136:	f043 0320 	orr.w	r3, r3, #32
 800513a:	6023      	str	r3, [r4, #0]
 800513c:	2378      	movs	r3, #120	; 0x78
 800513e:	4828      	ldr	r0, [pc, #160]	; (80051e0 <_printf_i+0x248>)
 8005140:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005144:	e7e3      	b.n	800510e <_printf_i+0x176>
 8005146:	0659      	lsls	r1, r3, #25
 8005148:	bf48      	it	mi
 800514a:	b2b6      	uxthmi	r6, r6
 800514c:	e7e6      	b.n	800511c <_printf_i+0x184>
 800514e:	4615      	mov	r5, r2
 8005150:	e7bb      	b.n	80050ca <_printf_i+0x132>
 8005152:	682b      	ldr	r3, [r5, #0]
 8005154:	6826      	ldr	r6, [r4, #0]
 8005156:	1d18      	adds	r0, r3, #4
 8005158:	6961      	ldr	r1, [r4, #20]
 800515a:	6028      	str	r0, [r5, #0]
 800515c:	0635      	lsls	r5, r6, #24
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	d501      	bpl.n	8005166 <_printf_i+0x1ce>
 8005162:	6019      	str	r1, [r3, #0]
 8005164:	e002      	b.n	800516c <_printf_i+0x1d4>
 8005166:	0670      	lsls	r0, r6, #25
 8005168:	d5fb      	bpl.n	8005162 <_printf_i+0x1ca>
 800516a:	8019      	strh	r1, [r3, #0]
 800516c:	2300      	movs	r3, #0
 800516e:	4615      	mov	r5, r2
 8005170:	6123      	str	r3, [r4, #16]
 8005172:	e7ba      	b.n	80050ea <_printf_i+0x152>
 8005174:	682b      	ldr	r3, [r5, #0]
 8005176:	2100      	movs	r1, #0
 8005178:	1d1a      	adds	r2, r3, #4
 800517a:	602a      	str	r2, [r5, #0]
 800517c:	681d      	ldr	r5, [r3, #0]
 800517e:	6862      	ldr	r2, [r4, #4]
 8005180:	4628      	mov	r0, r5
 8005182:	f001 fa1f 	bl	80065c4 <memchr>
 8005186:	b108      	cbz	r0, 800518c <_printf_i+0x1f4>
 8005188:	1b40      	subs	r0, r0, r5
 800518a:	6060      	str	r0, [r4, #4]
 800518c:	6863      	ldr	r3, [r4, #4]
 800518e:	6123      	str	r3, [r4, #16]
 8005190:	2300      	movs	r3, #0
 8005192:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005196:	e7a8      	b.n	80050ea <_printf_i+0x152>
 8005198:	462a      	mov	r2, r5
 800519a:	4649      	mov	r1, r9
 800519c:	4640      	mov	r0, r8
 800519e:	6923      	ldr	r3, [r4, #16]
 80051a0:	47d0      	blx	sl
 80051a2:	3001      	adds	r0, #1
 80051a4:	d0ab      	beq.n	80050fe <_printf_i+0x166>
 80051a6:	6823      	ldr	r3, [r4, #0]
 80051a8:	079b      	lsls	r3, r3, #30
 80051aa:	d413      	bmi.n	80051d4 <_printf_i+0x23c>
 80051ac:	68e0      	ldr	r0, [r4, #12]
 80051ae:	9b03      	ldr	r3, [sp, #12]
 80051b0:	4298      	cmp	r0, r3
 80051b2:	bfb8      	it	lt
 80051b4:	4618      	movlt	r0, r3
 80051b6:	e7a4      	b.n	8005102 <_printf_i+0x16a>
 80051b8:	2301      	movs	r3, #1
 80051ba:	4632      	mov	r2, r6
 80051bc:	4649      	mov	r1, r9
 80051be:	4640      	mov	r0, r8
 80051c0:	47d0      	blx	sl
 80051c2:	3001      	adds	r0, #1
 80051c4:	d09b      	beq.n	80050fe <_printf_i+0x166>
 80051c6:	3501      	adds	r5, #1
 80051c8:	68e3      	ldr	r3, [r4, #12]
 80051ca:	9903      	ldr	r1, [sp, #12]
 80051cc:	1a5b      	subs	r3, r3, r1
 80051ce:	42ab      	cmp	r3, r5
 80051d0:	dcf2      	bgt.n	80051b8 <_printf_i+0x220>
 80051d2:	e7eb      	b.n	80051ac <_printf_i+0x214>
 80051d4:	2500      	movs	r5, #0
 80051d6:	f104 0619 	add.w	r6, r4, #25
 80051da:	e7f5      	b.n	80051c8 <_printf_i+0x230>
 80051dc:	080076d2 	.word	0x080076d2
 80051e0:	080076e3 	.word	0x080076e3

080051e4 <iprintf>:
 80051e4:	b40f      	push	{r0, r1, r2, r3}
 80051e6:	4b0a      	ldr	r3, [pc, #40]	; (8005210 <iprintf+0x2c>)
 80051e8:	b513      	push	{r0, r1, r4, lr}
 80051ea:	681c      	ldr	r4, [r3, #0]
 80051ec:	b124      	cbz	r4, 80051f8 <iprintf+0x14>
 80051ee:	69a3      	ldr	r3, [r4, #24]
 80051f0:	b913      	cbnz	r3, 80051f8 <iprintf+0x14>
 80051f2:	4620      	mov	r0, r4
 80051f4:	f001 f8d4 	bl	80063a0 <__sinit>
 80051f8:	ab05      	add	r3, sp, #20
 80051fa:	4620      	mov	r0, r4
 80051fc:	9a04      	ldr	r2, [sp, #16]
 80051fe:	68a1      	ldr	r1, [r4, #8]
 8005200:	9301      	str	r3, [sp, #4]
 8005202:	f001 fe95 	bl	8006f30 <_vfiprintf_r>
 8005206:	b002      	add	sp, #8
 8005208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800520c:	b004      	add	sp, #16
 800520e:	4770      	bx	lr
 8005210:	20000010 	.word	0x20000010

08005214 <_puts_r>:
 8005214:	b570      	push	{r4, r5, r6, lr}
 8005216:	460e      	mov	r6, r1
 8005218:	4605      	mov	r5, r0
 800521a:	b118      	cbz	r0, 8005224 <_puts_r+0x10>
 800521c:	6983      	ldr	r3, [r0, #24]
 800521e:	b90b      	cbnz	r3, 8005224 <_puts_r+0x10>
 8005220:	f001 f8be 	bl	80063a0 <__sinit>
 8005224:	69ab      	ldr	r3, [r5, #24]
 8005226:	68ac      	ldr	r4, [r5, #8]
 8005228:	b913      	cbnz	r3, 8005230 <_puts_r+0x1c>
 800522a:	4628      	mov	r0, r5
 800522c:	f001 f8b8 	bl	80063a0 <__sinit>
 8005230:	4b2c      	ldr	r3, [pc, #176]	; (80052e4 <_puts_r+0xd0>)
 8005232:	429c      	cmp	r4, r3
 8005234:	d120      	bne.n	8005278 <_puts_r+0x64>
 8005236:	686c      	ldr	r4, [r5, #4]
 8005238:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800523a:	07db      	lsls	r3, r3, #31
 800523c:	d405      	bmi.n	800524a <_puts_r+0x36>
 800523e:	89a3      	ldrh	r3, [r4, #12]
 8005240:	0598      	lsls	r0, r3, #22
 8005242:	d402      	bmi.n	800524a <_puts_r+0x36>
 8005244:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005246:	f001 f94e 	bl	80064e6 <__retarget_lock_acquire_recursive>
 800524a:	89a3      	ldrh	r3, [r4, #12]
 800524c:	0719      	lsls	r1, r3, #28
 800524e:	d51d      	bpl.n	800528c <_puts_r+0x78>
 8005250:	6923      	ldr	r3, [r4, #16]
 8005252:	b1db      	cbz	r3, 800528c <_puts_r+0x78>
 8005254:	3e01      	subs	r6, #1
 8005256:	68a3      	ldr	r3, [r4, #8]
 8005258:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800525c:	3b01      	subs	r3, #1
 800525e:	60a3      	str	r3, [r4, #8]
 8005260:	bb39      	cbnz	r1, 80052b2 <_puts_r+0x9e>
 8005262:	2b00      	cmp	r3, #0
 8005264:	da38      	bge.n	80052d8 <_puts_r+0xc4>
 8005266:	4622      	mov	r2, r4
 8005268:	210a      	movs	r1, #10
 800526a:	4628      	mov	r0, r5
 800526c:	f000 f848 	bl	8005300 <__swbuf_r>
 8005270:	3001      	adds	r0, #1
 8005272:	d011      	beq.n	8005298 <_puts_r+0x84>
 8005274:	250a      	movs	r5, #10
 8005276:	e011      	b.n	800529c <_puts_r+0x88>
 8005278:	4b1b      	ldr	r3, [pc, #108]	; (80052e8 <_puts_r+0xd4>)
 800527a:	429c      	cmp	r4, r3
 800527c:	d101      	bne.n	8005282 <_puts_r+0x6e>
 800527e:	68ac      	ldr	r4, [r5, #8]
 8005280:	e7da      	b.n	8005238 <_puts_r+0x24>
 8005282:	4b1a      	ldr	r3, [pc, #104]	; (80052ec <_puts_r+0xd8>)
 8005284:	429c      	cmp	r4, r3
 8005286:	bf08      	it	eq
 8005288:	68ec      	ldreq	r4, [r5, #12]
 800528a:	e7d5      	b.n	8005238 <_puts_r+0x24>
 800528c:	4621      	mov	r1, r4
 800528e:	4628      	mov	r0, r5
 8005290:	f000 f888 	bl	80053a4 <__swsetup_r>
 8005294:	2800      	cmp	r0, #0
 8005296:	d0dd      	beq.n	8005254 <_puts_r+0x40>
 8005298:	f04f 35ff 	mov.w	r5, #4294967295
 800529c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800529e:	07da      	lsls	r2, r3, #31
 80052a0:	d405      	bmi.n	80052ae <_puts_r+0x9a>
 80052a2:	89a3      	ldrh	r3, [r4, #12]
 80052a4:	059b      	lsls	r3, r3, #22
 80052a6:	d402      	bmi.n	80052ae <_puts_r+0x9a>
 80052a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052aa:	f001 f91d 	bl	80064e8 <__retarget_lock_release_recursive>
 80052ae:	4628      	mov	r0, r5
 80052b0:	bd70      	pop	{r4, r5, r6, pc}
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	da04      	bge.n	80052c0 <_puts_r+0xac>
 80052b6:	69a2      	ldr	r2, [r4, #24]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	dc06      	bgt.n	80052ca <_puts_r+0xb6>
 80052bc:	290a      	cmp	r1, #10
 80052be:	d004      	beq.n	80052ca <_puts_r+0xb6>
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	6022      	str	r2, [r4, #0]
 80052c6:	7019      	strb	r1, [r3, #0]
 80052c8:	e7c5      	b.n	8005256 <_puts_r+0x42>
 80052ca:	4622      	mov	r2, r4
 80052cc:	4628      	mov	r0, r5
 80052ce:	f000 f817 	bl	8005300 <__swbuf_r>
 80052d2:	3001      	adds	r0, #1
 80052d4:	d1bf      	bne.n	8005256 <_puts_r+0x42>
 80052d6:	e7df      	b.n	8005298 <_puts_r+0x84>
 80052d8:	250a      	movs	r5, #10
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	6022      	str	r2, [r4, #0]
 80052e0:	701d      	strb	r5, [r3, #0]
 80052e2:	e7db      	b.n	800529c <_puts_r+0x88>
 80052e4:	080077a4 	.word	0x080077a4
 80052e8:	080077c4 	.word	0x080077c4
 80052ec:	08007784 	.word	0x08007784

080052f0 <puts>:
 80052f0:	4b02      	ldr	r3, [pc, #8]	; (80052fc <puts+0xc>)
 80052f2:	4601      	mov	r1, r0
 80052f4:	6818      	ldr	r0, [r3, #0]
 80052f6:	f7ff bf8d 	b.w	8005214 <_puts_r>
 80052fa:	bf00      	nop
 80052fc:	20000010 	.word	0x20000010

08005300 <__swbuf_r>:
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005302:	460e      	mov	r6, r1
 8005304:	4614      	mov	r4, r2
 8005306:	4605      	mov	r5, r0
 8005308:	b118      	cbz	r0, 8005312 <__swbuf_r+0x12>
 800530a:	6983      	ldr	r3, [r0, #24]
 800530c:	b90b      	cbnz	r3, 8005312 <__swbuf_r+0x12>
 800530e:	f001 f847 	bl	80063a0 <__sinit>
 8005312:	4b21      	ldr	r3, [pc, #132]	; (8005398 <__swbuf_r+0x98>)
 8005314:	429c      	cmp	r4, r3
 8005316:	d12b      	bne.n	8005370 <__swbuf_r+0x70>
 8005318:	686c      	ldr	r4, [r5, #4]
 800531a:	69a3      	ldr	r3, [r4, #24]
 800531c:	60a3      	str	r3, [r4, #8]
 800531e:	89a3      	ldrh	r3, [r4, #12]
 8005320:	071a      	lsls	r2, r3, #28
 8005322:	d52f      	bpl.n	8005384 <__swbuf_r+0x84>
 8005324:	6923      	ldr	r3, [r4, #16]
 8005326:	b36b      	cbz	r3, 8005384 <__swbuf_r+0x84>
 8005328:	6923      	ldr	r3, [r4, #16]
 800532a:	6820      	ldr	r0, [r4, #0]
 800532c:	b2f6      	uxtb	r6, r6
 800532e:	1ac0      	subs	r0, r0, r3
 8005330:	6963      	ldr	r3, [r4, #20]
 8005332:	4637      	mov	r7, r6
 8005334:	4283      	cmp	r3, r0
 8005336:	dc04      	bgt.n	8005342 <__swbuf_r+0x42>
 8005338:	4621      	mov	r1, r4
 800533a:	4628      	mov	r0, r5
 800533c:	f000 ff9c 	bl	8006278 <_fflush_r>
 8005340:	bb30      	cbnz	r0, 8005390 <__swbuf_r+0x90>
 8005342:	68a3      	ldr	r3, [r4, #8]
 8005344:	3001      	adds	r0, #1
 8005346:	3b01      	subs	r3, #1
 8005348:	60a3      	str	r3, [r4, #8]
 800534a:	6823      	ldr	r3, [r4, #0]
 800534c:	1c5a      	adds	r2, r3, #1
 800534e:	6022      	str	r2, [r4, #0]
 8005350:	701e      	strb	r6, [r3, #0]
 8005352:	6963      	ldr	r3, [r4, #20]
 8005354:	4283      	cmp	r3, r0
 8005356:	d004      	beq.n	8005362 <__swbuf_r+0x62>
 8005358:	89a3      	ldrh	r3, [r4, #12]
 800535a:	07db      	lsls	r3, r3, #31
 800535c:	d506      	bpl.n	800536c <__swbuf_r+0x6c>
 800535e:	2e0a      	cmp	r6, #10
 8005360:	d104      	bne.n	800536c <__swbuf_r+0x6c>
 8005362:	4621      	mov	r1, r4
 8005364:	4628      	mov	r0, r5
 8005366:	f000 ff87 	bl	8006278 <_fflush_r>
 800536a:	b988      	cbnz	r0, 8005390 <__swbuf_r+0x90>
 800536c:	4638      	mov	r0, r7
 800536e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005370:	4b0a      	ldr	r3, [pc, #40]	; (800539c <__swbuf_r+0x9c>)
 8005372:	429c      	cmp	r4, r3
 8005374:	d101      	bne.n	800537a <__swbuf_r+0x7a>
 8005376:	68ac      	ldr	r4, [r5, #8]
 8005378:	e7cf      	b.n	800531a <__swbuf_r+0x1a>
 800537a:	4b09      	ldr	r3, [pc, #36]	; (80053a0 <__swbuf_r+0xa0>)
 800537c:	429c      	cmp	r4, r3
 800537e:	bf08      	it	eq
 8005380:	68ec      	ldreq	r4, [r5, #12]
 8005382:	e7ca      	b.n	800531a <__swbuf_r+0x1a>
 8005384:	4621      	mov	r1, r4
 8005386:	4628      	mov	r0, r5
 8005388:	f000 f80c 	bl	80053a4 <__swsetup_r>
 800538c:	2800      	cmp	r0, #0
 800538e:	d0cb      	beq.n	8005328 <__swbuf_r+0x28>
 8005390:	f04f 37ff 	mov.w	r7, #4294967295
 8005394:	e7ea      	b.n	800536c <__swbuf_r+0x6c>
 8005396:	bf00      	nop
 8005398:	080077a4 	.word	0x080077a4
 800539c:	080077c4 	.word	0x080077c4
 80053a0:	08007784 	.word	0x08007784

080053a4 <__swsetup_r>:
 80053a4:	4b32      	ldr	r3, [pc, #200]	; (8005470 <__swsetup_r+0xcc>)
 80053a6:	b570      	push	{r4, r5, r6, lr}
 80053a8:	681d      	ldr	r5, [r3, #0]
 80053aa:	4606      	mov	r6, r0
 80053ac:	460c      	mov	r4, r1
 80053ae:	b125      	cbz	r5, 80053ba <__swsetup_r+0x16>
 80053b0:	69ab      	ldr	r3, [r5, #24]
 80053b2:	b913      	cbnz	r3, 80053ba <__swsetup_r+0x16>
 80053b4:	4628      	mov	r0, r5
 80053b6:	f000 fff3 	bl	80063a0 <__sinit>
 80053ba:	4b2e      	ldr	r3, [pc, #184]	; (8005474 <__swsetup_r+0xd0>)
 80053bc:	429c      	cmp	r4, r3
 80053be:	d10f      	bne.n	80053e0 <__swsetup_r+0x3c>
 80053c0:	686c      	ldr	r4, [r5, #4]
 80053c2:	89a3      	ldrh	r3, [r4, #12]
 80053c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053c8:	0719      	lsls	r1, r3, #28
 80053ca:	d42c      	bmi.n	8005426 <__swsetup_r+0x82>
 80053cc:	06dd      	lsls	r5, r3, #27
 80053ce:	d411      	bmi.n	80053f4 <__swsetup_r+0x50>
 80053d0:	2309      	movs	r3, #9
 80053d2:	6033      	str	r3, [r6, #0]
 80053d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053d8:	f04f 30ff 	mov.w	r0, #4294967295
 80053dc:	81a3      	strh	r3, [r4, #12]
 80053de:	e03e      	b.n	800545e <__swsetup_r+0xba>
 80053e0:	4b25      	ldr	r3, [pc, #148]	; (8005478 <__swsetup_r+0xd4>)
 80053e2:	429c      	cmp	r4, r3
 80053e4:	d101      	bne.n	80053ea <__swsetup_r+0x46>
 80053e6:	68ac      	ldr	r4, [r5, #8]
 80053e8:	e7eb      	b.n	80053c2 <__swsetup_r+0x1e>
 80053ea:	4b24      	ldr	r3, [pc, #144]	; (800547c <__swsetup_r+0xd8>)
 80053ec:	429c      	cmp	r4, r3
 80053ee:	bf08      	it	eq
 80053f0:	68ec      	ldreq	r4, [r5, #12]
 80053f2:	e7e6      	b.n	80053c2 <__swsetup_r+0x1e>
 80053f4:	0758      	lsls	r0, r3, #29
 80053f6:	d512      	bpl.n	800541e <__swsetup_r+0x7a>
 80053f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053fa:	b141      	cbz	r1, 800540e <__swsetup_r+0x6a>
 80053fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005400:	4299      	cmp	r1, r3
 8005402:	d002      	beq.n	800540a <__swsetup_r+0x66>
 8005404:	4630      	mov	r0, r6
 8005406:	f001 fc8f 	bl	8006d28 <_free_r>
 800540a:	2300      	movs	r3, #0
 800540c:	6363      	str	r3, [r4, #52]	; 0x34
 800540e:	89a3      	ldrh	r3, [r4, #12]
 8005410:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005414:	81a3      	strh	r3, [r4, #12]
 8005416:	2300      	movs	r3, #0
 8005418:	6063      	str	r3, [r4, #4]
 800541a:	6923      	ldr	r3, [r4, #16]
 800541c:	6023      	str	r3, [r4, #0]
 800541e:	89a3      	ldrh	r3, [r4, #12]
 8005420:	f043 0308 	orr.w	r3, r3, #8
 8005424:	81a3      	strh	r3, [r4, #12]
 8005426:	6923      	ldr	r3, [r4, #16]
 8005428:	b94b      	cbnz	r3, 800543e <__swsetup_r+0x9a>
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005434:	d003      	beq.n	800543e <__swsetup_r+0x9a>
 8005436:	4621      	mov	r1, r4
 8005438:	4630      	mov	r0, r6
 800543a:	f001 f87b 	bl	8006534 <__smakebuf_r>
 800543e:	89a0      	ldrh	r0, [r4, #12]
 8005440:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005444:	f010 0301 	ands.w	r3, r0, #1
 8005448:	d00a      	beq.n	8005460 <__swsetup_r+0xbc>
 800544a:	2300      	movs	r3, #0
 800544c:	60a3      	str	r3, [r4, #8]
 800544e:	6963      	ldr	r3, [r4, #20]
 8005450:	425b      	negs	r3, r3
 8005452:	61a3      	str	r3, [r4, #24]
 8005454:	6923      	ldr	r3, [r4, #16]
 8005456:	b943      	cbnz	r3, 800546a <__swsetup_r+0xc6>
 8005458:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800545c:	d1ba      	bne.n	80053d4 <__swsetup_r+0x30>
 800545e:	bd70      	pop	{r4, r5, r6, pc}
 8005460:	0781      	lsls	r1, r0, #30
 8005462:	bf58      	it	pl
 8005464:	6963      	ldrpl	r3, [r4, #20]
 8005466:	60a3      	str	r3, [r4, #8]
 8005468:	e7f4      	b.n	8005454 <__swsetup_r+0xb0>
 800546a:	2000      	movs	r0, #0
 800546c:	e7f7      	b.n	800545e <__swsetup_r+0xba>
 800546e:	bf00      	nop
 8005470:	20000010 	.word	0x20000010
 8005474:	080077a4 	.word	0x080077a4
 8005478:	080077c4 	.word	0x080077c4
 800547c:	08007784 	.word	0x08007784

08005480 <quorem>:
 8005480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005484:	6903      	ldr	r3, [r0, #16]
 8005486:	690c      	ldr	r4, [r1, #16]
 8005488:	4607      	mov	r7, r0
 800548a:	42a3      	cmp	r3, r4
 800548c:	f2c0 8082 	blt.w	8005594 <quorem+0x114>
 8005490:	3c01      	subs	r4, #1
 8005492:	f100 0514 	add.w	r5, r0, #20
 8005496:	f101 0814 	add.w	r8, r1, #20
 800549a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800549e:	9301      	str	r3, [sp, #4]
 80054a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054a8:	3301      	adds	r3, #1
 80054aa:	429a      	cmp	r2, r3
 80054ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80054b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054b8:	d331      	bcc.n	800551e <quorem+0x9e>
 80054ba:	f04f 0e00 	mov.w	lr, #0
 80054be:	4640      	mov	r0, r8
 80054c0:	46ac      	mov	ip, r5
 80054c2:	46f2      	mov	sl, lr
 80054c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80054c8:	b293      	uxth	r3, r2
 80054ca:	fb06 e303 	mla	r3, r6, r3, lr
 80054ce:	0c12      	lsrs	r2, r2, #16
 80054d0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	fb06 e202 	mla	r2, r6, r2, lr
 80054da:	ebaa 0303 	sub.w	r3, sl, r3
 80054de:	f8dc a000 	ldr.w	sl, [ip]
 80054e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80054e6:	fa1f fa8a 	uxth.w	sl, sl
 80054ea:	4453      	add	r3, sl
 80054ec:	f8dc a000 	ldr.w	sl, [ip]
 80054f0:	b292      	uxth	r2, r2
 80054f2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80054f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005500:	4581      	cmp	r9, r0
 8005502:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005506:	f84c 3b04 	str.w	r3, [ip], #4
 800550a:	d2db      	bcs.n	80054c4 <quorem+0x44>
 800550c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005510:	b92b      	cbnz	r3, 800551e <quorem+0x9e>
 8005512:	9b01      	ldr	r3, [sp, #4]
 8005514:	3b04      	subs	r3, #4
 8005516:	429d      	cmp	r5, r3
 8005518:	461a      	mov	r2, r3
 800551a:	d32f      	bcc.n	800557c <quorem+0xfc>
 800551c:	613c      	str	r4, [r7, #16]
 800551e:	4638      	mov	r0, r7
 8005520:	f001 faea 	bl	8006af8 <__mcmp>
 8005524:	2800      	cmp	r0, #0
 8005526:	db25      	blt.n	8005574 <quorem+0xf4>
 8005528:	4628      	mov	r0, r5
 800552a:	f04f 0c00 	mov.w	ip, #0
 800552e:	3601      	adds	r6, #1
 8005530:	f858 1b04 	ldr.w	r1, [r8], #4
 8005534:	f8d0 e000 	ldr.w	lr, [r0]
 8005538:	b28b      	uxth	r3, r1
 800553a:	ebac 0303 	sub.w	r3, ip, r3
 800553e:	fa1f f28e 	uxth.w	r2, lr
 8005542:	4413      	add	r3, r2
 8005544:	0c0a      	lsrs	r2, r1, #16
 8005546:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800554a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800554e:	b29b      	uxth	r3, r3
 8005550:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005554:	45c1      	cmp	r9, r8
 8005556:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800555a:	f840 3b04 	str.w	r3, [r0], #4
 800555e:	d2e7      	bcs.n	8005530 <quorem+0xb0>
 8005560:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005564:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005568:	b922      	cbnz	r2, 8005574 <quorem+0xf4>
 800556a:	3b04      	subs	r3, #4
 800556c:	429d      	cmp	r5, r3
 800556e:	461a      	mov	r2, r3
 8005570:	d30a      	bcc.n	8005588 <quorem+0x108>
 8005572:	613c      	str	r4, [r7, #16]
 8005574:	4630      	mov	r0, r6
 8005576:	b003      	add	sp, #12
 8005578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800557c:	6812      	ldr	r2, [r2, #0]
 800557e:	3b04      	subs	r3, #4
 8005580:	2a00      	cmp	r2, #0
 8005582:	d1cb      	bne.n	800551c <quorem+0x9c>
 8005584:	3c01      	subs	r4, #1
 8005586:	e7c6      	b.n	8005516 <quorem+0x96>
 8005588:	6812      	ldr	r2, [r2, #0]
 800558a:	3b04      	subs	r3, #4
 800558c:	2a00      	cmp	r2, #0
 800558e:	d1f0      	bne.n	8005572 <quorem+0xf2>
 8005590:	3c01      	subs	r4, #1
 8005592:	e7eb      	b.n	800556c <quorem+0xec>
 8005594:	2000      	movs	r0, #0
 8005596:	e7ee      	b.n	8005576 <quorem+0xf6>

08005598 <_dtoa_r>:
 8005598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559c:	4616      	mov	r6, r2
 800559e:	461f      	mov	r7, r3
 80055a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80055a2:	b099      	sub	sp, #100	; 0x64
 80055a4:	4605      	mov	r5, r0
 80055a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80055aa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80055ae:	b974      	cbnz	r4, 80055ce <_dtoa_r+0x36>
 80055b0:	2010      	movs	r0, #16
 80055b2:	f000 ffff 	bl	80065b4 <malloc>
 80055b6:	4602      	mov	r2, r0
 80055b8:	6268      	str	r0, [r5, #36]	; 0x24
 80055ba:	b920      	cbnz	r0, 80055c6 <_dtoa_r+0x2e>
 80055bc:	21ea      	movs	r1, #234	; 0xea
 80055be:	4ba8      	ldr	r3, [pc, #672]	; (8005860 <_dtoa_r+0x2c8>)
 80055c0:	48a8      	ldr	r0, [pc, #672]	; (8005864 <_dtoa_r+0x2cc>)
 80055c2:	f001 fe4b 	bl	800725c <__assert_func>
 80055c6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80055ca:	6004      	str	r4, [r0, #0]
 80055cc:	60c4      	str	r4, [r0, #12]
 80055ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80055d0:	6819      	ldr	r1, [r3, #0]
 80055d2:	b151      	cbz	r1, 80055ea <_dtoa_r+0x52>
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	2301      	movs	r3, #1
 80055d8:	4093      	lsls	r3, r2
 80055da:	604a      	str	r2, [r1, #4]
 80055dc:	608b      	str	r3, [r1, #8]
 80055de:	4628      	mov	r0, r5
 80055e0:	f001 f84c 	bl	800667c <_Bfree>
 80055e4:	2200      	movs	r2, #0
 80055e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	1e3b      	subs	r3, r7, #0
 80055ec:	bfaf      	iteee	ge
 80055ee:	2300      	movge	r3, #0
 80055f0:	2201      	movlt	r2, #1
 80055f2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80055f6:	9305      	strlt	r3, [sp, #20]
 80055f8:	bfa8      	it	ge
 80055fa:	f8c8 3000 	strge.w	r3, [r8]
 80055fe:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005602:	4b99      	ldr	r3, [pc, #612]	; (8005868 <_dtoa_r+0x2d0>)
 8005604:	bfb8      	it	lt
 8005606:	f8c8 2000 	strlt.w	r2, [r8]
 800560a:	ea33 0309 	bics.w	r3, r3, r9
 800560e:	d119      	bne.n	8005644 <_dtoa_r+0xac>
 8005610:	f242 730f 	movw	r3, #9999	; 0x270f
 8005614:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005616:	6013      	str	r3, [r2, #0]
 8005618:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800561c:	4333      	orrs	r3, r6
 800561e:	f000 857f 	beq.w	8006120 <_dtoa_r+0xb88>
 8005622:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005624:	b953      	cbnz	r3, 800563c <_dtoa_r+0xa4>
 8005626:	4b91      	ldr	r3, [pc, #580]	; (800586c <_dtoa_r+0x2d4>)
 8005628:	e022      	b.n	8005670 <_dtoa_r+0xd8>
 800562a:	4b91      	ldr	r3, [pc, #580]	; (8005870 <_dtoa_r+0x2d8>)
 800562c:	9303      	str	r3, [sp, #12]
 800562e:	3308      	adds	r3, #8
 8005630:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005632:	6013      	str	r3, [r2, #0]
 8005634:	9803      	ldr	r0, [sp, #12]
 8005636:	b019      	add	sp, #100	; 0x64
 8005638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800563c:	4b8b      	ldr	r3, [pc, #556]	; (800586c <_dtoa_r+0x2d4>)
 800563e:	9303      	str	r3, [sp, #12]
 8005640:	3303      	adds	r3, #3
 8005642:	e7f5      	b.n	8005630 <_dtoa_r+0x98>
 8005644:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005648:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800564c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005650:	2200      	movs	r2, #0
 8005652:	2300      	movs	r3, #0
 8005654:	f7fb f9a8 	bl	80009a8 <__aeabi_dcmpeq>
 8005658:	4680      	mov	r8, r0
 800565a:	b158      	cbz	r0, 8005674 <_dtoa_r+0xdc>
 800565c:	2301      	movs	r3, #1
 800565e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 8558 	beq.w	800611a <_dtoa_r+0xb82>
 800566a:	4882      	ldr	r0, [pc, #520]	; (8005874 <_dtoa_r+0x2dc>)
 800566c:	6018      	str	r0, [r3, #0]
 800566e:	1e43      	subs	r3, r0, #1
 8005670:	9303      	str	r3, [sp, #12]
 8005672:	e7df      	b.n	8005634 <_dtoa_r+0x9c>
 8005674:	ab16      	add	r3, sp, #88	; 0x58
 8005676:	9301      	str	r3, [sp, #4]
 8005678:	ab17      	add	r3, sp, #92	; 0x5c
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	4628      	mov	r0, r5
 800567e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005682:	f001 fae1 	bl	8006c48 <__d2b>
 8005686:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800568a:	4683      	mov	fp, r0
 800568c:	2c00      	cmp	r4, #0
 800568e:	d07f      	beq.n	8005790 <_dtoa_r+0x1f8>
 8005690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005694:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005696:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800569a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800569e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80056a2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80056a6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80056aa:	2200      	movs	r2, #0
 80056ac:	4b72      	ldr	r3, [pc, #456]	; (8005878 <_dtoa_r+0x2e0>)
 80056ae:	f7fa fd5b 	bl	8000168 <__aeabi_dsub>
 80056b2:	a365      	add	r3, pc, #404	; (adr r3, 8005848 <_dtoa_r+0x2b0>)
 80056b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b8:	f7fa ff0e 	bl	80004d8 <__aeabi_dmul>
 80056bc:	a364      	add	r3, pc, #400	; (adr r3, 8005850 <_dtoa_r+0x2b8>)
 80056be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c2:	f7fa fd53 	bl	800016c <__adddf3>
 80056c6:	4606      	mov	r6, r0
 80056c8:	4620      	mov	r0, r4
 80056ca:	460f      	mov	r7, r1
 80056cc:	f7fa fe9a 	bl	8000404 <__aeabi_i2d>
 80056d0:	a361      	add	r3, pc, #388	; (adr r3, 8005858 <_dtoa_r+0x2c0>)
 80056d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d6:	f7fa feff 	bl	80004d8 <__aeabi_dmul>
 80056da:	4602      	mov	r2, r0
 80056dc:	460b      	mov	r3, r1
 80056de:	4630      	mov	r0, r6
 80056e0:	4639      	mov	r1, r7
 80056e2:	f7fa fd43 	bl	800016c <__adddf3>
 80056e6:	4606      	mov	r6, r0
 80056e8:	460f      	mov	r7, r1
 80056ea:	f7fb f9a5 	bl	8000a38 <__aeabi_d2iz>
 80056ee:	2200      	movs	r2, #0
 80056f0:	4682      	mov	sl, r0
 80056f2:	2300      	movs	r3, #0
 80056f4:	4630      	mov	r0, r6
 80056f6:	4639      	mov	r1, r7
 80056f8:	f7fb f960 	bl	80009bc <__aeabi_dcmplt>
 80056fc:	b148      	cbz	r0, 8005712 <_dtoa_r+0x17a>
 80056fe:	4650      	mov	r0, sl
 8005700:	f7fa fe80 	bl	8000404 <__aeabi_i2d>
 8005704:	4632      	mov	r2, r6
 8005706:	463b      	mov	r3, r7
 8005708:	f7fb f94e 	bl	80009a8 <__aeabi_dcmpeq>
 800570c:	b908      	cbnz	r0, 8005712 <_dtoa_r+0x17a>
 800570e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005712:	f1ba 0f16 	cmp.w	sl, #22
 8005716:	d858      	bhi.n	80057ca <_dtoa_r+0x232>
 8005718:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800571c:	4b57      	ldr	r3, [pc, #348]	; (800587c <_dtoa_r+0x2e4>)
 800571e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005726:	f7fb f949 	bl	80009bc <__aeabi_dcmplt>
 800572a:	2800      	cmp	r0, #0
 800572c:	d04f      	beq.n	80057ce <_dtoa_r+0x236>
 800572e:	2300      	movs	r3, #0
 8005730:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005734:	930f      	str	r3, [sp, #60]	; 0x3c
 8005736:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005738:	1b1c      	subs	r4, r3, r4
 800573a:	1e63      	subs	r3, r4, #1
 800573c:	9309      	str	r3, [sp, #36]	; 0x24
 800573e:	bf49      	itett	mi
 8005740:	f1c4 0301 	rsbmi	r3, r4, #1
 8005744:	2300      	movpl	r3, #0
 8005746:	9306      	strmi	r3, [sp, #24]
 8005748:	2300      	movmi	r3, #0
 800574a:	bf54      	ite	pl
 800574c:	9306      	strpl	r3, [sp, #24]
 800574e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005750:	f1ba 0f00 	cmp.w	sl, #0
 8005754:	db3d      	blt.n	80057d2 <_dtoa_r+0x23a>
 8005756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005758:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800575c:	4453      	add	r3, sl
 800575e:	9309      	str	r3, [sp, #36]	; 0x24
 8005760:	2300      	movs	r3, #0
 8005762:	930a      	str	r3, [sp, #40]	; 0x28
 8005764:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005766:	2b09      	cmp	r3, #9
 8005768:	f200 808c 	bhi.w	8005884 <_dtoa_r+0x2ec>
 800576c:	2b05      	cmp	r3, #5
 800576e:	bfc4      	itt	gt
 8005770:	3b04      	subgt	r3, #4
 8005772:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005774:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005776:	bfc8      	it	gt
 8005778:	2400      	movgt	r4, #0
 800577a:	f1a3 0302 	sub.w	r3, r3, #2
 800577e:	bfd8      	it	le
 8005780:	2401      	movle	r4, #1
 8005782:	2b03      	cmp	r3, #3
 8005784:	f200 808a 	bhi.w	800589c <_dtoa_r+0x304>
 8005788:	e8df f003 	tbb	[pc, r3]
 800578c:	5b4d4f2d 	.word	0x5b4d4f2d
 8005790:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005794:	441c      	add	r4, r3
 8005796:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800579a:	2b20      	cmp	r3, #32
 800579c:	bfc3      	ittte	gt
 800579e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057a2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80057a6:	fa09 f303 	lslgt.w	r3, r9, r3
 80057aa:	f1c3 0320 	rsble	r3, r3, #32
 80057ae:	bfc6      	itte	gt
 80057b0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80057b4:	4318      	orrgt	r0, r3
 80057b6:	fa06 f003 	lslle.w	r0, r6, r3
 80057ba:	f7fa fe13 	bl	80003e4 <__aeabi_ui2d>
 80057be:	2301      	movs	r3, #1
 80057c0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80057c4:	3c01      	subs	r4, #1
 80057c6:	9313      	str	r3, [sp, #76]	; 0x4c
 80057c8:	e76f      	b.n	80056aa <_dtoa_r+0x112>
 80057ca:	2301      	movs	r3, #1
 80057cc:	e7b2      	b.n	8005734 <_dtoa_r+0x19c>
 80057ce:	900f      	str	r0, [sp, #60]	; 0x3c
 80057d0:	e7b1      	b.n	8005736 <_dtoa_r+0x19e>
 80057d2:	9b06      	ldr	r3, [sp, #24]
 80057d4:	eba3 030a 	sub.w	r3, r3, sl
 80057d8:	9306      	str	r3, [sp, #24]
 80057da:	f1ca 0300 	rsb	r3, sl, #0
 80057de:	930a      	str	r3, [sp, #40]	; 0x28
 80057e0:	2300      	movs	r3, #0
 80057e2:	930e      	str	r3, [sp, #56]	; 0x38
 80057e4:	e7be      	b.n	8005764 <_dtoa_r+0x1cc>
 80057e6:	2300      	movs	r3, #0
 80057e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80057ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	dc58      	bgt.n	80058a2 <_dtoa_r+0x30a>
 80057f0:	f04f 0901 	mov.w	r9, #1
 80057f4:	464b      	mov	r3, r9
 80057f6:	f8cd 9020 	str.w	r9, [sp, #32]
 80057fa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80057fe:	2200      	movs	r2, #0
 8005800:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005802:	6042      	str	r2, [r0, #4]
 8005804:	2204      	movs	r2, #4
 8005806:	f102 0614 	add.w	r6, r2, #20
 800580a:	429e      	cmp	r6, r3
 800580c:	6841      	ldr	r1, [r0, #4]
 800580e:	d94e      	bls.n	80058ae <_dtoa_r+0x316>
 8005810:	4628      	mov	r0, r5
 8005812:	f000 fef3 	bl	80065fc <_Balloc>
 8005816:	9003      	str	r0, [sp, #12]
 8005818:	2800      	cmp	r0, #0
 800581a:	d14c      	bne.n	80058b6 <_dtoa_r+0x31e>
 800581c:	4602      	mov	r2, r0
 800581e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005822:	4b17      	ldr	r3, [pc, #92]	; (8005880 <_dtoa_r+0x2e8>)
 8005824:	e6cc      	b.n	80055c0 <_dtoa_r+0x28>
 8005826:	2301      	movs	r3, #1
 8005828:	e7de      	b.n	80057e8 <_dtoa_r+0x250>
 800582a:	2300      	movs	r3, #0
 800582c:	930b      	str	r3, [sp, #44]	; 0x2c
 800582e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005830:	eb0a 0903 	add.w	r9, sl, r3
 8005834:	f109 0301 	add.w	r3, r9, #1
 8005838:	2b01      	cmp	r3, #1
 800583a:	9308      	str	r3, [sp, #32]
 800583c:	bfb8      	it	lt
 800583e:	2301      	movlt	r3, #1
 8005840:	e7dd      	b.n	80057fe <_dtoa_r+0x266>
 8005842:	2301      	movs	r3, #1
 8005844:	e7f2      	b.n	800582c <_dtoa_r+0x294>
 8005846:	bf00      	nop
 8005848:	636f4361 	.word	0x636f4361
 800584c:	3fd287a7 	.word	0x3fd287a7
 8005850:	8b60c8b3 	.word	0x8b60c8b3
 8005854:	3fc68a28 	.word	0x3fc68a28
 8005858:	509f79fb 	.word	0x509f79fb
 800585c:	3fd34413 	.word	0x3fd34413
 8005860:	08007701 	.word	0x08007701
 8005864:	08007718 	.word	0x08007718
 8005868:	7ff00000 	.word	0x7ff00000
 800586c:	080076fd 	.word	0x080076fd
 8005870:	080076f4 	.word	0x080076f4
 8005874:	080076d1 	.word	0x080076d1
 8005878:	3ff80000 	.word	0x3ff80000
 800587c:	08007868 	.word	0x08007868
 8005880:	08007773 	.word	0x08007773
 8005884:	2401      	movs	r4, #1
 8005886:	2300      	movs	r3, #0
 8005888:	940b      	str	r4, [sp, #44]	; 0x2c
 800588a:	9322      	str	r3, [sp, #136]	; 0x88
 800588c:	f04f 39ff 	mov.w	r9, #4294967295
 8005890:	2200      	movs	r2, #0
 8005892:	2312      	movs	r3, #18
 8005894:	f8cd 9020 	str.w	r9, [sp, #32]
 8005898:	9223      	str	r2, [sp, #140]	; 0x8c
 800589a:	e7b0      	b.n	80057fe <_dtoa_r+0x266>
 800589c:	2301      	movs	r3, #1
 800589e:	930b      	str	r3, [sp, #44]	; 0x2c
 80058a0:	e7f4      	b.n	800588c <_dtoa_r+0x2f4>
 80058a2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80058a6:	464b      	mov	r3, r9
 80058a8:	f8cd 9020 	str.w	r9, [sp, #32]
 80058ac:	e7a7      	b.n	80057fe <_dtoa_r+0x266>
 80058ae:	3101      	adds	r1, #1
 80058b0:	6041      	str	r1, [r0, #4]
 80058b2:	0052      	lsls	r2, r2, #1
 80058b4:	e7a7      	b.n	8005806 <_dtoa_r+0x26e>
 80058b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80058b8:	9a03      	ldr	r2, [sp, #12]
 80058ba:	601a      	str	r2, [r3, #0]
 80058bc:	9b08      	ldr	r3, [sp, #32]
 80058be:	2b0e      	cmp	r3, #14
 80058c0:	f200 80a8 	bhi.w	8005a14 <_dtoa_r+0x47c>
 80058c4:	2c00      	cmp	r4, #0
 80058c6:	f000 80a5 	beq.w	8005a14 <_dtoa_r+0x47c>
 80058ca:	f1ba 0f00 	cmp.w	sl, #0
 80058ce:	dd34      	ble.n	800593a <_dtoa_r+0x3a2>
 80058d0:	4a9a      	ldr	r2, [pc, #616]	; (8005b3c <_dtoa_r+0x5a4>)
 80058d2:	f00a 030f 	and.w	r3, sl, #15
 80058d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80058da:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80058de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80058e2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80058e6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80058ea:	d016      	beq.n	800591a <_dtoa_r+0x382>
 80058ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80058f0:	4b93      	ldr	r3, [pc, #588]	; (8005b40 <_dtoa_r+0x5a8>)
 80058f2:	2703      	movs	r7, #3
 80058f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058f8:	f7fa ff18 	bl	800072c <__aeabi_ddiv>
 80058fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005900:	f004 040f 	and.w	r4, r4, #15
 8005904:	4e8e      	ldr	r6, [pc, #568]	; (8005b40 <_dtoa_r+0x5a8>)
 8005906:	b954      	cbnz	r4, 800591e <_dtoa_r+0x386>
 8005908:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800590c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005910:	f7fa ff0c 	bl	800072c <__aeabi_ddiv>
 8005914:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005918:	e029      	b.n	800596e <_dtoa_r+0x3d6>
 800591a:	2702      	movs	r7, #2
 800591c:	e7f2      	b.n	8005904 <_dtoa_r+0x36c>
 800591e:	07e1      	lsls	r1, r4, #31
 8005920:	d508      	bpl.n	8005934 <_dtoa_r+0x39c>
 8005922:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005926:	e9d6 2300 	ldrd	r2, r3, [r6]
 800592a:	f7fa fdd5 	bl	80004d8 <__aeabi_dmul>
 800592e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005932:	3701      	adds	r7, #1
 8005934:	1064      	asrs	r4, r4, #1
 8005936:	3608      	adds	r6, #8
 8005938:	e7e5      	b.n	8005906 <_dtoa_r+0x36e>
 800593a:	f000 80a5 	beq.w	8005a88 <_dtoa_r+0x4f0>
 800593e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005942:	f1ca 0400 	rsb	r4, sl, #0
 8005946:	4b7d      	ldr	r3, [pc, #500]	; (8005b3c <_dtoa_r+0x5a4>)
 8005948:	f004 020f 	and.w	r2, r4, #15
 800594c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	f7fa fdc0 	bl	80004d8 <__aeabi_dmul>
 8005958:	2702      	movs	r7, #2
 800595a:	2300      	movs	r3, #0
 800595c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005960:	4e77      	ldr	r6, [pc, #476]	; (8005b40 <_dtoa_r+0x5a8>)
 8005962:	1124      	asrs	r4, r4, #4
 8005964:	2c00      	cmp	r4, #0
 8005966:	f040 8084 	bne.w	8005a72 <_dtoa_r+0x4da>
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1d2      	bne.n	8005914 <_dtoa_r+0x37c>
 800596e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005970:	2b00      	cmp	r3, #0
 8005972:	f000 808b 	beq.w	8005a8c <_dtoa_r+0x4f4>
 8005976:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800597a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800597e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005982:	2200      	movs	r2, #0
 8005984:	4b6f      	ldr	r3, [pc, #444]	; (8005b44 <_dtoa_r+0x5ac>)
 8005986:	f7fb f819 	bl	80009bc <__aeabi_dcmplt>
 800598a:	2800      	cmp	r0, #0
 800598c:	d07e      	beq.n	8005a8c <_dtoa_r+0x4f4>
 800598e:	9b08      	ldr	r3, [sp, #32]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d07b      	beq.n	8005a8c <_dtoa_r+0x4f4>
 8005994:	f1b9 0f00 	cmp.w	r9, #0
 8005998:	dd38      	ble.n	8005a0c <_dtoa_r+0x474>
 800599a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800599e:	2200      	movs	r2, #0
 80059a0:	4b69      	ldr	r3, [pc, #420]	; (8005b48 <_dtoa_r+0x5b0>)
 80059a2:	f7fa fd99 	bl	80004d8 <__aeabi_dmul>
 80059a6:	464c      	mov	r4, r9
 80059a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059ac:	f10a 38ff 	add.w	r8, sl, #4294967295
 80059b0:	3701      	adds	r7, #1
 80059b2:	4638      	mov	r0, r7
 80059b4:	f7fa fd26 	bl	8000404 <__aeabi_i2d>
 80059b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059bc:	f7fa fd8c 	bl	80004d8 <__aeabi_dmul>
 80059c0:	2200      	movs	r2, #0
 80059c2:	4b62      	ldr	r3, [pc, #392]	; (8005b4c <_dtoa_r+0x5b4>)
 80059c4:	f7fa fbd2 	bl	800016c <__adddf3>
 80059c8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80059cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80059d0:	9611      	str	r6, [sp, #68]	; 0x44
 80059d2:	2c00      	cmp	r4, #0
 80059d4:	d15d      	bne.n	8005a92 <_dtoa_r+0x4fa>
 80059d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059da:	2200      	movs	r2, #0
 80059dc:	4b5c      	ldr	r3, [pc, #368]	; (8005b50 <_dtoa_r+0x5b8>)
 80059de:	f7fa fbc3 	bl	8000168 <__aeabi_dsub>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80059ea:	4633      	mov	r3, r6
 80059ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059ee:	f7fb f803 	bl	80009f8 <__aeabi_dcmpgt>
 80059f2:	2800      	cmp	r0, #0
 80059f4:	f040 829c 	bne.w	8005f30 <_dtoa_r+0x998>
 80059f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059fe:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005a02:	f7fa ffdb 	bl	80009bc <__aeabi_dcmplt>
 8005a06:	2800      	cmp	r0, #0
 8005a08:	f040 8290 	bne.w	8005f2c <_dtoa_r+0x994>
 8005a0c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005a10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005a14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f2c0 8152 	blt.w	8005cc0 <_dtoa_r+0x728>
 8005a1c:	f1ba 0f0e 	cmp.w	sl, #14
 8005a20:	f300 814e 	bgt.w	8005cc0 <_dtoa_r+0x728>
 8005a24:	4b45      	ldr	r3, [pc, #276]	; (8005b3c <_dtoa_r+0x5a4>)
 8005a26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a2a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a2e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005a32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f280 80db 	bge.w	8005bf0 <_dtoa_r+0x658>
 8005a3a:	9b08      	ldr	r3, [sp, #32]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f300 80d7 	bgt.w	8005bf0 <_dtoa_r+0x658>
 8005a42:	f040 8272 	bne.w	8005f2a <_dtoa_r+0x992>
 8005a46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	4b40      	ldr	r3, [pc, #256]	; (8005b50 <_dtoa_r+0x5b8>)
 8005a4e:	f7fa fd43 	bl	80004d8 <__aeabi_dmul>
 8005a52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a56:	f7fa ffc5 	bl	80009e4 <__aeabi_dcmpge>
 8005a5a:	9c08      	ldr	r4, [sp, #32]
 8005a5c:	4626      	mov	r6, r4
 8005a5e:	2800      	cmp	r0, #0
 8005a60:	f040 8248 	bne.w	8005ef4 <_dtoa_r+0x95c>
 8005a64:	2331      	movs	r3, #49	; 0x31
 8005a66:	9f03      	ldr	r7, [sp, #12]
 8005a68:	f10a 0a01 	add.w	sl, sl, #1
 8005a6c:	f807 3b01 	strb.w	r3, [r7], #1
 8005a70:	e244      	b.n	8005efc <_dtoa_r+0x964>
 8005a72:	07e2      	lsls	r2, r4, #31
 8005a74:	d505      	bpl.n	8005a82 <_dtoa_r+0x4ea>
 8005a76:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005a7a:	f7fa fd2d 	bl	80004d8 <__aeabi_dmul>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	3701      	adds	r7, #1
 8005a82:	1064      	asrs	r4, r4, #1
 8005a84:	3608      	adds	r6, #8
 8005a86:	e76d      	b.n	8005964 <_dtoa_r+0x3cc>
 8005a88:	2702      	movs	r7, #2
 8005a8a:	e770      	b.n	800596e <_dtoa_r+0x3d6>
 8005a8c:	46d0      	mov	r8, sl
 8005a8e:	9c08      	ldr	r4, [sp, #32]
 8005a90:	e78f      	b.n	80059b2 <_dtoa_r+0x41a>
 8005a92:	9903      	ldr	r1, [sp, #12]
 8005a94:	4b29      	ldr	r3, [pc, #164]	; (8005b3c <_dtoa_r+0x5a4>)
 8005a96:	4421      	add	r1, r4
 8005a98:	9112      	str	r1, [sp, #72]	; 0x48
 8005a9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005aa0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005aa4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005aa8:	2900      	cmp	r1, #0
 8005aaa:	d055      	beq.n	8005b58 <_dtoa_r+0x5c0>
 8005aac:	2000      	movs	r0, #0
 8005aae:	4929      	ldr	r1, [pc, #164]	; (8005b54 <_dtoa_r+0x5bc>)
 8005ab0:	f7fa fe3c 	bl	800072c <__aeabi_ddiv>
 8005ab4:	463b      	mov	r3, r7
 8005ab6:	4632      	mov	r2, r6
 8005ab8:	f7fa fb56 	bl	8000168 <__aeabi_dsub>
 8005abc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005ac0:	9f03      	ldr	r7, [sp, #12]
 8005ac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ac6:	f7fa ffb7 	bl	8000a38 <__aeabi_d2iz>
 8005aca:	4604      	mov	r4, r0
 8005acc:	f7fa fc9a 	bl	8000404 <__aeabi_i2d>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ad8:	f7fa fb46 	bl	8000168 <__aeabi_dsub>
 8005adc:	4602      	mov	r2, r0
 8005ade:	460b      	mov	r3, r1
 8005ae0:	3430      	adds	r4, #48	; 0x30
 8005ae2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ae6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005aea:	f807 4b01 	strb.w	r4, [r7], #1
 8005aee:	f7fa ff65 	bl	80009bc <__aeabi_dcmplt>
 8005af2:	2800      	cmp	r0, #0
 8005af4:	d174      	bne.n	8005be0 <_dtoa_r+0x648>
 8005af6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005afa:	2000      	movs	r0, #0
 8005afc:	4911      	ldr	r1, [pc, #68]	; (8005b44 <_dtoa_r+0x5ac>)
 8005afe:	f7fa fb33 	bl	8000168 <__aeabi_dsub>
 8005b02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b06:	f7fa ff59 	bl	80009bc <__aeabi_dcmplt>
 8005b0a:	2800      	cmp	r0, #0
 8005b0c:	f040 80b7 	bne.w	8005c7e <_dtoa_r+0x6e6>
 8005b10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b12:	429f      	cmp	r7, r3
 8005b14:	f43f af7a 	beq.w	8005a0c <_dtoa_r+0x474>
 8005b18:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	4b0a      	ldr	r3, [pc, #40]	; (8005b48 <_dtoa_r+0x5b0>)
 8005b20:	f7fa fcda 	bl	80004d8 <__aeabi_dmul>
 8005b24:	2200      	movs	r2, #0
 8005b26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b2e:	4b06      	ldr	r3, [pc, #24]	; (8005b48 <_dtoa_r+0x5b0>)
 8005b30:	f7fa fcd2 	bl	80004d8 <__aeabi_dmul>
 8005b34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b38:	e7c3      	b.n	8005ac2 <_dtoa_r+0x52a>
 8005b3a:	bf00      	nop
 8005b3c:	08007868 	.word	0x08007868
 8005b40:	08007840 	.word	0x08007840
 8005b44:	3ff00000 	.word	0x3ff00000
 8005b48:	40240000 	.word	0x40240000
 8005b4c:	401c0000 	.word	0x401c0000
 8005b50:	40140000 	.word	0x40140000
 8005b54:	3fe00000 	.word	0x3fe00000
 8005b58:	4630      	mov	r0, r6
 8005b5a:	4639      	mov	r1, r7
 8005b5c:	f7fa fcbc 	bl	80004d8 <__aeabi_dmul>
 8005b60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b62:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b66:	9c03      	ldr	r4, [sp, #12]
 8005b68:	9314      	str	r3, [sp, #80]	; 0x50
 8005b6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b6e:	f7fa ff63 	bl	8000a38 <__aeabi_d2iz>
 8005b72:	9015      	str	r0, [sp, #84]	; 0x54
 8005b74:	f7fa fc46 	bl	8000404 <__aeabi_i2d>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b80:	f7fa faf2 	bl	8000168 <__aeabi_dsub>
 8005b84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b86:	4606      	mov	r6, r0
 8005b88:	3330      	adds	r3, #48	; 0x30
 8005b8a:	f804 3b01 	strb.w	r3, [r4], #1
 8005b8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b90:	460f      	mov	r7, r1
 8005b92:	429c      	cmp	r4, r3
 8005b94:	f04f 0200 	mov.w	r2, #0
 8005b98:	d124      	bne.n	8005be4 <_dtoa_r+0x64c>
 8005b9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b9e:	4bb0      	ldr	r3, [pc, #704]	; (8005e60 <_dtoa_r+0x8c8>)
 8005ba0:	f7fa fae4 	bl	800016c <__adddf3>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	4630      	mov	r0, r6
 8005baa:	4639      	mov	r1, r7
 8005bac:	f7fa ff24 	bl	80009f8 <__aeabi_dcmpgt>
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	d163      	bne.n	8005c7c <_dtoa_r+0x6e4>
 8005bb4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005bb8:	2000      	movs	r0, #0
 8005bba:	49a9      	ldr	r1, [pc, #676]	; (8005e60 <_dtoa_r+0x8c8>)
 8005bbc:	f7fa fad4 	bl	8000168 <__aeabi_dsub>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	4630      	mov	r0, r6
 8005bc6:	4639      	mov	r1, r7
 8005bc8:	f7fa fef8 	bl	80009bc <__aeabi_dcmplt>
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	f43f af1d 	beq.w	8005a0c <_dtoa_r+0x474>
 8005bd2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005bd4:	1e7b      	subs	r3, r7, #1
 8005bd6:	9314      	str	r3, [sp, #80]	; 0x50
 8005bd8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005bdc:	2b30      	cmp	r3, #48	; 0x30
 8005bde:	d0f8      	beq.n	8005bd2 <_dtoa_r+0x63a>
 8005be0:	46c2      	mov	sl, r8
 8005be2:	e03b      	b.n	8005c5c <_dtoa_r+0x6c4>
 8005be4:	4b9f      	ldr	r3, [pc, #636]	; (8005e64 <_dtoa_r+0x8cc>)
 8005be6:	f7fa fc77 	bl	80004d8 <__aeabi_dmul>
 8005bea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005bee:	e7bc      	b.n	8005b6a <_dtoa_r+0x5d2>
 8005bf0:	9f03      	ldr	r7, [sp, #12]
 8005bf2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005bf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	f7fa fd95 	bl	800072c <__aeabi_ddiv>
 8005c02:	f7fa ff19 	bl	8000a38 <__aeabi_d2iz>
 8005c06:	4604      	mov	r4, r0
 8005c08:	f7fa fbfc 	bl	8000404 <__aeabi_i2d>
 8005c0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c10:	f7fa fc62 	bl	80004d8 <__aeabi_dmul>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	4640      	mov	r0, r8
 8005c1a:	4649      	mov	r1, r9
 8005c1c:	f7fa faa4 	bl	8000168 <__aeabi_dsub>
 8005c20:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005c24:	f807 6b01 	strb.w	r6, [r7], #1
 8005c28:	9e03      	ldr	r6, [sp, #12]
 8005c2a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005c2e:	1bbe      	subs	r6, r7, r6
 8005c30:	45b4      	cmp	ip, r6
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	d136      	bne.n	8005ca6 <_dtoa_r+0x70e>
 8005c38:	f7fa fa98 	bl	800016c <__adddf3>
 8005c3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c40:	4680      	mov	r8, r0
 8005c42:	4689      	mov	r9, r1
 8005c44:	f7fa fed8 	bl	80009f8 <__aeabi_dcmpgt>
 8005c48:	bb58      	cbnz	r0, 8005ca2 <_dtoa_r+0x70a>
 8005c4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c4e:	4640      	mov	r0, r8
 8005c50:	4649      	mov	r1, r9
 8005c52:	f7fa fea9 	bl	80009a8 <__aeabi_dcmpeq>
 8005c56:	b108      	cbz	r0, 8005c5c <_dtoa_r+0x6c4>
 8005c58:	07e1      	lsls	r1, r4, #31
 8005c5a:	d422      	bmi.n	8005ca2 <_dtoa_r+0x70a>
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	4659      	mov	r1, fp
 8005c60:	f000 fd0c 	bl	800667c <_Bfree>
 8005c64:	2300      	movs	r3, #0
 8005c66:	703b      	strb	r3, [r7, #0]
 8005c68:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005c6a:	f10a 0001 	add.w	r0, sl, #1
 8005c6e:	6018      	str	r0, [r3, #0]
 8005c70:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f43f acde 	beq.w	8005634 <_dtoa_r+0x9c>
 8005c78:	601f      	str	r7, [r3, #0]
 8005c7a:	e4db      	b.n	8005634 <_dtoa_r+0x9c>
 8005c7c:	4627      	mov	r7, r4
 8005c7e:	463b      	mov	r3, r7
 8005c80:	461f      	mov	r7, r3
 8005c82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c86:	2a39      	cmp	r2, #57	; 0x39
 8005c88:	d107      	bne.n	8005c9a <_dtoa_r+0x702>
 8005c8a:	9a03      	ldr	r2, [sp, #12]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d1f7      	bne.n	8005c80 <_dtoa_r+0x6e8>
 8005c90:	2230      	movs	r2, #48	; 0x30
 8005c92:	9903      	ldr	r1, [sp, #12]
 8005c94:	f108 0801 	add.w	r8, r8, #1
 8005c98:	700a      	strb	r2, [r1, #0]
 8005c9a:	781a      	ldrb	r2, [r3, #0]
 8005c9c:	3201      	adds	r2, #1
 8005c9e:	701a      	strb	r2, [r3, #0]
 8005ca0:	e79e      	b.n	8005be0 <_dtoa_r+0x648>
 8005ca2:	46d0      	mov	r8, sl
 8005ca4:	e7eb      	b.n	8005c7e <_dtoa_r+0x6e6>
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	4b6e      	ldr	r3, [pc, #440]	; (8005e64 <_dtoa_r+0x8cc>)
 8005caa:	f7fa fc15 	bl	80004d8 <__aeabi_dmul>
 8005cae:	2200      	movs	r2, #0
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	4680      	mov	r8, r0
 8005cb4:	4689      	mov	r9, r1
 8005cb6:	f7fa fe77 	bl	80009a8 <__aeabi_dcmpeq>
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	d09b      	beq.n	8005bf6 <_dtoa_r+0x65e>
 8005cbe:	e7cd      	b.n	8005c5c <_dtoa_r+0x6c4>
 8005cc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cc2:	2a00      	cmp	r2, #0
 8005cc4:	f000 80d0 	beq.w	8005e68 <_dtoa_r+0x8d0>
 8005cc8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005cca:	2a01      	cmp	r2, #1
 8005ccc:	f300 80ae 	bgt.w	8005e2c <_dtoa_r+0x894>
 8005cd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005cd2:	2a00      	cmp	r2, #0
 8005cd4:	f000 80a6 	beq.w	8005e24 <_dtoa_r+0x88c>
 8005cd8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005cdc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005cde:	9f06      	ldr	r7, [sp, #24]
 8005ce0:	9a06      	ldr	r2, [sp, #24]
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	441a      	add	r2, r3
 8005ce6:	9206      	str	r2, [sp, #24]
 8005ce8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cea:	4628      	mov	r0, r5
 8005cec:	441a      	add	r2, r3
 8005cee:	9209      	str	r2, [sp, #36]	; 0x24
 8005cf0:	f000 fd7a 	bl	80067e8 <__i2b>
 8005cf4:	4606      	mov	r6, r0
 8005cf6:	2f00      	cmp	r7, #0
 8005cf8:	dd0c      	ble.n	8005d14 <_dtoa_r+0x77c>
 8005cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	dd09      	ble.n	8005d14 <_dtoa_r+0x77c>
 8005d00:	42bb      	cmp	r3, r7
 8005d02:	bfa8      	it	ge
 8005d04:	463b      	movge	r3, r7
 8005d06:	9a06      	ldr	r2, [sp, #24]
 8005d08:	1aff      	subs	r7, r7, r3
 8005d0a:	1ad2      	subs	r2, r2, r3
 8005d0c:	9206      	str	r2, [sp, #24]
 8005d0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	9309      	str	r3, [sp, #36]	; 0x24
 8005d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d16:	b1f3      	cbz	r3, 8005d56 <_dtoa_r+0x7be>
 8005d18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 80a8 	beq.w	8005e70 <_dtoa_r+0x8d8>
 8005d20:	2c00      	cmp	r4, #0
 8005d22:	dd10      	ble.n	8005d46 <_dtoa_r+0x7ae>
 8005d24:	4631      	mov	r1, r6
 8005d26:	4622      	mov	r2, r4
 8005d28:	4628      	mov	r0, r5
 8005d2a:	f000 fe1b 	bl	8006964 <__pow5mult>
 8005d2e:	465a      	mov	r2, fp
 8005d30:	4601      	mov	r1, r0
 8005d32:	4606      	mov	r6, r0
 8005d34:	4628      	mov	r0, r5
 8005d36:	f000 fd6d 	bl	8006814 <__multiply>
 8005d3a:	4680      	mov	r8, r0
 8005d3c:	4659      	mov	r1, fp
 8005d3e:	4628      	mov	r0, r5
 8005d40:	f000 fc9c 	bl	800667c <_Bfree>
 8005d44:	46c3      	mov	fp, r8
 8005d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d48:	1b1a      	subs	r2, r3, r4
 8005d4a:	d004      	beq.n	8005d56 <_dtoa_r+0x7be>
 8005d4c:	4659      	mov	r1, fp
 8005d4e:	4628      	mov	r0, r5
 8005d50:	f000 fe08 	bl	8006964 <__pow5mult>
 8005d54:	4683      	mov	fp, r0
 8005d56:	2101      	movs	r1, #1
 8005d58:	4628      	mov	r0, r5
 8005d5a:	f000 fd45 	bl	80067e8 <__i2b>
 8005d5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d60:	4604      	mov	r4, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f340 8086 	ble.w	8005e74 <_dtoa_r+0x8dc>
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4601      	mov	r1, r0
 8005d6c:	4628      	mov	r0, r5
 8005d6e:	f000 fdf9 	bl	8006964 <__pow5mult>
 8005d72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d74:	4604      	mov	r4, r0
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	dd7f      	ble.n	8005e7a <_dtoa_r+0x8e2>
 8005d7a:	f04f 0800 	mov.w	r8, #0
 8005d7e:	6923      	ldr	r3, [r4, #16]
 8005d80:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005d84:	6918      	ldr	r0, [r3, #16]
 8005d86:	f000 fce1 	bl	800674c <__hi0bits>
 8005d8a:	f1c0 0020 	rsb	r0, r0, #32
 8005d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d90:	4418      	add	r0, r3
 8005d92:	f010 001f 	ands.w	r0, r0, #31
 8005d96:	f000 8092 	beq.w	8005ebe <_dtoa_r+0x926>
 8005d9a:	f1c0 0320 	rsb	r3, r0, #32
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	f340 808a 	ble.w	8005eb8 <_dtoa_r+0x920>
 8005da4:	f1c0 001c 	rsb	r0, r0, #28
 8005da8:	9b06      	ldr	r3, [sp, #24]
 8005daa:	4407      	add	r7, r0
 8005dac:	4403      	add	r3, r0
 8005dae:	9306      	str	r3, [sp, #24]
 8005db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005db2:	4403      	add	r3, r0
 8005db4:	9309      	str	r3, [sp, #36]	; 0x24
 8005db6:	9b06      	ldr	r3, [sp, #24]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	dd05      	ble.n	8005dc8 <_dtoa_r+0x830>
 8005dbc:	4659      	mov	r1, fp
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	4628      	mov	r0, r5
 8005dc2:	f000 fe29 	bl	8006a18 <__lshift>
 8005dc6:	4683      	mov	fp, r0
 8005dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	dd05      	ble.n	8005dda <_dtoa_r+0x842>
 8005dce:	4621      	mov	r1, r4
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	f000 fe20 	bl	8006a18 <__lshift>
 8005dd8:	4604      	mov	r4, r0
 8005dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d070      	beq.n	8005ec2 <_dtoa_r+0x92a>
 8005de0:	4621      	mov	r1, r4
 8005de2:	4658      	mov	r0, fp
 8005de4:	f000 fe88 	bl	8006af8 <__mcmp>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	da6a      	bge.n	8005ec2 <_dtoa_r+0x92a>
 8005dec:	2300      	movs	r3, #0
 8005dee:	4659      	mov	r1, fp
 8005df0:	220a      	movs	r2, #10
 8005df2:	4628      	mov	r0, r5
 8005df4:	f000 fc64 	bl	80066c0 <__multadd>
 8005df8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dfa:	4683      	mov	fp, r0
 8005dfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 8194 	beq.w	800612e <_dtoa_r+0xb96>
 8005e06:	4631      	mov	r1, r6
 8005e08:	2300      	movs	r3, #0
 8005e0a:	220a      	movs	r2, #10
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	f000 fc57 	bl	80066c0 <__multadd>
 8005e12:	f1b9 0f00 	cmp.w	r9, #0
 8005e16:	4606      	mov	r6, r0
 8005e18:	f300 8093 	bgt.w	8005f42 <_dtoa_r+0x9aa>
 8005e1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	dc57      	bgt.n	8005ed2 <_dtoa_r+0x93a>
 8005e22:	e08e      	b.n	8005f42 <_dtoa_r+0x9aa>
 8005e24:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005e26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e2a:	e757      	b.n	8005cdc <_dtoa_r+0x744>
 8005e2c:	9b08      	ldr	r3, [sp, #32]
 8005e2e:	1e5c      	subs	r4, r3, #1
 8005e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e32:	42a3      	cmp	r3, r4
 8005e34:	bfb7      	itett	lt
 8005e36:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005e38:	1b1c      	subge	r4, r3, r4
 8005e3a:	1ae2      	sublt	r2, r4, r3
 8005e3c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005e3e:	bfbe      	ittt	lt
 8005e40:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005e42:	189b      	addlt	r3, r3, r2
 8005e44:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005e46:	9b08      	ldr	r3, [sp, #32]
 8005e48:	bfb8      	it	lt
 8005e4a:	2400      	movlt	r4, #0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	bfbb      	ittet	lt
 8005e50:	9b06      	ldrlt	r3, [sp, #24]
 8005e52:	9a08      	ldrlt	r2, [sp, #32]
 8005e54:	9f06      	ldrge	r7, [sp, #24]
 8005e56:	1a9f      	sublt	r7, r3, r2
 8005e58:	bfac      	ite	ge
 8005e5a:	9b08      	ldrge	r3, [sp, #32]
 8005e5c:	2300      	movlt	r3, #0
 8005e5e:	e73f      	b.n	8005ce0 <_dtoa_r+0x748>
 8005e60:	3fe00000 	.word	0x3fe00000
 8005e64:	40240000 	.word	0x40240000
 8005e68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005e6a:	9f06      	ldr	r7, [sp, #24]
 8005e6c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005e6e:	e742      	b.n	8005cf6 <_dtoa_r+0x75e>
 8005e70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e72:	e76b      	b.n	8005d4c <_dtoa_r+0x7b4>
 8005e74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	dc19      	bgt.n	8005eae <_dtoa_r+0x916>
 8005e7a:	9b04      	ldr	r3, [sp, #16]
 8005e7c:	b9bb      	cbnz	r3, 8005eae <_dtoa_r+0x916>
 8005e7e:	9b05      	ldr	r3, [sp, #20]
 8005e80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e84:	b99b      	cbnz	r3, 8005eae <_dtoa_r+0x916>
 8005e86:	9b05      	ldr	r3, [sp, #20]
 8005e88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e8c:	0d1b      	lsrs	r3, r3, #20
 8005e8e:	051b      	lsls	r3, r3, #20
 8005e90:	b183      	cbz	r3, 8005eb4 <_dtoa_r+0x91c>
 8005e92:	f04f 0801 	mov.w	r8, #1
 8005e96:	9b06      	ldr	r3, [sp, #24]
 8005e98:	3301      	adds	r3, #1
 8005e9a:	9306      	str	r3, [sp, #24]
 8005e9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	9309      	str	r3, [sp, #36]	; 0x24
 8005ea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f47f af6a 	bne.w	8005d7e <_dtoa_r+0x7e6>
 8005eaa:	2001      	movs	r0, #1
 8005eac:	e76f      	b.n	8005d8e <_dtoa_r+0x7f6>
 8005eae:	f04f 0800 	mov.w	r8, #0
 8005eb2:	e7f6      	b.n	8005ea2 <_dtoa_r+0x90a>
 8005eb4:	4698      	mov	r8, r3
 8005eb6:	e7f4      	b.n	8005ea2 <_dtoa_r+0x90a>
 8005eb8:	f43f af7d 	beq.w	8005db6 <_dtoa_r+0x81e>
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	301c      	adds	r0, #28
 8005ec0:	e772      	b.n	8005da8 <_dtoa_r+0x810>
 8005ec2:	9b08      	ldr	r3, [sp, #32]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	dc36      	bgt.n	8005f36 <_dtoa_r+0x99e>
 8005ec8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	dd33      	ble.n	8005f36 <_dtoa_r+0x99e>
 8005ece:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ed2:	f1b9 0f00 	cmp.w	r9, #0
 8005ed6:	d10d      	bne.n	8005ef4 <_dtoa_r+0x95c>
 8005ed8:	4621      	mov	r1, r4
 8005eda:	464b      	mov	r3, r9
 8005edc:	2205      	movs	r2, #5
 8005ede:	4628      	mov	r0, r5
 8005ee0:	f000 fbee 	bl	80066c0 <__multadd>
 8005ee4:	4601      	mov	r1, r0
 8005ee6:	4604      	mov	r4, r0
 8005ee8:	4658      	mov	r0, fp
 8005eea:	f000 fe05 	bl	8006af8 <__mcmp>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	f73f adb8 	bgt.w	8005a64 <_dtoa_r+0x4cc>
 8005ef4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ef6:	9f03      	ldr	r7, [sp, #12]
 8005ef8:	ea6f 0a03 	mvn.w	sl, r3
 8005efc:	f04f 0800 	mov.w	r8, #0
 8005f00:	4621      	mov	r1, r4
 8005f02:	4628      	mov	r0, r5
 8005f04:	f000 fbba 	bl	800667c <_Bfree>
 8005f08:	2e00      	cmp	r6, #0
 8005f0a:	f43f aea7 	beq.w	8005c5c <_dtoa_r+0x6c4>
 8005f0e:	f1b8 0f00 	cmp.w	r8, #0
 8005f12:	d005      	beq.n	8005f20 <_dtoa_r+0x988>
 8005f14:	45b0      	cmp	r8, r6
 8005f16:	d003      	beq.n	8005f20 <_dtoa_r+0x988>
 8005f18:	4641      	mov	r1, r8
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	f000 fbae 	bl	800667c <_Bfree>
 8005f20:	4631      	mov	r1, r6
 8005f22:	4628      	mov	r0, r5
 8005f24:	f000 fbaa 	bl	800667c <_Bfree>
 8005f28:	e698      	b.n	8005c5c <_dtoa_r+0x6c4>
 8005f2a:	2400      	movs	r4, #0
 8005f2c:	4626      	mov	r6, r4
 8005f2e:	e7e1      	b.n	8005ef4 <_dtoa_r+0x95c>
 8005f30:	46c2      	mov	sl, r8
 8005f32:	4626      	mov	r6, r4
 8005f34:	e596      	b.n	8005a64 <_dtoa_r+0x4cc>
 8005f36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f000 80fd 	beq.w	800613c <_dtoa_r+0xba4>
 8005f42:	2f00      	cmp	r7, #0
 8005f44:	dd05      	ble.n	8005f52 <_dtoa_r+0x9ba>
 8005f46:	4631      	mov	r1, r6
 8005f48:	463a      	mov	r2, r7
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	f000 fd64 	bl	8006a18 <__lshift>
 8005f50:	4606      	mov	r6, r0
 8005f52:	f1b8 0f00 	cmp.w	r8, #0
 8005f56:	d05c      	beq.n	8006012 <_dtoa_r+0xa7a>
 8005f58:	4628      	mov	r0, r5
 8005f5a:	6871      	ldr	r1, [r6, #4]
 8005f5c:	f000 fb4e 	bl	80065fc <_Balloc>
 8005f60:	4607      	mov	r7, r0
 8005f62:	b928      	cbnz	r0, 8005f70 <_dtoa_r+0x9d8>
 8005f64:	4602      	mov	r2, r0
 8005f66:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005f6a:	4b7f      	ldr	r3, [pc, #508]	; (8006168 <_dtoa_r+0xbd0>)
 8005f6c:	f7ff bb28 	b.w	80055c0 <_dtoa_r+0x28>
 8005f70:	6932      	ldr	r2, [r6, #16]
 8005f72:	f106 010c 	add.w	r1, r6, #12
 8005f76:	3202      	adds	r2, #2
 8005f78:	0092      	lsls	r2, r2, #2
 8005f7a:	300c      	adds	r0, #12
 8005f7c:	f000 fb30 	bl	80065e0 <memcpy>
 8005f80:	2201      	movs	r2, #1
 8005f82:	4639      	mov	r1, r7
 8005f84:	4628      	mov	r0, r5
 8005f86:	f000 fd47 	bl	8006a18 <__lshift>
 8005f8a:	46b0      	mov	r8, r6
 8005f8c:	4606      	mov	r6, r0
 8005f8e:	9b03      	ldr	r3, [sp, #12]
 8005f90:	3301      	adds	r3, #1
 8005f92:	9308      	str	r3, [sp, #32]
 8005f94:	9b03      	ldr	r3, [sp, #12]
 8005f96:	444b      	add	r3, r9
 8005f98:	930a      	str	r3, [sp, #40]	; 0x28
 8005f9a:	9b04      	ldr	r3, [sp, #16]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
 8005fa0:	9309      	str	r3, [sp, #36]	; 0x24
 8005fa2:	9b08      	ldr	r3, [sp, #32]
 8005fa4:	4621      	mov	r1, r4
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	4658      	mov	r0, fp
 8005faa:	9304      	str	r3, [sp, #16]
 8005fac:	f7ff fa68 	bl	8005480 <quorem>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	4641      	mov	r1, r8
 8005fb4:	3330      	adds	r3, #48	; 0x30
 8005fb6:	9006      	str	r0, [sp, #24]
 8005fb8:	4658      	mov	r0, fp
 8005fba:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fbc:	f000 fd9c 	bl	8006af8 <__mcmp>
 8005fc0:	4632      	mov	r2, r6
 8005fc2:	4681      	mov	r9, r0
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	4628      	mov	r0, r5
 8005fc8:	f000 fdb2 	bl	8006b30 <__mdiff>
 8005fcc:	68c2      	ldr	r2, [r0, #12]
 8005fce:	4607      	mov	r7, r0
 8005fd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fd2:	bb02      	cbnz	r2, 8006016 <_dtoa_r+0xa7e>
 8005fd4:	4601      	mov	r1, r0
 8005fd6:	4658      	mov	r0, fp
 8005fd8:	f000 fd8e 	bl	8006af8 <__mcmp>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fe0:	4639      	mov	r1, r7
 8005fe2:	4628      	mov	r0, r5
 8005fe4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005fe8:	f000 fb48 	bl	800667c <_Bfree>
 8005fec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ff0:	9f08      	ldr	r7, [sp, #32]
 8005ff2:	ea43 0102 	orr.w	r1, r3, r2
 8005ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ff8:	430b      	orrs	r3, r1
 8005ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ffc:	d10d      	bne.n	800601a <_dtoa_r+0xa82>
 8005ffe:	2b39      	cmp	r3, #57	; 0x39
 8006000:	d029      	beq.n	8006056 <_dtoa_r+0xabe>
 8006002:	f1b9 0f00 	cmp.w	r9, #0
 8006006:	dd01      	ble.n	800600c <_dtoa_r+0xa74>
 8006008:	9b06      	ldr	r3, [sp, #24]
 800600a:	3331      	adds	r3, #49	; 0x31
 800600c:	9a04      	ldr	r2, [sp, #16]
 800600e:	7013      	strb	r3, [r2, #0]
 8006010:	e776      	b.n	8005f00 <_dtoa_r+0x968>
 8006012:	4630      	mov	r0, r6
 8006014:	e7b9      	b.n	8005f8a <_dtoa_r+0x9f2>
 8006016:	2201      	movs	r2, #1
 8006018:	e7e2      	b.n	8005fe0 <_dtoa_r+0xa48>
 800601a:	f1b9 0f00 	cmp.w	r9, #0
 800601e:	db06      	blt.n	800602e <_dtoa_r+0xa96>
 8006020:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006022:	ea41 0909 	orr.w	r9, r1, r9
 8006026:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006028:	ea59 0101 	orrs.w	r1, r9, r1
 800602c:	d120      	bne.n	8006070 <_dtoa_r+0xad8>
 800602e:	2a00      	cmp	r2, #0
 8006030:	ddec      	ble.n	800600c <_dtoa_r+0xa74>
 8006032:	4659      	mov	r1, fp
 8006034:	2201      	movs	r2, #1
 8006036:	4628      	mov	r0, r5
 8006038:	9308      	str	r3, [sp, #32]
 800603a:	f000 fced 	bl	8006a18 <__lshift>
 800603e:	4621      	mov	r1, r4
 8006040:	4683      	mov	fp, r0
 8006042:	f000 fd59 	bl	8006af8 <__mcmp>
 8006046:	2800      	cmp	r0, #0
 8006048:	9b08      	ldr	r3, [sp, #32]
 800604a:	dc02      	bgt.n	8006052 <_dtoa_r+0xaba>
 800604c:	d1de      	bne.n	800600c <_dtoa_r+0xa74>
 800604e:	07da      	lsls	r2, r3, #31
 8006050:	d5dc      	bpl.n	800600c <_dtoa_r+0xa74>
 8006052:	2b39      	cmp	r3, #57	; 0x39
 8006054:	d1d8      	bne.n	8006008 <_dtoa_r+0xa70>
 8006056:	2339      	movs	r3, #57	; 0x39
 8006058:	9a04      	ldr	r2, [sp, #16]
 800605a:	7013      	strb	r3, [r2, #0]
 800605c:	463b      	mov	r3, r7
 800605e:	461f      	mov	r7, r3
 8006060:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006064:	3b01      	subs	r3, #1
 8006066:	2a39      	cmp	r2, #57	; 0x39
 8006068:	d050      	beq.n	800610c <_dtoa_r+0xb74>
 800606a:	3201      	adds	r2, #1
 800606c:	701a      	strb	r2, [r3, #0]
 800606e:	e747      	b.n	8005f00 <_dtoa_r+0x968>
 8006070:	2a00      	cmp	r2, #0
 8006072:	dd03      	ble.n	800607c <_dtoa_r+0xae4>
 8006074:	2b39      	cmp	r3, #57	; 0x39
 8006076:	d0ee      	beq.n	8006056 <_dtoa_r+0xabe>
 8006078:	3301      	adds	r3, #1
 800607a:	e7c7      	b.n	800600c <_dtoa_r+0xa74>
 800607c:	9a08      	ldr	r2, [sp, #32]
 800607e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006080:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006084:	428a      	cmp	r2, r1
 8006086:	d02a      	beq.n	80060de <_dtoa_r+0xb46>
 8006088:	4659      	mov	r1, fp
 800608a:	2300      	movs	r3, #0
 800608c:	220a      	movs	r2, #10
 800608e:	4628      	mov	r0, r5
 8006090:	f000 fb16 	bl	80066c0 <__multadd>
 8006094:	45b0      	cmp	r8, r6
 8006096:	4683      	mov	fp, r0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	f04f 020a 	mov.w	r2, #10
 80060a0:	4641      	mov	r1, r8
 80060a2:	4628      	mov	r0, r5
 80060a4:	d107      	bne.n	80060b6 <_dtoa_r+0xb1e>
 80060a6:	f000 fb0b 	bl	80066c0 <__multadd>
 80060aa:	4680      	mov	r8, r0
 80060ac:	4606      	mov	r6, r0
 80060ae:	9b08      	ldr	r3, [sp, #32]
 80060b0:	3301      	adds	r3, #1
 80060b2:	9308      	str	r3, [sp, #32]
 80060b4:	e775      	b.n	8005fa2 <_dtoa_r+0xa0a>
 80060b6:	f000 fb03 	bl	80066c0 <__multadd>
 80060ba:	4631      	mov	r1, r6
 80060bc:	4680      	mov	r8, r0
 80060be:	2300      	movs	r3, #0
 80060c0:	220a      	movs	r2, #10
 80060c2:	4628      	mov	r0, r5
 80060c4:	f000 fafc 	bl	80066c0 <__multadd>
 80060c8:	4606      	mov	r6, r0
 80060ca:	e7f0      	b.n	80060ae <_dtoa_r+0xb16>
 80060cc:	f1b9 0f00 	cmp.w	r9, #0
 80060d0:	bfcc      	ite	gt
 80060d2:	464f      	movgt	r7, r9
 80060d4:	2701      	movle	r7, #1
 80060d6:	f04f 0800 	mov.w	r8, #0
 80060da:	9a03      	ldr	r2, [sp, #12]
 80060dc:	4417      	add	r7, r2
 80060de:	4659      	mov	r1, fp
 80060e0:	2201      	movs	r2, #1
 80060e2:	4628      	mov	r0, r5
 80060e4:	9308      	str	r3, [sp, #32]
 80060e6:	f000 fc97 	bl	8006a18 <__lshift>
 80060ea:	4621      	mov	r1, r4
 80060ec:	4683      	mov	fp, r0
 80060ee:	f000 fd03 	bl	8006af8 <__mcmp>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	dcb2      	bgt.n	800605c <_dtoa_r+0xac4>
 80060f6:	d102      	bne.n	80060fe <_dtoa_r+0xb66>
 80060f8:	9b08      	ldr	r3, [sp, #32]
 80060fa:	07db      	lsls	r3, r3, #31
 80060fc:	d4ae      	bmi.n	800605c <_dtoa_r+0xac4>
 80060fe:	463b      	mov	r3, r7
 8006100:	461f      	mov	r7, r3
 8006102:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006106:	2a30      	cmp	r2, #48	; 0x30
 8006108:	d0fa      	beq.n	8006100 <_dtoa_r+0xb68>
 800610a:	e6f9      	b.n	8005f00 <_dtoa_r+0x968>
 800610c:	9a03      	ldr	r2, [sp, #12]
 800610e:	429a      	cmp	r2, r3
 8006110:	d1a5      	bne.n	800605e <_dtoa_r+0xac6>
 8006112:	2331      	movs	r3, #49	; 0x31
 8006114:	f10a 0a01 	add.w	sl, sl, #1
 8006118:	e779      	b.n	800600e <_dtoa_r+0xa76>
 800611a:	4b14      	ldr	r3, [pc, #80]	; (800616c <_dtoa_r+0xbd4>)
 800611c:	f7ff baa8 	b.w	8005670 <_dtoa_r+0xd8>
 8006120:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006122:	2b00      	cmp	r3, #0
 8006124:	f47f aa81 	bne.w	800562a <_dtoa_r+0x92>
 8006128:	4b11      	ldr	r3, [pc, #68]	; (8006170 <_dtoa_r+0xbd8>)
 800612a:	f7ff baa1 	b.w	8005670 <_dtoa_r+0xd8>
 800612e:	f1b9 0f00 	cmp.w	r9, #0
 8006132:	dc03      	bgt.n	800613c <_dtoa_r+0xba4>
 8006134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006136:	2b02      	cmp	r3, #2
 8006138:	f73f aecb 	bgt.w	8005ed2 <_dtoa_r+0x93a>
 800613c:	9f03      	ldr	r7, [sp, #12]
 800613e:	4621      	mov	r1, r4
 8006140:	4658      	mov	r0, fp
 8006142:	f7ff f99d 	bl	8005480 <quorem>
 8006146:	9a03      	ldr	r2, [sp, #12]
 8006148:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800614c:	f807 3b01 	strb.w	r3, [r7], #1
 8006150:	1aba      	subs	r2, r7, r2
 8006152:	4591      	cmp	r9, r2
 8006154:	ddba      	ble.n	80060cc <_dtoa_r+0xb34>
 8006156:	4659      	mov	r1, fp
 8006158:	2300      	movs	r3, #0
 800615a:	220a      	movs	r2, #10
 800615c:	4628      	mov	r0, r5
 800615e:	f000 faaf 	bl	80066c0 <__multadd>
 8006162:	4683      	mov	fp, r0
 8006164:	e7eb      	b.n	800613e <_dtoa_r+0xba6>
 8006166:	bf00      	nop
 8006168:	08007773 	.word	0x08007773
 800616c:	080076d0 	.word	0x080076d0
 8006170:	080076f4 	.word	0x080076f4

08006174 <__sflush_r>:
 8006174:	898a      	ldrh	r2, [r1, #12]
 8006176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006178:	4605      	mov	r5, r0
 800617a:	0710      	lsls	r0, r2, #28
 800617c:	460c      	mov	r4, r1
 800617e:	d457      	bmi.n	8006230 <__sflush_r+0xbc>
 8006180:	684b      	ldr	r3, [r1, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	dc04      	bgt.n	8006190 <__sflush_r+0x1c>
 8006186:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006188:	2b00      	cmp	r3, #0
 800618a:	dc01      	bgt.n	8006190 <__sflush_r+0x1c>
 800618c:	2000      	movs	r0, #0
 800618e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006190:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006192:	2e00      	cmp	r6, #0
 8006194:	d0fa      	beq.n	800618c <__sflush_r+0x18>
 8006196:	2300      	movs	r3, #0
 8006198:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800619c:	682f      	ldr	r7, [r5, #0]
 800619e:	602b      	str	r3, [r5, #0]
 80061a0:	d032      	beq.n	8006208 <__sflush_r+0x94>
 80061a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80061a4:	89a3      	ldrh	r3, [r4, #12]
 80061a6:	075a      	lsls	r2, r3, #29
 80061a8:	d505      	bpl.n	80061b6 <__sflush_r+0x42>
 80061aa:	6863      	ldr	r3, [r4, #4]
 80061ac:	1ac0      	subs	r0, r0, r3
 80061ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061b0:	b10b      	cbz	r3, 80061b6 <__sflush_r+0x42>
 80061b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80061b4:	1ac0      	subs	r0, r0, r3
 80061b6:	2300      	movs	r3, #0
 80061b8:	4602      	mov	r2, r0
 80061ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061bc:	4628      	mov	r0, r5
 80061be:	6a21      	ldr	r1, [r4, #32]
 80061c0:	47b0      	blx	r6
 80061c2:	1c43      	adds	r3, r0, #1
 80061c4:	89a3      	ldrh	r3, [r4, #12]
 80061c6:	d106      	bne.n	80061d6 <__sflush_r+0x62>
 80061c8:	6829      	ldr	r1, [r5, #0]
 80061ca:	291d      	cmp	r1, #29
 80061cc:	d82c      	bhi.n	8006228 <__sflush_r+0xb4>
 80061ce:	4a29      	ldr	r2, [pc, #164]	; (8006274 <__sflush_r+0x100>)
 80061d0:	40ca      	lsrs	r2, r1
 80061d2:	07d6      	lsls	r6, r2, #31
 80061d4:	d528      	bpl.n	8006228 <__sflush_r+0xb4>
 80061d6:	2200      	movs	r2, #0
 80061d8:	6062      	str	r2, [r4, #4]
 80061da:	6922      	ldr	r2, [r4, #16]
 80061dc:	04d9      	lsls	r1, r3, #19
 80061de:	6022      	str	r2, [r4, #0]
 80061e0:	d504      	bpl.n	80061ec <__sflush_r+0x78>
 80061e2:	1c42      	adds	r2, r0, #1
 80061e4:	d101      	bne.n	80061ea <__sflush_r+0x76>
 80061e6:	682b      	ldr	r3, [r5, #0]
 80061e8:	b903      	cbnz	r3, 80061ec <__sflush_r+0x78>
 80061ea:	6560      	str	r0, [r4, #84]	; 0x54
 80061ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061ee:	602f      	str	r7, [r5, #0]
 80061f0:	2900      	cmp	r1, #0
 80061f2:	d0cb      	beq.n	800618c <__sflush_r+0x18>
 80061f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80061f8:	4299      	cmp	r1, r3
 80061fa:	d002      	beq.n	8006202 <__sflush_r+0x8e>
 80061fc:	4628      	mov	r0, r5
 80061fe:	f000 fd93 	bl	8006d28 <_free_r>
 8006202:	2000      	movs	r0, #0
 8006204:	6360      	str	r0, [r4, #52]	; 0x34
 8006206:	e7c2      	b.n	800618e <__sflush_r+0x1a>
 8006208:	6a21      	ldr	r1, [r4, #32]
 800620a:	2301      	movs	r3, #1
 800620c:	4628      	mov	r0, r5
 800620e:	47b0      	blx	r6
 8006210:	1c41      	adds	r1, r0, #1
 8006212:	d1c7      	bne.n	80061a4 <__sflush_r+0x30>
 8006214:	682b      	ldr	r3, [r5, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0c4      	beq.n	80061a4 <__sflush_r+0x30>
 800621a:	2b1d      	cmp	r3, #29
 800621c:	d001      	beq.n	8006222 <__sflush_r+0xae>
 800621e:	2b16      	cmp	r3, #22
 8006220:	d101      	bne.n	8006226 <__sflush_r+0xb2>
 8006222:	602f      	str	r7, [r5, #0]
 8006224:	e7b2      	b.n	800618c <__sflush_r+0x18>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800622c:	81a3      	strh	r3, [r4, #12]
 800622e:	e7ae      	b.n	800618e <__sflush_r+0x1a>
 8006230:	690f      	ldr	r7, [r1, #16]
 8006232:	2f00      	cmp	r7, #0
 8006234:	d0aa      	beq.n	800618c <__sflush_r+0x18>
 8006236:	0793      	lsls	r3, r2, #30
 8006238:	bf18      	it	ne
 800623a:	2300      	movne	r3, #0
 800623c:	680e      	ldr	r6, [r1, #0]
 800623e:	bf08      	it	eq
 8006240:	694b      	ldreq	r3, [r1, #20]
 8006242:	1bf6      	subs	r6, r6, r7
 8006244:	600f      	str	r7, [r1, #0]
 8006246:	608b      	str	r3, [r1, #8]
 8006248:	2e00      	cmp	r6, #0
 800624a:	dd9f      	ble.n	800618c <__sflush_r+0x18>
 800624c:	4633      	mov	r3, r6
 800624e:	463a      	mov	r2, r7
 8006250:	4628      	mov	r0, r5
 8006252:	6a21      	ldr	r1, [r4, #32]
 8006254:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006258:	47e0      	blx	ip
 800625a:	2800      	cmp	r0, #0
 800625c:	dc06      	bgt.n	800626c <__sflush_r+0xf8>
 800625e:	89a3      	ldrh	r3, [r4, #12]
 8006260:	f04f 30ff 	mov.w	r0, #4294967295
 8006264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006268:	81a3      	strh	r3, [r4, #12]
 800626a:	e790      	b.n	800618e <__sflush_r+0x1a>
 800626c:	4407      	add	r7, r0
 800626e:	1a36      	subs	r6, r6, r0
 8006270:	e7ea      	b.n	8006248 <__sflush_r+0xd4>
 8006272:	bf00      	nop
 8006274:	20400001 	.word	0x20400001

08006278 <_fflush_r>:
 8006278:	b538      	push	{r3, r4, r5, lr}
 800627a:	690b      	ldr	r3, [r1, #16]
 800627c:	4605      	mov	r5, r0
 800627e:	460c      	mov	r4, r1
 8006280:	b913      	cbnz	r3, 8006288 <_fflush_r+0x10>
 8006282:	2500      	movs	r5, #0
 8006284:	4628      	mov	r0, r5
 8006286:	bd38      	pop	{r3, r4, r5, pc}
 8006288:	b118      	cbz	r0, 8006292 <_fflush_r+0x1a>
 800628a:	6983      	ldr	r3, [r0, #24]
 800628c:	b90b      	cbnz	r3, 8006292 <_fflush_r+0x1a>
 800628e:	f000 f887 	bl	80063a0 <__sinit>
 8006292:	4b14      	ldr	r3, [pc, #80]	; (80062e4 <_fflush_r+0x6c>)
 8006294:	429c      	cmp	r4, r3
 8006296:	d11b      	bne.n	80062d0 <_fflush_r+0x58>
 8006298:	686c      	ldr	r4, [r5, #4]
 800629a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d0ef      	beq.n	8006282 <_fflush_r+0xa>
 80062a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80062a4:	07d0      	lsls	r0, r2, #31
 80062a6:	d404      	bmi.n	80062b2 <_fflush_r+0x3a>
 80062a8:	0599      	lsls	r1, r3, #22
 80062aa:	d402      	bmi.n	80062b2 <_fflush_r+0x3a>
 80062ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062ae:	f000 f91a 	bl	80064e6 <__retarget_lock_acquire_recursive>
 80062b2:	4628      	mov	r0, r5
 80062b4:	4621      	mov	r1, r4
 80062b6:	f7ff ff5d 	bl	8006174 <__sflush_r>
 80062ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80062bc:	4605      	mov	r5, r0
 80062be:	07da      	lsls	r2, r3, #31
 80062c0:	d4e0      	bmi.n	8006284 <_fflush_r+0xc>
 80062c2:	89a3      	ldrh	r3, [r4, #12]
 80062c4:	059b      	lsls	r3, r3, #22
 80062c6:	d4dd      	bmi.n	8006284 <_fflush_r+0xc>
 80062c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80062ca:	f000 f90d 	bl	80064e8 <__retarget_lock_release_recursive>
 80062ce:	e7d9      	b.n	8006284 <_fflush_r+0xc>
 80062d0:	4b05      	ldr	r3, [pc, #20]	; (80062e8 <_fflush_r+0x70>)
 80062d2:	429c      	cmp	r4, r3
 80062d4:	d101      	bne.n	80062da <_fflush_r+0x62>
 80062d6:	68ac      	ldr	r4, [r5, #8]
 80062d8:	e7df      	b.n	800629a <_fflush_r+0x22>
 80062da:	4b04      	ldr	r3, [pc, #16]	; (80062ec <_fflush_r+0x74>)
 80062dc:	429c      	cmp	r4, r3
 80062de:	bf08      	it	eq
 80062e0:	68ec      	ldreq	r4, [r5, #12]
 80062e2:	e7da      	b.n	800629a <_fflush_r+0x22>
 80062e4:	080077a4 	.word	0x080077a4
 80062e8:	080077c4 	.word	0x080077c4
 80062ec:	08007784 	.word	0x08007784

080062f0 <std>:
 80062f0:	2300      	movs	r3, #0
 80062f2:	b510      	push	{r4, lr}
 80062f4:	4604      	mov	r4, r0
 80062f6:	e9c0 3300 	strd	r3, r3, [r0]
 80062fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062fe:	6083      	str	r3, [r0, #8]
 8006300:	8181      	strh	r1, [r0, #12]
 8006302:	6643      	str	r3, [r0, #100]	; 0x64
 8006304:	81c2      	strh	r2, [r0, #14]
 8006306:	6183      	str	r3, [r0, #24]
 8006308:	4619      	mov	r1, r3
 800630a:	2208      	movs	r2, #8
 800630c:	305c      	adds	r0, #92	; 0x5c
 800630e:	f7fe fb01 	bl	8004914 <memset>
 8006312:	4b05      	ldr	r3, [pc, #20]	; (8006328 <std+0x38>)
 8006314:	6224      	str	r4, [r4, #32]
 8006316:	6263      	str	r3, [r4, #36]	; 0x24
 8006318:	4b04      	ldr	r3, [pc, #16]	; (800632c <std+0x3c>)
 800631a:	62a3      	str	r3, [r4, #40]	; 0x28
 800631c:	4b04      	ldr	r3, [pc, #16]	; (8006330 <std+0x40>)
 800631e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006320:	4b04      	ldr	r3, [pc, #16]	; (8006334 <std+0x44>)
 8006322:	6323      	str	r3, [r4, #48]	; 0x30
 8006324:	bd10      	pop	{r4, pc}
 8006326:	bf00      	nop
 8006328:	080071b1 	.word	0x080071b1
 800632c:	080071d3 	.word	0x080071d3
 8006330:	0800720b 	.word	0x0800720b
 8006334:	0800722f 	.word	0x0800722f

08006338 <_cleanup_r>:
 8006338:	4901      	ldr	r1, [pc, #4]	; (8006340 <_cleanup_r+0x8>)
 800633a:	f000 b8af 	b.w	800649c <_fwalk_reent>
 800633e:	bf00      	nop
 8006340:	08006279 	.word	0x08006279

08006344 <__sfmoreglue>:
 8006344:	2268      	movs	r2, #104	; 0x68
 8006346:	b570      	push	{r4, r5, r6, lr}
 8006348:	1e4d      	subs	r5, r1, #1
 800634a:	4355      	muls	r5, r2
 800634c:	460e      	mov	r6, r1
 800634e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006352:	f000 fd51 	bl	8006df8 <_malloc_r>
 8006356:	4604      	mov	r4, r0
 8006358:	b140      	cbz	r0, 800636c <__sfmoreglue+0x28>
 800635a:	2100      	movs	r1, #0
 800635c:	e9c0 1600 	strd	r1, r6, [r0]
 8006360:	300c      	adds	r0, #12
 8006362:	60a0      	str	r0, [r4, #8]
 8006364:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006368:	f7fe fad4 	bl	8004914 <memset>
 800636c:	4620      	mov	r0, r4
 800636e:	bd70      	pop	{r4, r5, r6, pc}

08006370 <__sfp_lock_acquire>:
 8006370:	4801      	ldr	r0, [pc, #4]	; (8006378 <__sfp_lock_acquire+0x8>)
 8006372:	f000 b8b8 	b.w	80064e6 <__retarget_lock_acquire_recursive>
 8006376:	bf00      	nop
 8006378:	20000bc9 	.word	0x20000bc9

0800637c <__sfp_lock_release>:
 800637c:	4801      	ldr	r0, [pc, #4]	; (8006384 <__sfp_lock_release+0x8>)
 800637e:	f000 b8b3 	b.w	80064e8 <__retarget_lock_release_recursive>
 8006382:	bf00      	nop
 8006384:	20000bc9 	.word	0x20000bc9

08006388 <__sinit_lock_acquire>:
 8006388:	4801      	ldr	r0, [pc, #4]	; (8006390 <__sinit_lock_acquire+0x8>)
 800638a:	f000 b8ac 	b.w	80064e6 <__retarget_lock_acquire_recursive>
 800638e:	bf00      	nop
 8006390:	20000bca 	.word	0x20000bca

08006394 <__sinit_lock_release>:
 8006394:	4801      	ldr	r0, [pc, #4]	; (800639c <__sinit_lock_release+0x8>)
 8006396:	f000 b8a7 	b.w	80064e8 <__retarget_lock_release_recursive>
 800639a:	bf00      	nop
 800639c:	20000bca 	.word	0x20000bca

080063a0 <__sinit>:
 80063a0:	b510      	push	{r4, lr}
 80063a2:	4604      	mov	r4, r0
 80063a4:	f7ff fff0 	bl	8006388 <__sinit_lock_acquire>
 80063a8:	69a3      	ldr	r3, [r4, #24]
 80063aa:	b11b      	cbz	r3, 80063b4 <__sinit+0x14>
 80063ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063b0:	f7ff bff0 	b.w	8006394 <__sinit_lock_release>
 80063b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80063b8:	6523      	str	r3, [r4, #80]	; 0x50
 80063ba:	4b13      	ldr	r3, [pc, #76]	; (8006408 <__sinit+0x68>)
 80063bc:	4a13      	ldr	r2, [pc, #76]	; (800640c <__sinit+0x6c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80063c2:	42a3      	cmp	r3, r4
 80063c4:	bf08      	it	eq
 80063c6:	2301      	moveq	r3, #1
 80063c8:	4620      	mov	r0, r4
 80063ca:	bf08      	it	eq
 80063cc:	61a3      	streq	r3, [r4, #24]
 80063ce:	f000 f81f 	bl	8006410 <__sfp>
 80063d2:	6060      	str	r0, [r4, #4]
 80063d4:	4620      	mov	r0, r4
 80063d6:	f000 f81b 	bl	8006410 <__sfp>
 80063da:	60a0      	str	r0, [r4, #8]
 80063dc:	4620      	mov	r0, r4
 80063de:	f000 f817 	bl	8006410 <__sfp>
 80063e2:	2200      	movs	r2, #0
 80063e4:	2104      	movs	r1, #4
 80063e6:	60e0      	str	r0, [r4, #12]
 80063e8:	6860      	ldr	r0, [r4, #4]
 80063ea:	f7ff ff81 	bl	80062f0 <std>
 80063ee:	2201      	movs	r2, #1
 80063f0:	2109      	movs	r1, #9
 80063f2:	68a0      	ldr	r0, [r4, #8]
 80063f4:	f7ff ff7c 	bl	80062f0 <std>
 80063f8:	2202      	movs	r2, #2
 80063fa:	2112      	movs	r1, #18
 80063fc:	68e0      	ldr	r0, [r4, #12]
 80063fe:	f7ff ff77 	bl	80062f0 <std>
 8006402:	2301      	movs	r3, #1
 8006404:	61a3      	str	r3, [r4, #24]
 8006406:	e7d1      	b.n	80063ac <__sinit+0xc>
 8006408:	080076bc 	.word	0x080076bc
 800640c:	08006339 	.word	0x08006339

08006410 <__sfp>:
 8006410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006412:	4607      	mov	r7, r0
 8006414:	f7ff ffac 	bl	8006370 <__sfp_lock_acquire>
 8006418:	4b1e      	ldr	r3, [pc, #120]	; (8006494 <__sfp+0x84>)
 800641a:	681e      	ldr	r6, [r3, #0]
 800641c:	69b3      	ldr	r3, [r6, #24]
 800641e:	b913      	cbnz	r3, 8006426 <__sfp+0x16>
 8006420:	4630      	mov	r0, r6
 8006422:	f7ff ffbd 	bl	80063a0 <__sinit>
 8006426:	3648      	adds	r6, #72	; 0x48
 8006428:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800642c:	3b01      	subs	r3, #1
 800642e:	d503      	bpl.n	8006438 <__sfp+0x28>
 8006430:	6833      	ldr	r3, [r6, #0]
 8006432:	b30b      	cbz	r3, 8006478 <__sfp+0x68>
 8006434:	6836      	ldr	r6, [r6, #0]
 8006436:	e7f7      	b.n	8006428 <__sfp+0x18>
 8006438:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800643c:	b9d5      	cbnz	r5, 8006474 <__sfp+0x64>
 800643e:	4b16      	ldr	r3, [pc, #88]	; (8006498 <__sfp+0x88>)
 8006440:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006444:	60e3      	str	r3, [r4, #12]
 8006446:	6665      	str	r5, [r4, #100]	; 0x64
 8006448:	f000 f84c 	bl	80064e4 <__retarget_lock_init_recursive>
 800644c:	f7ff ff96 	bl	800637c <__sfp_lock_release>
 8006450:	2208      	movs	r2, #8
 8006452:	4629      	mov	r1, r5
 8006454:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006458:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800645c:	6025      	str	r5, [r4, #0]
 800645e:	61a5      	str	r5, [r4, #24]
 8006460:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006464:	f7fe fa56 	bl	8004914 <memset>
 8006468:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800646c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006470:	4620      	mov	r0, r4
 8006472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006474:	3468      	adds	r4, #104	; 0x68
 8006476:	e7d9      	b.n	800642c <__sfp+0x1c>
 8006478:	2104      	movs	r1, #4
 800647a:	4638      	mov	r0, r7
 800647c:	f7ff ff62 	bl	8006344 <__sfmoreglue>
 8006480:	4604      	mov	r4, r0
 8006482:	6030      	str	r0, [r6, #0]
 8006484:	2800      	cmp	r0, #0
 8006486:	d1d5      	bne.n	8006434 <__sfp+0x24>
 8006488:	f7ff ff78 	bl	800637c <__sfp_lock_release>
 800648c:	230c      	movs	r3, #12
 800648e:	603b      	str	r3, [r7, #0]
 8006490:	e7ee      	b.n	8006470 <__sfp+0x60>
 8006492:	bf00      	nop
 8006494:	080076bc 	.word	0x080076bc
 8006498:	ffff0001 	.word	0xffff0001

0800649c <_fwalk_reent>:
 800649c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064a0:	4606      	mov	r6, r0
 80064a2:	4688      	mov	r8, r1
 80064a4:	2700      	movs	r7, #0
 80064a6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80064aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064ae:	f1b9 0901 	subs.w	r9, r9, #1
 80064b2:	d505      	bpl.n	80064c0 <_fwalk_reent+0x24>
 80064b4:	6824      	ldr	r4, [r4, #0]
 80064b6:	2c00      	cmp	r4, #0
 80064b8:	d1f7      	bne.n	80064aa <_fwalk_reent+0xe>
 80064ba:	4638      	mov	r0, r7
 80064bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064c0:	89ab      	ldrh	r3, [r5, #12]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d907      	bls.n	80064d6 <_fwalk_reent+0x3a>
 80064c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80064ca:	3301      	adds	r3, #1
 80064cc:	d003      	beq.n	80064d6 <_fwalk_reent+0x3a>
 80064ce:	4629      	mov	r1, r5
 80064d0:	4630      	mov	r0, r6
 80064d2:	47c0      	blx	r8
 80064d4:	4307      	orrs	r7, r0
 80064d6:	3568      	adds	r5, #104	; 0x68
 80064d8:	e7e9      	b.n	80064ae <_fwalk_reent+0x12>
	...

080064dc <_localeconv_r>:
 80064dc:	4800      	ldr	r0, [pc, #0]	; (80064e0 <_localeconv_r+0x4>)
 80064de:	4770      	bx	lr
 80064e0:	20000164 	.word	0x20000164

080064e4 <__retarget_lock_init_recursive>:
 80064e4:	4770      	bx	lr

080064e6 <__retarget_lock_acquire_recursive>:
 80064e6:	4770      	bx	lr

080064e8 <__retarget_lock_release_recursive>:
 80064e8:	4770      	bx	lr

080064ea <__swhatbuf_r>:
 80064ea:	b570      	push	{r4, r5, r6, lr}
 80064ec:	460e      	mov	r6, r1
 80064ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064f2:	4614      	mov	r4, r2
 80064f4:	2900      	cmp	r1, #0
 80064f6:	461d      	mov	r5, r3
 80064f8:	b096      	sub	sp, #88	; 0x58
 80064fa:	da08      	bge.n	800650e <__swhatbuf_r+0x24>
 80064fc:	2200      	movs	r2, #0
 80064fe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006502:	602a      	str	r2, [r5, #0]
 8006504:	061a      	lsls	r2, r3, #24
 8006506:	d410      	bmi.n	800652a <__swhatbuf_r+0x40>
 8006508:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800650c:	e00e      	b.n	800652c <__swhatbuf_r+0x42>
 800650e:	466a      	mov	r2, sp
 8006510:	f000 fee4 	bl	80072dc <_fstat_r>
 8006514:	2800      	cmp	r0, #0
 8006516:	dbf1      	blt.n	80064fc <__swhatbuf_r+0x12>
 8006518:	9a01      	ldr	r2, [sp, #4]
 800651a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800651e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006522:	425a      	negs	r2, r3
 8006524:	415a      	adcs	r2, r3
 8006526:	602a      	str	r2, [r5, #0]
 8006528:	e7ee      	b.n	8006508 <__swhatbuf_r+0x1e>
 800652a:	2340      	movs	r3, #64	; 0x40
 800652c:	2000      	movs	r0, #0
 800652e:	6023      	str	r3, [r4, #0]
 8006530:	b016      	add	sp, #88	; 0x58
 8006532:	bd70      	pop	{r4, r5, r6, pc}

08006534 <__smakebuf_r>:
 8006534:	898b      	ldrh	r3, [r1, #12]
 8006536:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006538:	079d      	lsls	r5, r3, #30
 800653a:	4606      	mov	r6, r0
 800653c:	460c      	mov	r4, r1
 800653e:	d507      	bpl.n	8006550 <__smakebuf_r+0x1c>
 8006540:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	6123      	str	r3, [r4, #16]
 8006548:	2301      	movs	r3, #1
 800654a:	6163      	str	r3, [r4, #20]
 800654c:	b002      	add	sp, #8
 800654e:	bd70      	pop	{r4, r5, r6, pc}
 8006550:	466a      	mov	r2, sp
 8006552:	ab01      	add	r3, sp, #4
 8006554:	f7ff ffc9 	bl	80064ea <__swhatbuf_r>
 8006558:	9900      	ldr	r1, [sp, #0]
 800655a:	4605      	mov	r5, r0
 800655c:	4630      	mov	r0, r6
 800655e:	f000 fc4b 	bl	8006df8 <_malloc_r>
 8006562:	b948      	cbnz	r0, 8006578 <__smakebuf_r+0x44>
 8006564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006568:	059a      	lsls	r2, r3, #22
 800656a:	d4ef      	bmi.n	800654c <__smakebuf_r+0x18>
 800656c:	f023 0303 	bic.w	r3, r3, #3
 8006570:	f043 0302 	orr.w	r3, r3, #2
 8006574:	81a3      	strh	r3, [r4, #12]
 8006576:	e7e3      	b.n	8006540 <__smakebuf_r+0xc>
 8006578:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <__smakebuf_r+0x7c>)
 800657a:	62b3      	str	r3, [r6, #40]	; 0x28
 800657c:	89a3      	ldrh	r3, [r4, #12]
 800657e:	6020      	str	r0, [r4, #0]
 8006580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006584:	81a3      	strh	r3, [r4, #12]
 8006586:	9b00      	ldr	r3, [sp, #0]
 8006588:	6120      	str	r0, [r4, #16]
 800658a:	6163      	str	r3, [r4, #20]
 800658c:	9b01      	ldr	r3, [sp, #4]
 800658e:	b15b      	cbz	r3, 80065a8 <__smakebuf_r+0x74>
 8006590:	4630      	mov	r0, r6
 8006592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006596:	f000 feb3 	bl	8007300 <_isatty_r>
 800659a:	b128      	cbz	r0, 80065a8 <__smakebuf_r+0x74>
 800659c:	89a3      	ldrh	r3, [r4, #12]
 800659e:	f023 0303 	bic.w	r3, r3, #3
 80065a2:	f043 0301 	orr.w	r3, r3, #1
 80065a6:	81a3      	strh	r3, [r4, #12]
 80065a8:	89a0      	ldrh	r0, [r4, #12]
 80065aa:	4305      	orrs	r5, r0
 80065ac:	81a5      	strh	r5, [r4, #12]
 80065ae:	e7cd      	b.n	800654c <__smakebuf_r+0x18>
 80065b0:	08006339 	.word	0x08006339

080065b4 <malloc>:
 80065b4:	4b02      	ldr	r3, [pc, #8]	; (80065c0 <malloc+0xc>)
 80065b6:	4601      	mov	r1, r0
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	f000 bc1d 	b.w	8006df8 <_malloc_r>
 80065be:	bf00      	nop
 80065c0:	20000010 	.word	0x20000010

080065c4 <memchr>:
 80065c4:	4603      	mov	r3, r0
 80065c6:	b510      	push	{r4, lr}
 80065c8:	b2c9      	uxtb	r1, r1
 80065ca:	4402      	add	r2, r0
 80065cc:	4293      	cmp	r3, r2
 80065ce:	4618      	mov	r0, r3
 80065d0:	d101      	bne.n	80065d6 <memchr+0x12>
 80065d2:	2000      	movs	r0, #0
 80065d4:	e003      	b.n	80065de <memchr+0x1a>
 80065d6:	7804      	ldrb	r4, [r0, #0]
 80065d8:	3301      	adds	r3, #1
 80065da:	428c      	cmp	r4, r1
 80065dc:	d1f6      	bne.n	80065cc <memchr+0x8>
 80065de:	bd10      	pop	{r4, pc}

080065e0 <memcpy>:
 80065e0:	440a      	add	r2, r1
 80065e2:	4291      	cmp	r1, r2
 80065e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80065e8:	d100      	bne.n	80065ec <memcpy+0xc>
 80065ea:	4770      	bx	lr
 80065ec:	b510      	push	{r4, lr}
 80065ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065f2:	4291      	cmp	r1, r2
 80065f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065f8:	d1f9      	bne.n	80065ee <memcpy+0xe>
 80065fa:	bd10      	pop	{r4, pc}

080065fc <_Balloc>:
 80065fc:	b570      	push	{r4, r5, r6, lr}
 80065fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006600:	4604      	mov	r4, r0
 8006602:	460d      	mov	r5, r1
 8006604:	b976      	cbnz	r6, 8006624 <_Balloc+0x28>
 8006606:	2010      	movs	r0, #16
 8006608:	f7ff ffd4 	bl	80065b4 <malloc>
 800660c:	4602      	mov	r2, r0
 800660e:	6260      	str	r0, [r4, #36]	; 0x24
 8006610:	b920      	cbnz	r0, 800661c <_Balloc+0x20>
 8006612:	2166      	movs	r1, #102	; 0x66
 8006614:	4b17      	ldr	r3, [pc, #92]	; (8006674 <_Balloc+0x78>)
 8006616:	4818      	ldr	r0, [pc, #96]	; (8006678 <_Balloc+0x7c>)
 8006618:	f000 fe20 	bl	800725c <__assert_func>
 800661c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006620:	6006      	str	r6, [r0, #0]
 8006622:	60c6      	str	r6, [r0, #12]
 8006624:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006626:	68f3      	ldr	r3, [r6, #12]
 8006628:	b183      	cbz	r3, 800664c <_Balloc+0x50>
 800662a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006632:	b9b8      	cbnz	r0, 8006664 <_Balloc+0x68>
 8006634:	2101      	movs	r1, #1
 8006636:	fa01 f605 	lsl.w	r6, r1, r5
 800663a:	1d72      	adds	r2, r6, #5
 800663c:	4620      	mov	r0, r4
 800663e:	0092      	lsls	r2, r2, #2
 8006640:	f000 fb5e 	bl	8006d00 <_calloc_r>
 8006644:	b160      	cbz	r0, 8006660 <_Balloc+0x64>
 8006646:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800664a:	e00e      	b.n	800666a <_Balloc+0x6e>
 800664c:	2221      	movs	r2, #33	; 0x21
 800664e:	2104      	movs	r1, #4
 8006650:	4620      	mov	r0, r4
 8006652:	f000 fb55 	bl	8006d00 <_calloc_r>
 8006656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006658:	60f0      	str	r0, [r6, #12]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1e4      	bne.n	800662a <_Balloc+0x2e>
 8006660:	2000      	movs	r0, #0
 8006662:	bd70      	pop	{r4, r5, r6, pc}
 8006664:	6802      	ldr	r2, [r0, #0]
 8006666:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800666a:	2300      	movs	r3, #0
 800666c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006670:	e7f7      	b.n	8006662 <_Balloc+0x66>
 8006672:	bf00      	nop
 8006674:	08007701 	.word	0x08007701
 8006678:	080077e4 	.word	0x080077e4

0800667c <_Bfree>:
 800667c:	b570      	push	{r4, r5, r6, lr}
 800667e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006680:	4605      	mov	r5, r0
 8006682:	460c      	mov	r4, r1
 8006684:	b976      	cbnz	r6, 80066a4 <_Bfree+0x28>
 8006686:	2010      	movs	r0, #16
 8006688:	f7ff ff94 	bl	80065b4 <malloc>
 800668c:	4602      	mov	r2, r0
 800668e:	6268      	str	r0, [r5, #36]	; 0x24
 8006690:	b920      	cbnz	r0, 800669c <_Bfree+0x20>
 8006692:	218a      	movs	r1, #138	; 0x8a
 8006694:	4b08      	ldr	r3, [pc, #32]	; (80066b8 <_Bfree+0x3c>)
 8006696:	4809      	ldr	r0, [pc, #36]	; (80066bc <_Bfree+0x40>)
 8006698:	f000 fde0 	bl	800725c <__assert_func>
 800669c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066a0:	6006      	str	r6, [r0, #0]
 80066a2:	60c6      	str	r6, [r0, #12]
 80066a4:	b13c      	cbz	r4, 80066b6 <_Bfree+0x3a>
 80066a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80066a8:	6862      	ldr	r2, [r4, #4]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066b0:	6021      	str	r1, [r4, #0]
 80066b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066b6:	bd70      	pop	{r4, r5, r6, pc}
 80066b8:	08007701 	.word	0x08007701
 80066bc:	080077e4 	.word	0x080077e4

080066c0 <__multadd>:
 80066c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066c4:	4607      	mov	r7, r0
 80066c6:	460c      	mov	r4, r1
 80066c8:	461e      	mov	r6, r3
 80066ca:	2000      	movs	r0, #0
 80066cc:	690d      	ldr	r5, [r1, #16]
 80066ce:	f101 0c14 	add.w	ip, r1, #20
 80066d2:	f8dc 3000 	ldr.w	r3, [ip]
 80066d6:	3001      	adds	r0, #1
 80066d8:	b299      	uxth	r1, r3
 80066da:	fb02 6101 	mla	r1, r2, r1, r6
 80066de:	0c1e      	lsrs	r6, r3, #16
 80066e0:	0c0b      	lsrs	r3, r1, #16
 80066e2:	fb02 3306 	mla	r3, r2, r6, r3
 80066e6:	b289      	uxth	r1, r1
 80066e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066ec:	4285      	cmp	r5, r0
 80066ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066f2:	f84c 1b04 	str.w	r1, [ip], #4
 80066f6:	dcec      	bgt.n	80066d2 <__multadd+0x12>
 80066f8:	b30e      	cbz	r6, 800673e <__multadd+0x7e>
 80066fa:	68a3      	ldr	r3, [r4, #8]
 80066fc:	42ab      	cmp	r3, r5
 80066fe:	dc19      	bgt.n	8006734 <__multadd+0x74>
 8006700:	6861      	ldr	r1, [r4, #4]
 8006702:	4638      	mov	r0, r7
 8006704:	3101      	adds	r1, #1
 8006706:	f7ff ff79 	bl	80065fc <_Balloc>
 800670a:	4680      	mov	r8, r0
 800670c:	b928      	cbnz	r0, 800671a <__multadd+0x5a>
 800670e:	4602      	mov	r2, r0
 8006710:	21b5      	movs	r1, #181	; 0xb5
 8006712:	4b0c      	ldr	r3, [pc, #48]	; (8006744 <__multadd+0x84>)
 8006714:	480c      	ldr	r0, [pc, #48]	; (8006748 <__multadd+0x88>)
 8006716:	f000 fda1 	bl	800725c <__assert_func>
 800671a:	6922      	ldr	r2, [r4, #16]
 800671c:	f104 010c 	add.w	r1, r4, #12
 8006720:	3202      	adds	r2, #2
 8006722:	0092      	lsls	r2, r2, #2
 8006724:	300c      	adds	r0, #12
 8006726:	f7ff ff5b 	bl	80065e0 <memcpy>
 800672a:	4621      	mov	r1, r4
 800672c:	4638      	mov	r0, r7
 800672e:	f7ff ffa5 	bl	800667c <_Bfree>
 8006732:	4644      	mov	r4, r8
 8006734:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006738:	3501      	adds	r5, #1
 800673a:	615e      	str	r6, [r3, #20]
 800673c:	6125      	str	r5, [r4, #16]
 800673e:	4620      	mov	r0, r4
 8006740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006744:	08007773 	.word	0x08007773
 8006748:	080077e4 	.word	0x080077e4

0800674c <__hi0bits>:
 800674c:	0c02      	lsrs	r2, r0, #16
 800674e:	0412      	lsls	r2, r2, #16
 8006750:	4603      	mov	r3, r0
 8006752:	b9ca      	cbnz	r2, 8006788 <__hi0bits+0x3c>
 8006754:	0403      	lsls	r3, r0, #16
 8006756:	2010      	movs	r0, #16
 8006758:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800675c:	bf04      	itt	eq
 800675e:	021b      	lsleq	r3, r3, #8
 8006760:	3008      	addeq	r0, #8
 8006762:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006766:	bf04      	itt	eq
 8006768:	011b      	lsleq	r3, r3, #4
 800676a:	3004      	addeq	r0, #4
 800676c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006770:	bf04      	itt	eq
 8006772:	009b      	lsleq	r3, r3, #2
 8006774:	3002      	addeq	r0, #2
 8006776:	2b00      	cmp	r3, #0
 8006778:	db05      	blt.n	8006786 <__hi0bits+0x3a>
 800677a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800677e:	f100 0001 	add.w	r0, r0, #1
 8006782:	bf08      	it	eq
 8006784:	2020      	moveq	r0, #32
 8006786:	4770      	bx	lr
 8006788:	2000      	movs	r0, #0
 800678a:	e7e5      	b.n	8006758 <__hi0bits+0xc>

0800678c <__lo0bits>:
 800678c:	6803      	ldr	r3, [r0, #0]
 800678e:	4602      	mov	r2, r0
 8006790:	f013 0007 	ands.w	r0, r3, #7
 8006794:	d00b      	beq.n	80067ae <__lo0bits+0x22>
 8006796:	07d9      	lsls	r1, r3, #31
 8006798:	d421      	bmi.n	80067de <__lo0bits+0x52>
 800679a:	0798      	lsls	r0, r3, #30
 800679c:	bf49      	itett	mi
 800679e:	085b      	lsrmi	r3, r3, #1
 80067a0:	089b      	lsrpl	r3, r3, #2
 80067a2:	2001      	movmi	r0, #1
 80067a4:	6013      	strmi	r3, [r2, #0]
 80067a6:	bf5c      	itt	pl
 80067a8:	2002      	movpl	r0, #2
 80067aa:	6013      	strpl	r3, [r2, #0]
 80067ac:	4770      	bx	lr
 80067ae:	b299      	uxth	r1, r3
 80067b0:	b909      	cbnz	r1, 80067b6 <__lo0bits+0x2a>
 80067b2:	2010      	movs	r0, #16
 80067b4:	0c1b      	lsrs	r3, r3, #16
 80067b6:	b2d9      	uxtb	r1, r3
 80067b8:	b909      	cbnz	r1, 80067be <__lo0bits+0x32>
 80067ba:	3008      	adds	r0, #8
 80067bc:	0a1b      	lsrs	r3, r3, #8
 80067be:	0719      	lsls	r1, r3, #28
 80067c0:	bf04      	itt	eq
 80067c2:	091b      	lsreq	r3, r3, #4
 80067c4:	3004      	addeq	r0, #4
 80067c6:	0799      	lsls	r1, r3, #30
 80067c8:	bf04      	itt	eq
 80067ca:	089b      	lsreq	r3, r3, #2
 80067cc:	3002      	addeq	r0, #2
 80067ce:	07d9      	lsls	r1, r3, #31
 80067d0:	d403      	bmi.n	80067da <__lo0bits+0x4e>
 80067d2:	085b      	lsrs	r3, r3, #1
 80067d4:	f100 0001 	add.w	r0, r0, #1
 80067d8:	d003      	beq.n	80067e2 <__lo0bits+0x56>
 80067da:	6013      	str	r3, [r2, #0]
 80067dc:	4770      	bx	lr
 80067de:	2000      	movs	r0, #0
 80067e0:	4770      	bx	lr
 80067e2:	2020      	movs	r0, #32
 80067e4:	4770      	bx	lr
	...

080067e8 <__i2b>:
 80067e8:	b510      	push	{r4, lr}
 80067ea:	460c      	mov	r4, r1
 80067ec:	2101      	movs	r1, #1
 80067ee:	f7ff ff05 	bl	80065fc <_Balloc>
 80067f2:	4602      	mov	r2, r0
 80067f4:	b928      	cbnz	r0, 8006802 <__i2b+0x1a>
 80067f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80067fa:	4b04      	ldr	r3, [pc, #16]	; (800680c <__i2b+0x24>)
 80067fc:	4804      	ldr	r0, [pc, #16]	; (8006810 <__i2b+0x28>)
 80067fe:	f000 fd2d 	bl	800725c <__assert_func>
 8006802:	2301      	movs	r3, #1
 8006804:	6144      	str	r4, [r0, #20]
 8006806:	6103      	str	r3, [r0, #16]
 8006808:	bd10      	pop	{r4, pc}
 800680a:	bf00      	nop
 800680c:	08007773 	.word	0x08007773
 8006810:	080077e4 	.word	0x080077e4

08006814 <__multiply>:
 8006814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006818:	4691      	mov	r9, r2
 800681a:	690a      	ldr	r2, [r1, #16]
 800681c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006820:	460c      	mov	r4, r1
 8006822:	429a      	cmp	r2, r3
 8006824:	bfbe      	ittt	lt
 8006826:	460b      	movlt	r3, r1
 8006828:	464c      	movlt	r4, r9
 800682a:	4699      	movlt	r9, r3
 800682c:	6927      	ldr	r7, [r4, #16]
 800682e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006832:	68a3      	ldr	r3, [r4, #8]
 8006834:	6861      	ldr	r1, [r4, #4]
 8006836:	eb07 060a 	add.w	r6, r7, sl
 800683a:	42b3      	cmp	r3, r6
 800683c:	b085      	sub	sp, #20
 800683e:	bfb8      	it	lt
 8006840:	3101      	addlt	r1, #1
 8006842:	f7ff fedb 	bl	80065fc <_Balloc>
 8006846:	b930      	cbnz	r0, 8006856 <__multiply+0x42>
 8006848:	4602      	mov	r2, r0
 800684a:	f240 115d 	movw	r1, #349	; 0x15d
 800684e:	4b43      	ldr	r3, [pc, #268]	; (800695c <__multiply+0x148>)
 8006850:	4843      	ldr	r0, [pc, #268]	; (8006960 <__multiply+0x14c>)
 8006852:	f000 fd03 	bl	800725c <__assert_func>
 8006856:	f100 0514 	add.w	r5, r0, #20
 800685a:	462b      	mov	r3, r5
 800685c:	2200      	movs	r2, #0
 800685e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006862:	4543      	cmp	r3, r8
 8006864:	d321      	bcc.n	80068aa <__multiply+0x96>
 8006866:	f104 0314 	add.w	r3, r4, #20
 800686a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800686e:	f109 0314 	add.w	r3, r9, #20
 8006872:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006876:	9202      	str	r2, [sp, #8]
 8006878:	1b3a      	subs	r2, r7, r4
 800687a:	3a15      	subs	r2, #21
 800687c:	f022 0203 	bic.w	r2, r2, #3
 8006880:	3204      	adds	r2, #4
 8006882:	f104 0115 	add.w	r1, r4, #21
 8006886:	428f      	cmp	r7, r1
 8006888:	bf38      	it	cc
 800688a:	2204      	movcc	r2, #4
 800688c:	9201      	str	r2, [sp, #4]
 800688e:	9a02      	ldr	r2, [sp, #8]
 8006890:	9303      	str	r3, [sp, #12]
 8006892:	429a      	cmp	r2, r3
 8006894:	d80c      	bhi.n	80068b0 <__multiply+0x9c>
 8006896:	2e00      	cmp	r6, #0
 8006898:	dd03      	ble.n	80068a2 <__multiply+0x8e>
 800689a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d059      	beq.n	8006956 <__multiply+0x142>
 80068a2:	6106      	str	r6, [r0, #16]
 80068a4:	b005      	add	sp, #20
 80068a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068aa:	f843 2b04 	str.w	r2, [r3], #4
 80068ae:	e7d8      	b.n	8006862 <__multiply+0x4e>
 80068b0:	f8b3 a000 	ldrh.w	sl, [r3]
 80068b4:	f1ba 0f00 	cmp.w	sl, #0
 80068b8:	d023      	beq.n	8006902 <__multiply+0xee>
 80068ba:	46a9      	mov	r9, r5
 80068bc:	f04f 0c00 	mov.w	ip, #0
 80068c0:	f104 0e14 	add.w	lr, r4, #20
 80068c4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80068c8:	f8d9 1000 	ldr.w	r1, [r9]
 80068cc:	fa1f fb82 	uxth.w	fp, r2
 80068d0:	b289      	uxth	r1, r1
 80068d2:	fb0a 110b 	mla	r1, sl, fp, r1
 80068d6:	4461      	add	r1, ip
 80068d8:	f8d9 c000 	ldr.w	ip, [r9]
 80068dc:	0c12      	lsrs	r2, r2, #16
 80068de:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80068e2:	fb0a c202 	mla	r2, sl, r2, ip
 80068e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80068ea:	b289      	uxth	r1, r1
 80068ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068f0:	4577      	cmp	r7, lr
 80068f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068f6:	f849 1b04 	str.w	r1, [r9], #4
 80068fa:	d8e3      	bhi.n	80068c4 <__multiply+0xb0>
 80068fc:	9a01      	ldr	r2, [sp, #4]
 80068fe:	f845 c002 	str.w	ip, [r5, r2]
 8006902:	9a03      	ldr	r2, [sp, #12]
 8006904:	3304      	adds	r3, #4
 8006906:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800690a:	f1b9 0f00 	cmp.w	r9, #0
 800690e:	d020      	beq.n	8006952 <__multiply+0x13e>
 8006910:	46ae      	mov	lr, r5
 8006912:	f04f 0a00 	mov.w	sl, #0
 8006916:	6829      	ldr	r1, [r5, #0]
 8006918:	f104 0c14 	add.w	ip, r4, #20
 800691c:	f8bc b000 	ldrh.w	fp, [ip]
 8006920:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006924:	b289      	uxth	r1, r1
 8006926:	fb09 220b 	mla	r2, r9, fp, r2
 800692a:	4492      	add	sl, r2
 800692c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006930:	f84e 1b04 	str.w	r1, [lr], #4
 8006934:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006938:	f8be 1000 	ldrh.w	r1, [lr]
 800693c:	0c12      	lsrs	r2, r2, #16
 800693e:	fb09 1102 	mla	r1, r9, r2, r1
 8006942:	4567      	cmp	r7, ip
 8006944:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006948:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800694c:	d8e6      	bhi.n	800691c <__multiply+0x108>
 800694e:	9a01      	ldr	r2, [sp, #4]
 8006950:	50a9      	str	r1, [r5, r2]
 8006952:	3504      	adds	r5, #4
 8006954:	e79b      	b.n	800688e <__multiply+0x7a>
 8006956:	3e01      	subs	r6, #1
 8006958:	e79d      	b.n	8006896 <__multiply+0x82>
 800695a:	bf00      	nop
 800695c:	08007773 	.word	0x08007773
 8006960:	080077e4 	.word	0x080077e4

08006964 <__pow5mult>:
 8006964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006968:	4615      	mov	r5, r2
 800696a:	f012 0203 	ands.w	r2, r2, #3
 800696e:	4606      	mov	r6, r0
 8006970:	460f      	mov	r7, r1
 8006972:	d007      	beq.n	8006984 <__pow5mult+0x20>
 8006974:	4c25      	ldr	r4, [pc, #148]	; (8006a0c <__pow5mult+0xa8>)
 8006976:	3a01      	subs	r2, #1
 8006978:	2300      	movs	r3, #0
 800697a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800697e:	f7ff fe9f 	bl	80066c0 <__multadd>
 8006982:	4607      	mov	r7, r0
 8006984:	10ad      	asrs	r5, r5, #2
 8006986:	d03d      	beq.n	8006a04 <__pow5mult+0xa0>
 8006988:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800698a:	b97c      	cbnz	r4, 80069ac <__pow5mult+0x48>
 800698c:	2010      	movs	r0, #16
 800698e:	f7ff fe11 	bl	80065b4 <malloc>
 8006992:	4602      	mov	r2, r0
 8006994:	6270      	str	r0, [r6, #36]	; 0x24
 8006996:	b928      	cbnz	r0, 80069a4 <__pow5mult+0x40>
 8006998:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800699c:	4b1c      	ldr	r3, [pc, #112]	; (8006a10 <__pow5mult+0xac>)
 800699e:	481d      	ldr	r0, [pc, #116]	; (8006a14 <__pow5mult+0xb0>)
 80069a0:	f000 fc5c 	bl	800725c <__assert_func>
 80069a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80069a8:	6004      	str	r4, [r0, #0]
 80069aa:	60c4      	str	r4, [r0, #12]
 80069ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80069b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069b4:	b94c      	cbnz	r4, 80069ca <__pow5mult+0x66>
 80069b6:	f240 2171 	movw	r1, #625	; 0x271
 80069ba:	4630      	mov	r0, r6
 80069bc:	f7ff ff14 	bl	80067e8 <__i2b>
 80069c0:	2300      	movs	r3, #0
 80069c2:	4604      	mov	r4, r0
 80069c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80069c8:	6003      	str	r3, [r0, #0]
 80069ca:	f04f 0900 	mov.w	r9, #0
 80069ce:	07eb      	lsls	r3, r5, #31
 80069d0:	d50a      	bpl.n	80069e8 <__pow5mult+0x84>
 80069d2:	4639      	mov	r1, r7
 80069d4:	4622      	mov	r2, r4
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7ff ff1c 	bl	8006814 <__multiply>
 80069dc:	4680      	mov	r8, r0
 80069de:	4639      	mov	r1, r7
 80069e0:	4630      	mov	r0, r6
 80069e2:	f7ff fe4b 	bl	800667c <_Bfree>
 80069e6:	4647      	mov	r7, r8
 80069e8:	106d      	asrs	r5, r5, #1
 80069ea:	d00b      	beq.n	8006a04 <__pow5mult+0xa0>
 80069ec:	6820      	ldr	r0, [r4, #0]
 80069ee:	b938      	cbnz	r0, 8006a00 <__pow5mult+0x9c>
 80069f0:	4622      	mov	r2, r4
 80069f2:	4621      	mov	r1, r4
 80069f4:	4630      	mov	r0, r6
 80069f6:	f7ff ff0d 	bl	8006814 <__multiply>
 80069fa:	6020      	str	r0, [r4, #0]
 80069fc:	f8c0 9000 	str.w	r9, [r0]
 8006a00:	4604      	mov	r4, r0
 8006a02:	e7e4      	b.n	80069ce <__pow5mult+0x6a>
 8006a04:	4638      	mov	r0, r7
 8006a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a0a:	bf00      	nop
 8006a0c:	08007930 	.word	0x08007930
 8006a10:	08007701 	.word	0x08007701
 8006a14:	080077e4 	.word	0x080077e4

08006a18 <__lshift>:
 8006a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	4607      	mov	r7, r0
 8006a20:	4691      	mov	r9, r2
 8006a22:	6923      	ldr	r3, [r4, #16]
 8006a24:	6849      	ldr	r1, [r1, #4]
 8006a26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a2a:	68a3      	ldr	r3, [r4, #8]
 8006a2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a30:	f108 0601 	add.w	r6, r8, #1
 8006a34:	42b3      	cmp	r3, r6
 8006a36:	db0b      	blt.n	8006a50 <__lshift+0x38>
 8006a38:	4638      	mov	r0, r7
 8006a3a:	f7ff fddf 	bl	80065fc <_Balloc>
 8006a3e:	4605      	mov	r5, r0
 8006a40:	b948      	cbnz	r0, 8006a56 <__lshift+0x3e>
 8006a42:	4602      	mov	r2, r0
 8006a44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a48:	4b29      	ldr	r3, [pc, #164]	; (8006af0 <__lshift+0xd8>)
 8006a4a:	482a      	ldr	r0, [pc, #168]	; (8006af4 <__lshift+0xdc>)
 8006a4c:	f000 fc06 	bl	800725c <__assert_func>
 8006a50:	3101      	adds	r1, #1
 8006a52:	005b      	lsls	r3, r3, #1
 8006a54:	e7ee      	b.n	8006a34 <__lshift+0x1c>
 8006a56:	2300      	movs	r3, #0
 8006a58:	f100 0114 	add.w	r1, r0, #20
 8006a5c:	f100 0210 	add.w	r2, r0, #16
 8006a60:	4618      	mov	r0, r3
 8006a62:	4553      	cmp	r3, sl
 8006a64:	db37      	blt.n	8006ad6 <__lshift+0xbe>
 8006a66:	6920      	ldr	r0, [r4, #16]
 8006a68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a6c:	f104 0314 	add.w	r3, r4, #20
 8006a70:	f019 091f 	ands.w	r9, r9, #31
 8006a74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a7c:	d02f      	beq.n	8006ade <__lshift+0xc6>
 8006a7e:	468a      	mov	sl, r1
 8006a80:	f04f 0c00 	mov.w	ip, #0
 8006a84:	f1c9 0e20 	rsb	lr, r9, #32
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	fa02 f209 	lsl.w	r2, r2, r9
 8006a8e:	ea42 020c 	orr.w	r2, r2, ip
 8006a92:	f84a 2b04 	str.w	r2, [sl], #4
 8006a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a9a:	4298      	cmp	r0, r3
 8006a9c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006aa0:	d8f2      	bhi.n	8006a88 <__lshift+0x70>
 8006aa2:	1b03      	subs	r3, r0, r4
 8006aa4:	3b15      	subs	r3, #21
 8006aa6:	f023 0303 	bic.w	r3, r3, #3
 8006aaa:	3304      	adds	r3, #4
 8006aac:	f104 0215 	add.w	r2, r4, #21
 8006ab0:	4290      	cmp	r0, r2
 8006ab2:	bf38      	it	cc
 8006ab4:	2304      	movcc	r3, #4
 8006ab6:	f841 c003 	str.w	ip, [r1, r3]
 8006aba:	f1bc 0f00 	cmp.w	ip, #0
 8006abe:	d001      	beq.n	8006ac4 <__lshift+0xac>
 8006ac0:	f108 0602 	add.w	r6, r8, #2
 8006ac4:	3e01      	subs	r6, #1
 8006ac6:	4638      	mov	r0, r7
 8006ac8:	4621      	mov	r1, r4
 8006aca:	612e      	str	r6, [r5, #16]
 8006acc:	f7ff fdd6 	bl	800667c <_Bfree>
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ad6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ada:	3301      	adds	r3, #1
 8006adc:	e7c1      	b.n	8006a62 <__lshift+0x4a>
 8006ade:	3904      	subs	r1, #4
 8006ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ae4:	4298      	cmp	r0, r3
 8006ae6:	f841 2f04 	str.w	r2, [r1, #4]!
 8006aea:	d8f9      	bhi.n	8006ae0 <__lshift+0xc8>
 8006aec:	e7ea      	b.n	8006ac4 <__lshift+0xac>
 8006aee:	bf00      	nop
 8006af0:	08007773 	.word	0x08007773
 8006af4:	080077e4 	.word	0x080077e4

08006af8 <__mcmp>:
 8006af8:	4603      	mov	r3, r0
 8006afa:	690a      	ldr	r2, [r1, #16]
 8006afc:	6900      	ldr	r0, [r0, #16]
 8006afe:	b530      	push	{r4, r5, lr}
 8006b00:	1a80      	subs	r0, r0, r2
 8006b02:	d10d      	bne.n	8006b20 <__mcmp+0x28>
 8006b04:	3314      	adds	r3, #20
 8006b06:	3114      	adds	r1, #20
 8006b08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b18:	4295      	cmp	r5, r2
 8006b1a:	d002      	beq.n	8006b22 <__mcmp+0x2a>
 8006b1c:	d304      	bcc.n	8006b28 <__mcmp+0x30>
 8006b1e:	2001      	movs	r0, #1
 8006b20:	bd30      	pop	{r4, r5, pc}
 8006b22:	42a3      	cmp	r3, r4
 8006b24:	d3f4      	bcc.n	8006b10 <__mcmp+0x18>
 8006b26:	e7fb      	b.n	8006b20 <__mcmp+0x28>
 8006b28:	f04f 30ff 	mov.w	r0, #4294967295
 8006b2c:	e7f8      	b.n	8006b20 <__mcmp+0x28>
	...

08006b30 <__mdiff>:
 8006b30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b34:	460d      	mov	r5, r1
 8006b36:	4607      	mov	r7, r0
 8006b38:	4611      	mov	r1, r2
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	4614      	mov	r4, r2
 8006b3e:	f7ff ffdb 	bl	8006af8 <__mcmp>
 8006b42:	1e06      	subs	r6, r0, #0
 8006b44:	d111      	bne.n	8006b6a <__mdiff+0x3a>
 8006b46:	4631      	mov	r1, r6
 8006b48:	4638      	mov	r0, r7
 8006b4a:	f7ff fd57 	bl	80065fc <_Balloc>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	b928      	cbnz	r0, 8006b5e <__mdiff+0x2e>
 8006b52:	f240 2132 	movw	r1, #562	; 0x232
 8006b56:	4b3a      	ldr	r3, [pc, #232]	; (8006c40 <__mdiff+0x110>)
 8006b58:	483a      	ldr	r0, [pc, #232]	; (8006c44 <__mdiff+0x114>)
 8006b5a:	f000 fb7f 	bl	800725c <__assert_func>
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006b64:	4610      	mov	r0, r2
 8006b66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b6a:	bfa4      	itt	ge
 8006b6c:	4623      	movge	r3, r4
 8006b6e:	462c      	movge	r4, r5
 8006b70:	4638      	mov	r0, r7
 8006b72:	6861      	ldr	r1, [r4, #4]
 8006b74:	bfa6      	itte	ge
 8006b76:	461d      	movge	r5, r3
 8006b78:	2600      	movge	r6, #0
 8006b7a:	2601      	movlt	r6, #1
 8006b7c:	f7ff fd3e 	bl	80065fc <_Balloc>
 8006b80:	4602      	mov	r2, r0
 8006b82:	b918      	cbnz	r0, 8006b8c <__mdiff+0x5c>
 8006b84:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006b88:	4b2d      	ldr	r3, [pc, #180]	; (8006c40 <__mdiff+0x110>)
 8006b8a:	e7e5      	b.n	8006b58 <__mdiff+0x28>
 8006b8c:	f102 0814 	add.w	r8, r2, #20
 8006b90:	46c2      	mov	sl, r8
 8006b92:	f04f 0c00 	mov.w	ip, #0
 8006b96:	6927      	ldr	r7, [r4, #16]
 8006b98:	60c6      	str	r6, [r0, #12]
 8006b9a:	692e      	ldr	r6, [r5, #16]
 8006b9c:	f104 0014 	add.w	r0, r4, #20
 8006ba0:	f105 0914 	add.w	r9, r5, #20
 8006ba4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006ba8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006bac:	3410      	adds	r4, #16
 8006bae:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006bb2:	f859 3b04 	ldr.w	r3, [r9], #4
 8006bb6:	fa1f f18b 	uxth.w	r1, fp
 8006bba:	448c      	add	ip, r1
 8006bbc:	b299      	uxth	r1, r3
 8006bbe:	0c1b      	lsrs	r3, r3, #16
 8006bc0:	ebac 0101 	sub.w	r1, ip, r1
 8006bc4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006bc8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006bcc:	b289      	uxth	r1, r1
 8006bce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006bd2:	454e      	cmp	r6, r9
 8006bd4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006bd8:	f84a 3b04 	str.w	r3, [sl], #4
 8006bdc:	d8e7      	bhi.n	8006bae <__mdiff+0x7e>
 8006bde:	1b73      	subs	r3, r6, r5
 8006be0:	3b15      	subs	r3, #21
 8006be2:	f023 0303 	bic.w	r3, r3, #3
 8006be6:	3515      	adds	r5, #21
 8006be8:	3304      	adds	r3, #4
 8006bea:	42ae      	cmp	r6, r5
 8006bec:	bf38      	it	cc
 8006bee:	2304      	movcc	r3, #4
 8006bf0:	4418      	add	r0, r3
 8006bf2:	4443      	add	r3, r8
 8006bf4:	461e      	mov	r6, r3
 8006bf6:	4605      	mov	r5, r0
 8006bf8:	4575      	cmp	r5, lr
 8006bfa:	d30e      	bcc.n	8006c1a <__mdiff+0xea>
 8006bfc:	f10e 0103 	add.w	r1, lr, #3
 8006c00:	1a09      	subs	r1, r1, r0
 8006c02:	f021 0103 	bic.w	r1, r1, #3
 8006c06:	3803      	subs	r0, #3
 8006c08:	4586      	cmp	lr, r0
 8006c0a:	bf38      	it	cc
 8006c0c:	2100      	movcc	r1, #0
 8006c0e:	4419      	add	r1, r3
 8006c10:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006c14:	b18b      	cbz	r3, 8006c3a <__mdiff+0x10a>
 8006c16:	6117      	str	r7, [r2, #16]
 8006c18:	e7a4      	b.n	8006b64 <__mdiff+0x34>
 8006c1a:	f855 8b04 	ldr.w	r8, [r5], #4
 8006c1e:	fa1f f188 	uxth.w	r1, r8
 8006c22:	4461      	add	r1, ip
 8006c24:	140c      	asrs	r4, r1, #16
 8006c26:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006c2a:	b289      	uxth	r1, r1
 8006c2c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006c30:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006c34:	f846 1b04 	str.w	r1, [r6], #4
 8006c38:	e7de      	b.n	8006bf8 <__mdiff+0xc8>
 8006c3a:	3f01      	subs	r7, #1
 8006c3c:	e7e8      	b.n	8006c10 <__mdiff+0xe0>
 8006c3e:	bf00      	nop
 8006c40:	08007773 	.word	0x08007773
 8006c44:	080077e4 	.word	0x080077e4

08006c48 <__d2b>:
 8006c48:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006c52:	4690      	mov	r8, r2
 8006c54:	461d      	mov	r5, r3
 8006c56:	f7ff fcd1 	bl	80065fc <_Balloc>
 8006c5a:	4604      	mov	r4, r0
 8006c5c:	b930      	cbnz	r0, 8006c6c <__d2b+0x24>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	f240 310a 	movw	r1, #778	; 0x30a
 8006c64:	4b24      	ldr	r3, [pc, #144]	; (8006cf8 <__d2b+0xb0>)
 8006c66:	4825      	ldr	r0, [pc, #148]	; (8006cfc <__d2b+0xb4>)
 8006c68:	f000 faf8 	bl	800725c <__assert_func>
 8006c6c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006c70:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006c74:	bb2d      	cbnz	r5, 8006cc2 <__d2b+0x7a>
 8006c76:	9301      	str	r3, [sp, #4]
 8006c78:	f1b8 0300 	subs.w	r3, r8, #0
 8006c7c:	d026      	beq.n	8006ccc <__d2b+0x84>
 8006c7e:	4668      	mov	r0, sp
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	f7ff fd83 	bl	800678c <__lo0bits>
 8006c86:	9900      	ldr	r1, [sp, #0]
 8006c88:	b1f0      	cbz	r0, 8006cc8 <__d2b+0x80>
 8006c8a:	9a01      	ldr	r2, [sp, #4]
 8006c8c:	f1c0 0320 	rsb	r3, r0, #32
 8006c90:	fa02 f303 	lsl.w	r3, r2, r3
 8006c94:	430b      	orrs	r3, r1
 8006c96:	40c2      	lsrs	r2, r0
 8006c98:	6163      	str	r3, [r4, #20]
 8006c9a:	9201      	str	r2, [sp, #4]
 8006c9c:	9b01      	ldr	r3, [sp, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	bf14      	ite	ne
 8006ca2:	2102      	movne	r1, #2
 8006ca4:	2101      	moveq	r1, #1
 8006ca6:	61a3      	str	r3, [r4, #24]
 8006ca8:	6121      	str	r1, [r4, #16]
 8006caa:	b1c5      	cbz	r5, 8006cde <__d2b+0x96>
 8006cac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006cb0:	4405      	add	r5, r0
 8006cb2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cb6:	603d      	str	r5, [r7, #0]
 8006cb8:	6030      	str	r0, [r6, #0]
 8006cba:	4620      	mov	r0, r4
 8006cbc:	b002      	add	sp, #8
 8006cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cc6:	e7d6      	b.n	8006c76 <__d2b+0x2e>
 8006cc8:	6161      	str	r1, [r4, #20]
 8006cca:	e7e7      	b.n	8006c9c <__d2b+0x54>
 8006ccc:	a801      	add	r0, sp, #4
 8006cce:	f7ff fd5d 	bl	800678c <__lo0bits>
 8006cd2:	2101      	movs	r1, #1
 8006cd4:	9b01      	ldr	r3, [sp, #4]
 8006cd6:	6121      	str	r1, [r4, #16]
 8006cd8:	6163      	str	r3, [r4, #20]
 8006cda:	3020      	adds	r0, #32
 8006cdc:	e7e5      	b.n	8006caa <__d2b+0x62>
 8006cde:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006ce2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ce6:	6038      	str	r0, [r7, #0]
 8006ce8:	6918      	ldr	r0, [r3, #16]
 8006cea:	f7ff fd2f 	bl	800674c <__hi0bits>
 8006cee:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006cf2:	6031      	str	r1, [r6, #0]
 8006cf4:	e7e1      	b.n	8006cba <__d2b+0x72>
 8006cf6:	bf00      	nop
 8006cf8:	08007773 	.word	0x08007773
 8006cfc:	080077e4 	.word	0x080077e4

08006d00 <_calloc_r>:
 8006d00:	b570      	push	{r4, r5, r6, lr}
 8006d02:	fba1 5402 	umull	r5, r4, r1, r2
 8006d06:	b934      	cbnz	r4, 8006d16 <_calloc_r+0x16>
 8006d08:	4629      	mov	r1, r5
 8006d0a:	f000 f875 	bl	8006df8 <_malloc_r>
 8006d0e:	4606      	mov	r6, r0
 8006d10:	b928      	cbnz	r0, 8006d1e <_calloc_r+0x1e>
 8006d12:	4630      	mov	r0, r6
 8006d14:	bd70      	pop	{r4, r5, r6, pc}
 8006d16:	220c      	movs	r2, #12
 8006d18:	2600      	movs	r6, #0
 8006d1a:	6002      	str	r2, [r0, #0]
 8006d1c:	e7f9      	b.n	8006d12 <_calloc_r+0x12>
 8006d1e:	462a      	mov	r2, r5
 8006d20:	4621      	mov	r1, r4
 8006d22:	f7fd fdf7 	bl	8004914 <memset>
 8006d26:	e7f4      	b.n	8006d12 <_calloc_r+0x12>

08006d28 <_free_r>:
 8006d28:	b538      	push	{r3, r4, r5, lr}
 8006d2a:	4605      	mov	r5, r0
 8006d2c:	2900      	cmp	r1, #0
 8006d2e:	d040      	beq.n	8006db2 <_free_r+0x8a>
 8006d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d34:	1f0c      	subs	r4, r1, #4
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	bfb8      	it	lt
 8006d3a:	18e4      	addlt	r4, r4, r3
 8006d3c:	f000 fb14 	bl	8007368 <__malloc_lock>
 8006d40:	4a1c      	ldr	r2, [pc, #112]	; (8006db4 <_free_r+0x8c>)
 8006d42:	6813      	ldr	r3, [r2, #0]
 8006d44:	b933      	cbnz	r3, 8006d54 <_free_r+0x2c>
 8006d46:	6063      	str	r3, [r4, #4]
 8006d48:	6014      	str	r4, [r2, #0]
 8006d4a:	4628      	mov	r0, r5
 8006d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d50:	f000 bb10 	b.w	8007374 <__malloc_unlock>
 8006d54:	42a3      	cmp	r3, r4
 8006d56:	d908      	bls.n	8006d6a <_free_r+0x42>
 8006d58:	6820      	ldr	r0, [r4, #0]
 8006d5a:	1821      	adds	r1, r4, r0
 8006d5c:	428b      	cmp	r3, r1
 8006d5e:	bf01      	itttt	eq
 8006d60:	6819      	ldreq	r1, [r3, #0]
 8006d62:	685b      	ldreq	r3, [r3, #4]
 8006d64:	1809      	addeq	r1, r1, r0
 8006d66:	6021      	streq	r1, [r4, #0]
 8006d68:	e7ed      	b.n	8006d46 <_free_r+0x1e>
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	b10b      	cbz	r3, 8006d74 <_free_r+0x4c>
 8006d70:	42a3      	cmp	r3, r4
 8006d72:	d9fa      	bls.n	8006d6a <_free_r+0x42>
 8006d74:	6811      	ldr	r1, [r2, #0]
 8006d76:	1850      	adds	r0, r2, r1
 8006d78:	42a0      	cmp	r0, r4
 8006d7a:	d10b      	bne.n	8006d94 <_free_r+0x6c>
 8006d7c:	6820      	ldr	r0, [r4, #0]
 8006d7e:	4401      	add	r1, r0
 8006d80:	1850      	adds	r0, r2, r1
 8006d82:	4283      	cmp	r3, r0
 8006d84:	6011      	str	r1, [r2, #0]
 8006d86:	d1e0      	bne.n	8006d4a <_free_r+0x22>
 8006d88:	6818      	ldr	r0, [r3, #0]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	4401      	add	r1, r0
 8006d8e:	6011      	str	r1, [r2, #0]
 8006d90:	6053      	str	r3, [r2, #4]
 8006d92:	e7da      	b.n	8006d4a <_free_r+0x22>
 8006d94:	d902      	bls.n	8006d9c <_free_r+0x74>
 8006d96:	230c      	movs	r3, #12
 8006d98:	602b      	str	r3, [r5, #0]
 8006d9a:	e7d6      	b.n	8006d4a <_free_r+0x22>
 8006d9c:	6820      	ldr	r0, [r4, #0]
 8006d9e:	1821      	adds	r1, r4, r0
 8006da0:	428b      	cmp	r3, r1
 8006da2:	bf01      	itttt	eq
 8006da4:	6819      	ldreq	r1, [r3, #0]
 8006da6:	685b      	ldreq	r3, [r3, #4]
 8006da8:	1809      	addeq	r1, r1, r0
 8006daa:	6021      	streq	r1, [r4, #0]
 8006dac:	6063      	str	r3, [r4, #4]
 8006dae:	6054      	str	r4, [r2, #4]
 8006db0:	e7cb      	b.n	8006d4a <_free_r+0x22>
 8006db2:	bd38      	pop	{r3, r4, r5, pc}
 8006db4:	20000bcc 	.word	0x20000bcc

08006db8 <sbrk_aligned>:
 8006db8:	b570      	push	{r4, r5, r6, lr}
 8006dba:	4e0e      	ldr	r6, [pc, #56]	; (8006df4 <sbrk_aligned+0x3c>)
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	6831      	ldr	r1, [r6, #0]
 8006dc0:	4605      	mov	r5, r0
 8006dc2:	b911      	cbnz	r1, 8006dca <sbrk_aligned+0x12>
 8006dc4:	f000 f9e4 	bl	8007190 <_sbrk_r>
 8006dc8:	6030      	str	r0, [r6, #0]
 8006dca:	4621      	mov	r1, r4
 8006dcc:	4628      	mov	r0, r5
 8006dce:	f000 f9df 	bl	8007190 <_sbrk_r>
 8006dd2:	1c43      	adds	r3, r0, #1
 8006dd4:	d00a      	beq.n	8006dec <sbrk_aligned+0x34>
 8006dd6:	1cc4      	adds	r4, r0, #3
 8006dd8:	f024 0403 	bic.w	r4, r4, #3
 8006ddc:	42a0      	cmp	r0, r4
 8006dde:	d007      	beq.n	8006df0 <sbrk_aligned+0x38>
 8006de0:	1a21      	subs	r1, r4, r0
 8006de2:	4628      	mov	r0, r5
 8006de4:	f000 f9d4 	bl	8007190 <_sbrk_r>
 8006de8:	3001      	adds	r0, #1
 8006dea:	d101      	bne.n	8006df0 <sbrk_aligned+0x38>
 8006dec:	f04f 34ff 	mov.w	r4, #4294967295
 8006df0:	4620      	mov	r0, r4
 8006df2:	bd70      	pop	{r4, r5, r6, pc}
 8006df4:	20000bd0 	.word	0x20000bd0

08006df8 <_malloc_r>:
 8006df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dfc:	1ccd      	adds	r5, r1, #3
 8006dfe:	f025 0503 	bic.w	r5, r5, #3
 8006e02:	3508      	adds	r5, #8
 8006e04:	2d0c      	cmp	r5, #12
 8006e06:	bf38      	it	cc
 8006e08:	250c      	movcc	r5, #12
 8006e0a:	2d00      	cmp	r5, #0
 8006e0c:	4607      	mov	r7, r0
 8006e0e:	db01      	blt.n	8006e14 <_malloc_r+0x1c>
 8006e10:	42a9      	cmp	r1, r5
 8006e12:	d905      	bls.n	8006e20 <_malloc_r+0x28>
 8006e14:	230c      	movs	r3, #12
 8006e16:	2600      	movs	r6, #0
 8006e18:	603b      	str	r3, [r7, #0]
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e20:	4e2e      	ldr	r6, [pc, #184]	; (8006edc <_malloc_r+0xe4>)
 8006e22:	f000 faa1 	bl	8007368 <__malloc_lock>
 8006e26:	6833      	ldr	r3, [r6, #0]
 8006e28:	461c      	mov	r4, r3
 8006e2a:	bb34      	cbnz	r4, 8006e7a <_malloc_r+0x82>
 8006e2c:	4629      	mov	r1, r5
 8006e2e:	4638      	mov	r0, r7
 8006e30:	f7ff ffc2 	bl	8006db8 <sbrk_aligned>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	4604      	mov	r4, r0
 8006e38:	d14d      	bne.n	8006ed6 <_malloc_r+0xde>
 8006e3a:	6834      	ldr	r4, [r6, #0]
 8006e3c:	4626      	mov	r6, r4
 8006e3e:	2e00      	cmp	r6, #0
 8006e40:	d140      	bne.n	8006ec4 <_malloc_r+0xcc>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	4631      	mov	r1, r6
 8006e46:	4638      	mov	r0, r7
 8006e48:	eb04 0803 	add.w	r8, r4, r3
 8006e4c:	f000 f9a0 	bl	8007190 <_sbrk_r>
 8006e50:	4580      	cmp	r8, r0
 8006e52:	d13a      	bne.n	8006eca <_malloc_r+0xd2>
 8006e54:	6821      	ldr	r1, [r4, #0]
 8006e56:	3503      	adds	r5, #3
 8006e58:	1a6d      	subs	r5, r5, r1
 8006e5a:	f025 0503 	bic.w	r5, r5, #3
 8006e5e:	3508      	adds	r5, #8
 8006e60:	2d0c      	cmp	r5, #12
 8006e62:	bf38      	it	cc
 8006e64:	250c      	movcc	r5, #12
 8006e66:	4638      	mov	r0, r7
 8006e68:	4629      	mov	r1, r5
 8006e6a:	f7ff ffa5 	bl	8006db8 <sbrk_aligned>
 8006e6e:	3001      	adds	r0, #1
 8006e70:	d02b      	beq.n	8006eca <_malloc_r+0xd2>
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	442b      	add	r3, r5
 8006e76:	6023      	str	r3, [r4, #0]
 8006e78:	e00e      	b.n	8006e98 <_malloc_r+0xa0>
 8006e7a:	6822      	ldr	r2, [r4, #0]
 8006e7c:	1b52      	subs	r2, r2, r5
 8006e7e:	d41e      	bmi.n	8006ebe <_malloc_r+0xc6>
 8006e80:	2a0b      	cmp	r2, #11
 8006e82:	d916      	bls.n	8006eb2 <_malloc_r+0xba>
 8006e84:	1961      	adds	r1, r4, r5
 8006e86:	42a3      	cmp	r3, r4
 8006e88:	6025      	str	r5, [r4, #0]
 8006e8a:	bf18      	it	ne
 8006e8c:	6059      	strne	r1, [r3, #4]
 8006e8e:	6863      	ldr	r3, [r4, #4]
 8006e90:	bf08      	it	eq
 8006e92:	6031      	streq	r1, [r6, #0]
 8006e94:	5162      	str	r2, [r4, r5]
 8006e96:	604b      	str	r3, [r1, #4]
 8006e98:	4638      	mov	r0, r7
 8006e9a:	f104 060b 	add.w	r6, r4, #11
 8006e9e:	f000 fa69 	bl	8007374 <__malloc_unlock>
 8006ea2:	f026 0607 	bic.w	r6, r6, #7
 8006ea6:	1d23      	adds	r3, r4, #4
 8006ea8:	1af2      	subs	r2, r6, r3
 8006eaa:	d0b6      	beq.n	8006e1a <_malloc_r+0x22>
 8006eac:	1b9b      	subs	r3, r3, r6
 8006eae:	50a3      	str	r3, [r4, r2]
 8006eb0:	e7b3      	b.n	8006e1a <_malloc_r+0x22>
 8006eb2:	6862      	ldr	r2, [r4, #4]
 8006eb4:	42a3      	cmp	r3, r4
 8006eb6:	bf0c      	ite	eq
 8006eb8:	6032      	streq	r2, [r6, #0]
 8006eba:	605a      	strne	r2, [r3, #4]
 8006ebc:	e7ec      	b.n	8006e98 <_malloc_r+0xa0>
 8006ebe:	4623      	mov	r3, r4
 8006ec0:	6864      	ldr	r4, [r4, #4]
 8006ec2:	e7b2      	b.n	8006e2a <_malloc_r+0x32>
 8006ec4:	4634      	mov	r4, r6
 8006ec6:	6876      	ldr	r6, [r6, #4]
 8006ec8:	e7b9      	b.n	8006e3e <_malloc_r+0x46>
 8006eca:	230c      	movs	r3, #12
 8006ecc:	4638      	mov	r0, r7
 8006ece:	603b      	str	r3, [r7, #0]
 8006ed0:	f000 fa50 	bl	8007374 <__malloc_unlock>
 8006ed4:	e7a1      	b.n	8006e1a <_malloc_r+0x22>
 8006ed6:	6025      	str	r5, [r4, #0]
 8006ed8:	e7de      	b.n	8006e98 <_malloc_r+0xa0>
 8006eda:	bf00      	nop
 8006edc:	20000bcc 	.word	0x20000bcc

08006ee0 <__sfputc_r>:
 8006ee0:	6893      	ldr	r3, [r2, #8]
 8006ee2:	b410      	push	{r4}
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	6093      	str	r3, [r2, #8]
 8006eea:	da07      	bge.n	8006efc <__sfputc_r+0x1c>
 8006eec:	6994      	ldr	r4, [r2, #24]
 8006eee:	42a3      	cmp	r3, r4
 8006ef0:	db01      	blt.n	8006ef6 <__sfputc_r+0x16>
 8006ef2:	290a      	cmp	r1, #10
 8006ef4:	d102      	bne.n	8006efc <__sfputc_r+0x1c>
 8006ef6:	bc10      	pop	{r4}
 8006ef8:	f7fe ba02 	b.w	8005300 <__swbuf_r>
 8006efc:	6813      	ldr	r3, [r2, #0]
 8006efe:	1c58      	adds	r0, r3, #1
 8006f00:	6010      	str	r0, [r2, #0]
 8006f02:	7019      	strb	r1, [r3, #0]
 8006f04:	4608      	mov	r0, r1
 8006f06:	bc10      	pop	{r4}
 8006f08:	4770      	bx	lr

08006f0a <__sfputs_r>:
 8006f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f0c:	4606      	mov	r6, r0
 8006f0e:	460f      	mov	r7, r1
 8006f10:	4614      	mov	r4, r2
 8006f12:	18d5      	adds	r5, r2, r3
 8006f14:	42ac      	cmp	r4, r5
 8006f16:	d101      	bne.n	8006f1c <__sfputs_r+0x12>
 8006f18:	2000      	movs	r0, #0
 8006f1a:	e007      	b.n	8006f2c <__sfputs_r+0x22>
 8006f1c:	463a      	mov	r2, r7
 8006f1e:	4630      	mov	r0, r6
 8006f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f24:	f7ff ffdc 	bl	8006ee0 <__sfputc_r>
 8006f28:	1c43      	adds	r3, r0, #1
 8006f2a:	d1f3      	bne.n	8006f14 <__sfputs_r+0xa>
 8006f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006f30 <_vfiprintf_r>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	460d      	mov	r5, r1
 8006f36:	4614      	mov	r4, r2
 8006f38:	4698      	mov	r8, r3
 8006f3a:	4606      	mov	r6, r0
 8006f3c:	b09d      	sub	sp, #116	; 0x74
 8006f3e:	b118      	cbz	r0, 8006f48 <_vfiprintf_r+0x18>
 8006f40:	6983      	ldr	r3, [r0, #24]
 8006f42:	b90b      	cbnz	r3, 8006f48 <_vfiprintf_r+0x18>
 8006f44:	f7ff fa2c 	bl	80063a0 <__sinit>
 8006f48:	4b89      	ldr	r3, [pc, #548]	; (8007170 <_vfiprintf_r+0x240>)
 8006f4a:	429d      	cmp	r5, r3
 8006f4c:	d11b      	bne.n	8006f86 <_vfiprintf_r+0x56>
 8006f4e:	6875      	ldr	r5, [r6, #4]
 8006f50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f52:	07d9      	lsls	r1, r3, #31
 8006f54:	d405      	bmi.n	8006f62 <_vfiprintf_r+0x32>
 8006f56:	89ab      	ldrh	r3, [r5, #12]
 8006f58:	059a      	lsls	r2, r3, #22
 8006f5a:	d402      	bmi.n	8006f62 <_vfiprintf_r+0x32>
 8006f5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f5e:	f7ff fac2 	bl	80064e6 <__retarget_lock_acquire_recursive>
 8006f62:	89ab      	ldrh	r3, [r5, #12]
 8006f64:	071b      	lsls	r3, r3, #28
 8006f66:	d501      	bpl.n	8006f6c <_vfiprintf_r+0x3c>
 8006f68:	692b      	ldr	r3, [r5, #16]
 8006f6a:	b9eb      	cbnz	r3, 8006fa8 <_vfiprintf_r+0x78>
 8006f6c:	4629      	mov	r1, r5
 8006f6e:	4630      	mov	r0, r6
 8006f70:	f7fe fa18 	bl	80053a4 <__swsetup_r>
 8006f74:	b1c0      	cbz	r0, 8006fa8 <_vfiprintf_r+0x78>
 8006f76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f78:	07dc      	lsls	r4, r3, #31
 8006f7a:	d50e      	bpl.n	8006f9a <_vfiprintf_r+0x6a>
 8006f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f80:	b01d      	add	sp, #116	; 0x74
 8006f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f86:	4b7b      	ldr	r3, [pc, #492]	; (8007174 <_vfiprintf_r+0x244>)
 8006f88:	429d      	cmp	r5, r3
 8006f8a:	d101      	bne.n	8006f90 <_vfiprintf_r+0x60>
 8006f8c:	68b5      	ldr	r5, [r6, #8]
 8006f8e:	e7df      	b.n	8006f50 <_vfiprintf_r+0x20>
 8006f90:	4b79      	ldr	r3, [pc, #484]	; (8007178 <_vfiprintf_r+0x248>)
 8006f92:	429d      	cmp	r5, r3
 8006f94:	bf08      	it	eq
 8006f96:	68f5      	ldreq	r5, [r6, #12]
 8006f98:	e7da      	b.n	8006f50 <_vfiprintf_r+0x20>
 8006f9a:	89ab      	ldrh	r3, [r5, #12]
 8006f9c:	0598      	lsls	r0, r3, #22
 8006f9e:	d4ed      	bmi.n	8006f7c <_vfiprintf_r+0x4c>
 8006fa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006fa2:	f7ff faa1 	bl	80064e8 <__retarget_lock_release_recursive>
 8006fa6:	e7e9      	b.n	8006f7c <_vfiprintf_r+0x4c>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	9309      	str	r3, [sp, #36]	; 0x24
 8006fac:	2320      	movs	r3, #32
 8006fae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fb2:	2330      	movs	r3, #48	; 0x30
 8006fb4:	f04f 0901 	mov.w	r9, #1
 8006fb8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fbc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800717c <_vfiprintf_r+0x24c>
 8006fc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fc4:	4623      	mov	r3, r4
 8006fc6:	469a      	mov	sl, r3
 8006fc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fcc:	b10a      	cbz	r2, 8006fd2 <_vfiprintf_r+0xa2>
 8006fce:	2a25      	cmp	r2, #37	; 0x25
 8006fd0:	d1f9      	bne.n	8006fc6 <_vfiprintf_r+0x96>
 8006fd2:	ebba 0b04 	subs.w	fp, sl, r4
 8006fd6:	d00b      	beq.n	8006ff0 <_vfiprintf_r+0xc0>
 8006fd8:	465b      	mov	r3, fp
 8006fda:	4622      	mov	r2, r4
 8006fdc:	4629      	mov	r1, r5
 8006fde:	4630      	mov	r0, r6
 8006fe0:	f7ff ff93 	bl	8006f0a <__sfputs_r>
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	f000 80aa 	beq.w	800713e <_vfiprintf_r+0x20e>
 8006fea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fec:	445a      	add	r2, fp
 8006fee:	9209      	str	r2, [sp, #36]	; 0x24
 8006ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 80a2 	beq.w	800713e <_vfiprintf_r+0x20e>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8007000:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007004:	f10a 0a01 	add.w	sl, sl, #1
 8007008:	9304      	str	r3, [sp, #16]
 800700a:	9307      	str	r3, [sp, #28]
 800700c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007010:	931a      	str	r3, [sp, #104]	; 0x68
 8007012:	4654      	mov	r4, sl
 8007014:	2205      	movs	r2, #5
 8007016:	f814 1b01 	ldrb.w	r1, [r4], #1
 800701a:	4858      	ldr	r0, [pc, #352]	; (800717c <_vfiprintf_r+0x24c>)
 800701c:	f7ff fad2 	bl	80065c4 <memchr>
 8007020:	9a04      	ldr	r2, [sp, #16]
 8007022:	b9d8      	cbnz	r0, 800705c <_vfiprintf_r+0x12c>
 8007024:	06d1      	lsls	r1, r2, #27
 8007026:	bf44      	itt	mi
 8007028:	2320      	movmi	r3, #32
 800702a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800702e:	0713      	lsls	r3, r2, #28
 8007030:	bf44      	itt	mi
 8007032:	232b      	movmi	r3, #43	; 0x2b
 8007034:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007038:	f89a 3000 	ldrb.w	r3, [sl]
 800703c:	2b2a      	cmp	r3, #42	; 0x2a
 800703e:	d015      	beq.n	800706c <_vfiprintf_r+0x13c>
 8007040:	4654      	mov	r4, sl
 8007042:	2000      	movs	r0, #0
 8007044:	f04f 0c0a 	mov.w	ip, #10
 8007048:	9a07      	ldr	r2, [sp, #28]
 800704a:	4621      	mov	r1, r4
 800704c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007050:	3b30      	subs	r3, #48	; 0x30
 8007052:	2b09      	cmp	r3, #9
 8007054:	d94e      	bls.n	80070f4 <_vfiprintf_r+0x1c4>
 8007056:	b1b0      	cbz	r0, 8007086 <_vfiprintf_r+0x156>
 8007058:	9207      	str	r2, [sp, #28]
 800705a:	e014      	b.n	8007086 <_vfiprintf_r+0x156>
 800705c:	eba0 0308 	sub.w	r3, r0, r8
 8007060:	fa09 f303 	lsl.w	r3, r9, r3
 8007064:	4313      	orrs	r3, r2
 8007066:	46a2      	mov	sl, r4
 8007068:	9304      	str	r3, [sp, #16]
 800706a:	e7d2      	b.n	8007012 <_vfiprintf_r+0xe2>
 800706c:	9b03      	ldr	r3, [sp, #12]
 800706e:	1d19      	adds	r1, r3, #4
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	9103      	str	r1, [sp, #12]
 8007074:	2b00      	cmp	r3, #0
 8007076:	bfbb      	ittet	lt
 8007078:	425b      	neglt	r3, r3
 800707a:	f042 0202 	orrlt.w	r2, r2, #2
 800707e:	9307      	strge	r3, [sp, #28]
 8007080:	9307      	strlt	r3, [sp, #28]
 8007082:	bfb8      	it	lt
 8007084:	9204      	strlt	r2, [sp, #16]
 8007086:	7823      	ldrb	r3, [r4, #0]
 8007088:	2b2e      	cmp	r3, #46	; 0x2e
 800708a:	d10c      	bne.n	80070a6 <_vfiprintf_r+0x176>
 800708c:	7863      	ldrb	r3, [r4, #1]
 800708e:	2b2a      	cmp	r3, #42	; 0x2a
 8007090:	d135      	bne.n	80070fe <_vfiprintf_r+0x1ce>
 8007092:	9b03      	ldr	r3, [sp, #12]
 8007094:	3402      	adds	r4, #2
 8007096:	1d1a      	adds	r2, r3, #4
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	9203      	str	r2, [sp, #12]
 800709c:	2b00      	cmp	r3, #0
 800709e:	bfb8      	it	lt
 80070a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80070a4:	9305      	str	r3, [sp, #20]
 80070a6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007180 <_vfiprintf_r+0x250>
 80070aa:	2203      	movs	r2, #3
 80070ac:	4650      	mov	r0, sl
 80070ae:	7821      	ldrb	r1, [r4, #0]
 80070b0:	f7ff fa88 	bl	80065c4 <memchr>
 80070b4:	b140      	cbz	r0, 80070c8 <_vfiprintf_r+0x198>
 80070b6:	2340      	movs	r3, #64	; 0x40
 80070b8:	eba0 000a 	sub.w	r0, r0, sl
 80070bc:	fa03 f000 	lsl.w	r0, r3, r0
 80070c0:	9b04      	ldr	r3, [sp, #16]
 80070c2:	3401      	adds	r4, #1
 80070c4:	4303      	orrs	r3, r0
 80070c6:	9304      	str	r3, [sp, #16]
 80070c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070cc:	2206      	movs	r2, #6
 80070ce:	482d      	ldr	r0, [pc, #180]	; (8007184 <_vfiprintf_r+0x254>)
 80070d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070d4:	f7ff fa76 	bl	80065c4 <memchr>
 80070d8:	2800      	cmp	r0, #0
 80070da:	d03f      	beq.n	800715c <_vfiprintf_r+0x22c>
 80070dc:	4b2a      	ldr	r3, [pc, #168]	; (8007188 <_vfiprintf_r+0x258>)
 80070de:	bb1b      	cbnz	r3, 8007128 <_vfiprintf_r+0x1f8>
 80070e0:	9b03      	ldr	r3, [sp, #12]
 80070e2:	3307      	adds	r3, #7
 80070e4:	f023 0307 	bic.w	r3, r3, #7
 80070e8:	3308      	adds	r3, #8
 80070ea:	9303      	str	r3, [sp, #12]
 80070ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ee:	443b      	add	r3, r7
 80070f0:	9309      	str	r3, [sp, #36]	; 0x24
 80070f2:	e767      	b.n	8006fc4 <_vfiprintf_r+0x94>
 80070f4:	460c      	mov	r4, r1
 80070f6:	2001      	movs	r0, #1
 80070f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80070fc:	e7a5      	b.n	800704a <_vfiprintf_r+0x11a>
 80070fe:	2300      	movs	r3, #0
 8007100:	f04f 0c0a 	mov.w	ip, #10
 8007104:	4619      	mov	r1, r3
 8007106:	3401      	adds	r4, #1
 8007108:	9305      	str	r3, [sp, #20]
 800710a:	4620      	mov	r0, r4
 800710c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007110:	3a30      	subs	r2, #48	; 0x30
 8007112:	2a09      	cmp	r2, #9
 8007114:	d903      	bls.n	800711e <_vfiprintf_r+0x1ee>
 8007116:	2b00      	cmp	r3, #0
 8007118:	d0c5      	beq.n	80070a6 <_vfiprintf_r+0x176>
 800711a:	9105      	str	r1, [sp, #20]
 800711c:	e7c3      	b.n	80070a6 <_vfiprintf_r+0x176>
 800711e:	4604      	mov	r4, r0
 8007120:	2301      	movs	r3, #1
 8007122:	fb0c 2101 	mla	r1, ip, r1, r2
 8007126:	e7f0      	b.n	800710a <_vfiprintf_r+0x1da>
 8007128:	ab03      	add	r3, sp, #12
 800712a:	9300      	str	r3, [sp, #0]
 800712c:	462a      	mov	r2, r5
 800712e:	4630      	mov	r0, r6
 8007130:	4b16      	ldr	r3, [pc, #88]	; (800718c <_vfiprintf_r+0x25c>)
 8007132:	a904      	add	r1, sp, #16
 8007134:	f7fd fc94 	bl	8004a60 <_printf_float>
 8007138:	4607      	mov	r7, r0
 800713a:	1c78      	adds	r0, r7, #1
 800713c:	d1d6      	bne.n	80070ec <_vfiprintf_r+0x1bc>
 800713e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007140:	07d9      	lsls	r1, r3, #31
 8007142:	d405      	bmi.n	8007150 <_vfiprintf_r+0x220>
 8007144:	89ab      	ldrh	r3, [r5, #12]
 8007146:	059a      	lsls	r2, r3, #22
 8007148:	d402      	bmi.n	8007150 <_vfiprintf_r+0x220>
 800714a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800714c:	f7ff f9cc 	bl	80064e8 <__retarget_lock_release_recursive>
 8007150:	89ab      	ldrh	r3, [r5, #12]
 8007152:	065b      	lsls	r3, r3, #25
 8007154:	f53f af12 	bmi.w	8006f7c <_vfiprintf_r+0x4c>
 8007158:	9809      	ldr	r0, [sp, #36]	; 0x24
 800715a:	e711      	b.n	8006f80 <_vfiprintf_r+0x50>
 800715c:	ab03      	add	r3, sp, #12
 800715e:	9300      	str	r3, [sp, #0]
 8007160:	462a      	mov	r2, r5
 8007162:	4630      	mov	r0, r6
 8007164:	4b09      	ldr	r3, [pc, #36]	; (800718c <_vfiprintf_r+0x25c>)
 8007166:	a904      	add	r1, sp, #16
 8007168:	f7fd ff16 	bl	8004f98 <_printf_i>
 800716c:	e7e4      	b.n	8007138 <_vfiprintf_r+0x208>
 800716e:	bf00      	nop
 8007170:	080077a4 	.word	0x080077a4
 8007174:	080077c4 	.word	0x080077c4
 8007178:	08007784 	.word	0x08007784
 800717c:	0800793c 	.word	0x0800793c
 8007180:	08007942 	.word	0x08007942
 8007184:	08007946 	.word	0x08007946
 8007188:	08004a61 	.word	0x08004a61
 800718c:	08006f0b 	.word	0x08006f0b

08007190 <_sbrk_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	2300      	movs	r3, #0
 8007194:	4d05      	ldr	r5, [pc, #20]	; (80071ac <_sbrk_r+0x1c>)
 8007196:	4604      	mov	r4, r0
 8007198:	4608      	mov	r0, r1
 800719a:	602b      	str	r3, [r5, #0]
 800719c:	f7fb f842 	bl	8002224 <_sbrk>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	d102      	bne.n	80071aa <_sbrk_r+0x1a>
 80071a4:	682b      	ldr	r3, [r5, #0]
 80071a6:	b103      	cbz	r3, 80071aa <_sbrk_r+0x1a>
 80071a8:	6023      	str	r3, [r4, #0]
 80071aa:	bd38      	pop	{r3, r4, r5, pc}
 80071ac:	20000bd4 	.word	0x20000bd4

080071b0 <__sread>:
 80071b0:	b510      	push	{r4, lr}
 80071b2:	460c      	mov	r4, r1
 80071b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071b8:	f000 f8e2 	bl	8007380 <_read_r>
 80071bc:	2800      	cmp	r0, #0
 80071be:	bfab      	itete	ge
 80071c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071c2:	89a3      	ldrhlt	r3, [r4, #12]
 80071c4:	181b      	addge	r3, r3, r0
 80071c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80071ca:	bfac      	ite	ge
 80071cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80071ce:	81a3      	strhlt	r3, [r4, #12]
 80071d0:	bd10      	pop	{r4, pc}

080071d2 <__swrite>:
 80071d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071d6:	461f      	mov	r7, r3
 80071d8:	898b      	ldrh	r3, [r1, #12]
 80071da:	4605      	mov	r5, r0
 80071dc:	05db      	lsls	r3, r3, #23
 80071de:	460c      	mov	r4, r1
 80071e0:	4616      	mov	r6, r2
 80071e2:	d505      	bpl.n	80071f0 <__swrite+0x1e>
 80071e4:	2302      	movs	r3, #2
 80071e6:	2200      	movs	r2, #0
 80071e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ec:	f000 f898 	bl	8007320 <_lseek_r>
 80071f0:	89a3      	ldrh	r3, [r4, #12]
 80071f2:	4632      	mov	r2, r6
 80071f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071f8:	81a3      	strh	r3, [r4, #12]
 80071fa:	4628      	mov	r0, r5
 80071fc:	463b      	mov	r3, r7
 80071fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007202:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007206:	f000 b817 	b.w	8007238 <_write_r>

0800720a <__sseek>:
 800720a:	b510      	push	{r4, lr}
 800720c:	460c      	mov	r4, r1
 800720e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007212:	f000 f885 	bl	8007320 <_lseek_r>
 8007216:	1c43      	adds	r3, r0, #1
 8007218:	89a3      	ldrh	r3, [r4, #12]
 800721a:	bf15      	itete	ne
 800721c:	6560      	strne	r0, [r4, #84]	; 0x54
 800721e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007222:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007226:	81a3      	strheq	r3, [r4, #12]
 8007228:	bf18      	it	ne
 800722a:	81a3      	strhne	r3, [r4, #12]
 800722c:	bd10      	pop	{r4, pc}

0800722e <__sclose>:
 800722e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007232:	f000 b831 	b.w	8007298 <_close_r>
	...

08007238 <_write_r>:
 8007238:	b538      	push	{r3, r4, r5, lr}
 800723a:	4604      	mov	r4, r0
 800723c:	4608      	mov	r0, r1
 800723e:	4611      	mov	r1, r2
 8007240:	2200      	movs	r2, #0
 8007242:	4d05      	ldr	r5, [pc, #20]	; (8007258 <_write_r+0x20>)
 8007244:	602a      	str	r2, [r5, #0]
 8007246:	461a      	mov	r2, r3
 8007248:	f7fa ffa0 	bl	800218c <_write>
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	d102      	bne.n	8007256 <_write_r+0x1e>
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	b103      	cbz	r3, 8007256 <_write_r+0x1e>
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	bd38      	pop	{r3, r4, r5, pc}
 8007258:	20000bd4 	.word	0x20000bd4

0800725c <__assert_func>:
 800725c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800725e:	4614      	mov	r4, r2
 8007260:	461a      	mov	r2, r3
 8007262:	4b09      	ldr	r3, [pc, #36]	; (8007288 <__assert_func+0x2c>)
 8007264:	4605      	mov	r5, r0
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68d8      	ldr	r0, [r3, #12]
 800726a:	b14c      	cbz	r4, 8007280 <__assert_func+0x24>
 800726c:	4b07      	ldr	r3, [pc, #28]	; (800728c <__assert_func+0x30>)
 800726e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007272:	9100      	str	r1, [sp, #0]
 8007274:	462b      	mov	r3, r5
 8007276:	4906      	ldr	r1, [pc, #24]	; (8007290 <__assert_func+0x34>)
 8007278:	f000 f81e 	bl	80072b8 <fiprintf>
 800727c:	f000 f89f 	bl	80073be <abort>
 8007280:	4b04      	ldr	r3, [pc, #16]	; (8007294 <__assert_func+0x38>)
 8007282:	461c      	mov	r4, r3
 8007284:	e7f3      	b.n	800726e <__assert_func+0x12>
 8007286:	bf00      	nop
 8007288:	20000010 	.word	0x20000010
 800728c:	0800794d 	.word	0x0800794d
 8007290:	0800795a 	.word	0x0800795a
 8007294:	08007988 	.word	0x08007988

08007298 <_close_r>:
 8007298:	b538      	push	{r3, r4, r5, lr}
 800729a:	2300      	movs	r3, #0
 800729c:	4d05      	ldr	r5, [pc, #20]	; (80072b4 <_close_r+0x1c>)
 800729e:	4604      	mov	r4, r0
 80072a0:	4608      	mov	r0, r1
 80072a2:	602b      	str	r3, [r5, #0]
 80072a4:	f7fa ff8e 	bl	80021c4 <_close>
 80072a8:	1c43      	adds	r3, r0, #1
 80072aa:	d102      	bne.n	80072b2 <_close_r+0x1a>
 80072ac:	682b      	ldr	r3, [r5, #0]
 80072ae:	b103      	cbz	r3, 80072b2 <_close_r+0x1a>
 80072b0:	6023      	str	r3, [r4, #0]
 80072b2:	bd38      	pop	{r3, r4, r5, pc}
 80072b4:	20000bd4 	.word	0x20000bd4

080072b8 <fiprintf>:
 80072b8:	b40e      	push	{r1, r2, r3}
 80072ba:	b503      	push	{r0, r1, lr}
 80072bc:	4601      	mov	r1, r0
 80072be:	ab03      	add	r3, sp, #12
 80072c0:	4805      	ldr	r0, [pc, #20]	; (80072d8 <fiprintf+0x20>)
 80072c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c6:	6800      	ldr	r0, [r0, #0]
 80072c8:	9301      	str	r3, [sp, #4]
 80072ca:	f7ff fe31 	bl	8006f30 <_vfiprintf_r>
 80072ce:	b002      	add	sp, #8
 80072d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072d4:	b003      	add	sp, #12
 80072d6:	4770      	bx	lr
 80072d8:	20000010 	.word	0x20000010

080072dc <_fstat_r>:
 80072dc:	b538      	push	{r3, r4, r5, lr}
 80072de:	2300      	movs	r3, #0
 80072e0:	4d06      	ldr	r5, [pc, #24]	; (80072fc <_fstat_r+0x20>)
 80072e2:	4604      	mov	r4, r0
 80072e4:	4608      	mov	r0, r1
 80072e6:	4611      	mov	r1, r2
 80072e8:	602b      	str	r3, [r5, #0]
 80072ea:	f7fa ff76 	bl	80021da <_fstat>
 80072ee:	1c43      	adds	r3, r0, #1
 80072f0:	d102      	bne.n	80072f8 <_fstat_r+0x1c>
 80072f2:	682b      	ldr	r3, [r5, #0]
 80072f4:	b103      	cbz	r3, 80072f8 <_fstat_r+0x1c>
 80072f6:	6023      	str	r3, [r4, #0]
 80072f8:	bd38      	pop	{r3, r4, r5, pc}
 80072fa:	bf00      	nop
 80072fc:	20000bd4 	.word	0x20000bd4

08007300 <_isatty_r>:
 8007300:	b538      	push	{r3, r4, r5, lr}
 8007302:	2300      	movs	r3, #0
 8007304:	4d05      	ldr	r5, [pc, #20]	; (800731c <_isatty_r+0x1c>)
 8007306:	4604      	mov	r4, r0
 8007308:	4608      	mov	r0, r1
 800730a:	602b      	str	r3, [r5, #0]
 800730c:	f7fa ff74 	bl	80021f8 <_isatty>
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	d102      	bne.n	800731a <_isatty_r+0x1a>
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	b103      	cbz	r3, 800731a <_isatty_r+0x1a>
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	20000bd4 	.word	0x20000bd4

08007320 <_lseek_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4604      	mov	r4, r0
 8007324:	4608      	mov	r0, r1
 8007326:	4611      	mov	r1, r2
 8007328:	2200      	movs	r2, #0
 800732a:	4d05      	ldr	r5, [pc, #20]	; (8007340 <_lseek_r+0x20>)
 800732c:	602a      	str	r2, [r5, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	f7fa ff6c 	bl	800220c <_lseek>
 8007334:	1c43      	adds	r3, r0, #1
 8007336:	d102      	bne.n	800733e <_lseek_r+0x1e>
 8007338:	682b      	ldr	r3, [r5, #0]
 800733a:	b103      	cbz	r3, 800733e <_lseek_r+0x1e>
 800733c:	6023      	str	r3, [r4, #0]
 800733e:	bd38      	pop	{r3, r4, r5, pc}
 8007340:	20000bd4 	.word	0x20000bd4

08007344 <__ascii_mbtowc>:
 8007344:	b082      	sub	sp, #8
 8007346:	b901      	cbnz	r1, 800734a <__ascii_mbtowc+0x6>
 8007348:	a901      	add	r1, sp, #4
 800734a:	b142      	cbz	r2, 800735e <__ascii_mbtowc+0x1a>
 800734c:	b14b      	cbz	r3, 8007362 <__ascii_mbtowc+0x1e>
 800734e:	7813      	ldrb	r3, [r2, #0]
 8007350:	600b      	str	r3, [r1, #0]
 8007352:	7812      	ldrb	r2, [r2, #0]
 8007354:	1e10      	subs	r0, r2, #0
 8007356:	bf18      	it	ne
 8007358:	2001      	movne	r0, #1
 800735a:	b002      	add	sp, #8
 800735c:	4770      	bx	lr
 800735e:	4610      	mov	r0, r2
 8007360:	e7fb      	b.n	800735a <__ascii_mbtowc+0x16>
 8007362:	f06f 0001 	mvn.w	r0, #1
 8007366:	e7f8      	b.n	800735a <__ascii_mbtowc+0x16>

08007368 <__malloc_lock>:
 8007368:	4801      	ldr	r0, [pc, #4]	; (8007370 <__malloc_lock+0x8>)
 800736a:	f7ff b8bc 	b.w	80064e6 <__retarget_lock_acquire_recursive>
 800736e:	bf00      	nop
 8007370:	20000bc8 	.word	0x20000bc8

08007374 <__malloc_unlock>:
 8007374:	4801      	ldr	r0, [pc, #4]	; (800737c <__malloc_unlock+0x8>)
 8007376:	f7ff b8b7 	b.w	80064e8 <__retarget_lock_release_recursive>
 800737a:	bf00      	nop
 800737c:	20000bc8 	.word	0x20000bc8

08007380 <_read_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4604      	mov	r4, r0
 8007384:	4608      	mov	r0, r1
 8007386:	4611      	mov	r1, r2
 8007388:	2200      	movs	r2, #0
 800738a:	4d05      	ldr	r5, [pc, #20]	; (80073a0 <_read_r+0x20>)
 800738c:	602a      	str	r2, [r5, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	f7fa fedf 	bl	8002152 <_read>
 8007394:	1c43      	adds	r3, r0, #1
 8007396:	d102      	bne.n	800739e <_read_r+0x1e>
 8007398:	682b      	ldr	r3, [r5, #0]
 800739a:	b103      	cbz	r3, 800739e <_read_r+0x1e>
 800739c:	6023      	str	r3, [r4, #0]
 800739e:	bd38      	pop	{r3, r4, r5, pc}
 80073a0:	20000bd4 	.word	0x20000bd4

080073a4 <__ascii_wctomb>:
 80073a4:	4603      	mov	r3, r0
 80073a6:	4608      	mov	r0, r1
 80073a8:	b141      	cbz	r1, 80073bc <__ascii_wctomb+0x18>
 80073aa:	2aff      	cmp	r2, #255	; 0xff
 80073ac:	d904      	bls.n	80073b8 <__ascii_wctomb+0x14>
 80073ae:	228a      	movs	r2, #138	; 0x8a
 80073b0:	f04f 30ff 	mov.w	r0, #4294967295
 80073b4:	601a      	str	r2, [r3, #0]
 80073b6:	4770      	bx	lr
 80073b8:	2001      	movs	r0, #1
 80073ba:	700a      	strb	r2, [r1, #0]
 80073bc:	4770      	bx	lr

080073be <abort>:
 80073be:	2006      	movs	r0, #6
 80073c0:	b508      	push	{r3, lr}
 80073c2:	f000 f82b 	bl	800741c <raise>
 80073c6:	2001      	movs	r0, #1
 80073c8:	f7fa feb9 	bl	800213e <_exit>

080073cc <_raise_r>:
 80073cc:	291f      	cmp	r1, #31
 80073ce:	b538      	push	{r3, r4, r5, lr}
 80073d0:	4604      	mov	r4, r0
 80073d2:	460d      	mov	r5, r1
 80073d4:	d904      	bls.n	80073e0 <_raise_r+0x14>
 80073d6:	2316      	movs	r3, #22
 80073d8:	6003      	str	r3, [r0, #0]
 80073da:	f04f 30ff 	mov.w	r0, #4294967295
 80073de:	bd38      	pop	{r3, r4, r5, pc}
 80073e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80073e2:	b112      	cbz	r2, 80073ea <_raise_r+0x1e>
 80073e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073e8:	b94b      	cbnz	r3, 80073fe <_raise_r+0x32>
 80073ea:	4620      	mov	r0, r4
 80073ec:	f000 f830 	bl	8007450 <_getpid_r>
 80073f0:	462a      	mov	r2, r5
 80073f2:	4601      	mov	r1, r0
 80073f4:	4620      	mov	r0, r4
 80073f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073fa:	f000 b817 	b.w	800742c <_kill_r>
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d00a      	beq.n	8007418 <_raise_r+0x4c>
 8007402:	1c59      	adds	r1, r3, #1
 8007404:	d103      	bne.n	800740e <_raise_r+0x42>
 8007406:	2316      	movs	r3, #22
 8007408:	6003      	str	r3, [r0, #0]
 800740a:	2001      	movs	r0, #1
 800740c:	e7e7      	b.n	80073de <_raise_r+0x12>
 800740e:	2400      	movs	r4, #0
 8007410:	4628      	mov	r0, r5
 8007412:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007416:	4798      	blx	r3
 8007418:	2000      	movs	r0, #0
 800741a:	e7e0      	b.n	80073de <_raise_r+0x12>

0800741c <raise>:
 800741c:	4b02      	ldr	r3, [pc, #8]	; (8007428 <raise+0xc>)
 800741e:	4601      	mov	r1, r0
 8007420:	6818      	ldr	r0, [r3, #0]
 8007422:	f7ff bfd3 	b.w	80073cc <_raise_r>
 8007426:	bf00      	nop
 8007428:	20000010 	.word	0x20000010

0800742c <_kill_r>:
 800742c:	b538      	push	{r3, r4, r5, lr}
 800742e:	2300      	movs	r3, #0
 8007430:	4d06      	ldr	r5, [pc, #24]	; (800744c <_kill_r+0x20>)
 8007432:	4604      	mov	r4, r0
 8007434:	4608      	mov	r0, r1
 8007436:	4611      	mov	r1, r2
 8007438:	602b      	str	r3, [r5, #0]
 800743a:	f7fa fe70 	bl	800211e <_kill>
 800743e:	1c43      	adds	r3, r0, #1
 8007440:	d102      	bne.n	8007448 <_kill_r+0x1c>
 8007442:	682b      	ldr	r3, [r5, #0]
 8007444:	b103      	cbz	r3, 8007448 <_kill_r+0x1c>
 8007446:	6023      	str	r3, [r4, #0]
 8007448:	bd38      	pop	{r3, r4, r5, pc}
 800744a:	bf00      	nop
 800744c:	20000bd4 	.word	0x20000bd4

08007450 <_getpid_r>:
 8007450:	f7fa be5e 	b.w	8002110 <_getpid>

08007454 <sqrt>:
 8007454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007456:	4606      	mov	r6, r0
 8007458:	460f      	mov	r7, r1
 800745a:	f000 f81f 	bl	800749c <__ieee754_sqrt>
 800745e:	4632      	mov	r2, r6
 8007460:	4604      	mov	r4, r0
 8007462:	460d      	mov	r5, r1
 8007464:	463b      	mov	r3, r7
 8007466:	4630      	mov	r0, r6
 8007468:	4639      	mov	r1, r7
 800746a:	f7f9 facf 	bl	8000a0c <__aeabi_dcmpun>
 800746e:	b990      	cbnz	r0, 8007496 <sqrt+0x42>
 8007470:	2200      	movs	r2, #0
 8007472:	2300      	movs	r3, #0
 8007474:	4630      	mov	r0, r6
 8007476:	4639      	mov	r1, r7
 8007478:	f7f9 faa0 	bl	80009bc <__aeabi_dcmplt>
 800747c:	b158      	cbz	r0, 8007496 <sqrt+0x42>
 800747e:	f7fd fa1f 	bl	80048c0 <__errno>
 8007482:	2321      	movs	r3, #33	; 0x21
 8007484:	2200      	movs	r2, #0
 8007486:	6003      	str	r3, [r0, #0]
 8007488:	2300      	movs	r3, #0
 800748a:	4610      	mov	r0, r2
 800748c:	4619      	mov	r1, r3
 800748e:	f7f9 f94d 	bl	800072c <__aeabi_ddiv>
 8007492:	4604      	mov	r4, r0
 8007494:	460d      	mov	r5, r1
 8007496:	4620      	mov	r0, r4
 8007498:	4629      	mov	r1, r5
 800749a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800749c <__ieee754_sqrt>:
 800749c:	f8df c158 	ldr.w	ip, [pc, #344]	; 80075f8 <__ieee754_sqrt+0x15c>
 80074a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a4:	ea3c 0c01 	bics.w	ip, ip, r1
 80074a8:	4606      	mov	r6, r0
 80074aa:	460d      	mov	r5, r1
 80074ac:	460c      	mov	r4, r1
 80074ae:	460a      	mov	r2, r1
 80074b0:	4607      	mov	r7, r0
 80074b2:	4603      	mov	r3, r0
 80074b4:	d10f      	bne.n	80074d6 <__ieee754_sqrt+0x3a>
 80074b6:	4602      	mov	r2, r0
 80074b8:	460b      	mov	r3, r1
 80074ba:	f7f9 f80d 	bl	80004d8 <__aeabi_dmul>
 80074be:	4602      	mov	r2, r0
 80074c0:	460b      	mov	r3, r1
 80074c2:	4630      	mov	r0, r6
 80074c4:	4629      	mov	r1, r5
 80074c6:	f7f8 fe51 	bl	800016c <__adddf3>
 80074ca:	4606      	mov	r6, r0
 80074cc:	460d      	mov	r5, r1
 80074ce:	4630      	mov	r0, r6
 80074d0:	4629      	mov	r1, r5
 80074d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074d6:	2900      	cmp	r1, #0
 80074d8:	dc0e      	bgt.n	80074f8 <__ieee754_sqrt+0x5c>
 80074da:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80074de:	ea5c 0707 	orrs.w	r7, ip, r7
 80074e2:	d0f4      	beq.n	80074ce <__ieee754_sqrt+0x32>
 80074e4:	b141      	cbz	r1, 80074f8 <__ieee754_sqrt+0x5c>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	f7f8 fe3d 	bl	8000168 <__aeabi_dsub>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	f7f9 f91b 	bl	800072c <__aeabi_ddiv>
 80074f6:	e7e8      	b.n	80074ca <__ieee754_sqrt+0x2e>
 80074f8:	1521      	asrs	r1, r4, #20
 80074fa:	d075      	beq.n	80075e8 <__ieee754_sqrt+0x14c>
 80074fc:	07cc      	lsls	r4, r1, #31
 80074fe:	f04f 0400 	mov.w	r4, #0
 8007502:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007506:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 800750a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800750e:	bf5e      	ittt	pl
 8007510:	0fd9      	lsrpl	r1, r3, #31
 8007512:	005b      	lslpl	r3, r3, #1
 8007514:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8007518:	0fd9      	lsrs	r1, r3, #31
 800751a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800751e:	2516      	movs	r5, #22
 8007520:	4620      	mov	r0, r4
 8007522:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007526:	107f      	asrs	r7, r7, #1
 8007528:	005b      	lsls	r3, r3, #1
 800752a:	1846      	adds	r6, r0, r1
 800752c:	4296      	cmp	r6, r2
 800752e:	bfde      	ittt	le
 8007530:	1b92      	suble	r2, r2, r6
 8007532:	1870      	addle	r0, r6, r1
 8007534:	1864      	addle	r4, r4, r1
 8007536:	0052      	lsls	r2, r2, #1
 8007538:	3d01      	subs	r5, #1
 800753a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800753e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007542:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007546:	d1f0      	bne.n	800752a <__ieee754_sqrt+0x8e>
 8007548:	4629      	mov	r1, r5
 800754a:	f04f 0e20 	mov.w	lr, #32
 800754e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007552:	4282      	cmp	r2, r0
 8007554:	eb06 0c05 	add.w	ip, r6, r5
 8007558:	dc02      	bgt.n	8007560 <__ieee754_sqrt+0xc4>
 800755a:	d113      	bne.n	8007584 <__ieee754_sqrt+0xe8>
 800755c:	459c      	cmp	ip, r3
 800755e:	d811      	bhi.n	8007584 <__ieee754_sqrt+0xe8>
 8007560:	f1bc 0f00 	cmp.w	ip, #0
 8007564:	eb0c 0506 	add.w	r5, ip, r6
 8007568:	da43      	bge.n	80075f2 <__ieee754_sqrt+0x156>
 800756a:	2d00      	cmp	r5, #0
 800756c:	db41      	blt.n	80075f2 <__ieee754_sqrt+0x156>
 800756e:	f100 0801 	add.w	r8, r0, #1
 8007572:	1a12      	subs	r2, r2, r0
 8007574:	4640      	mov	r0, r8
 8007576:	459c      	cmp	ip, r3
 8007578:	bf88      	it	hi
 800757a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800757e:	eba3 030c 	sub.w	r3, r3, ip
 8007582:	4431      	add	r1, r6
 8007584:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007588:	f1be 0e01 	subs.w	lr, lr, #1
 800758c:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8007590:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007594:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007598:	d1db      	bne.n	8007552 <__ieee754_sqrt+0xb6>
 800759a:	4313      	orrs	r3, r2
 800759c:	d006      	beq.n	80075ac <__ieee754_sqrt+0x110>
 800759e:	1c48      	adds	r0, r1, #1
 80075a0:	bf0b      	itete	eq
 80075a2:	4671      	moveq	r1, lr
 80075a4:	3101      	addne	r1, #1
 80075a6:	3401      	addeq	r4, #1
 80075a8:	f021 0101 	bicne.w	r1, r1, #1
 80075ac:	1063      	asrs	r3, r4, #1
 80075ae:	0849      	lsrs	r1, r1, #1
 80075b0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80075b4:	07e2      	lsls	r2, r4, #31
 80075b6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80075ba:	bf48      	it	mi
 80075bc:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80075c0:	460e      	mov	r6, r1
 80075c2:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80075c6:	e782      	b.n	80074ce <__ieee754_sqrt+0x32>
 80075c8:	0ada      	lsrs	r2, r3, #11
 80075ca:	3815      	subs	r0, #21
 80075cc:	055b      	lsls	r3, r3, #21
 80075ce:	2a00      	cmp	r2, #0
 80075d0:	d0fa      	beq.n	80075c8 <__ieee754_sqrt+0x12c>
 80075d2:	02d5      	lsls	r5, r2, #11
 80075d4:	d50a      	bpl.n	80075ec <__ieee754_sqrt+0x150>
 80075d6:	f1c1 0420 	rsb	r4, r1, #32
 80075da:	fa23 f404 	lsr.w	r4, r3, r4
 80075de:	1e4d      	subs	r5, r1, #1
 80075e0:	408b      	lsls	r3, r1
 80075e2:	4322      	orrs	r2, r4
 80075e4:	1b41      	subs	r1, r0, r5
 80075e6:	e789      	b.n	80074fc <__ieee754_sqrt+0x60>
 80075e8:	4608      	mov	r0, r1
 80075ea:	e7f0      	b.n	80075ce <__ieee754_sqrt+0x132>
 80075ec:	0052      	lsls	r2, r2, #1
 80075ee:	3101      	adds	r1, #1
 80075f0:	e7ef      	b.n	80075d2 <__ieee754_sqrt+0x136>
 80075f2:	4680      	mov	r8, r0
 80075f4:	e7bd      	b.n	8007572 <__ieee754_sqrt+0xd6>
 80075f6:	bf00      	nop
 80075f8:	7ff00000 	.word	0x7ff00000

080075fc <_init>:
 80075fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fe:	bf00      	nop
 8007600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007602:	bc08      	pop	{r3}
 8007604:	469e      	mov	lr, r3
 8007606:	4770      	bx	lr

08007608 <_fini>:
 8007608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760a:	bf00      	nop
 800760c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760e:	bc08      	pop	{r3}
 8007610:	469e      	mov	lr, r3
 8007612:	4770      	bx	lr
