  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_cascade_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_cascade_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.res' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_Cascade_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=FIR_Cascade_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../FIR_HLS.cpp in debug mode
   Generating csim.exe
In file included from ../../../../FIR_HLS.cpp:1:
In file included from ../../../../FIR_HLS.h:2:
In file included from C:/AMD/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/AMD/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/AMD/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/AMD/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/AMD/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate_cascade.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate_cascade.dat
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate_cascade.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate_cascade.res
INFO: Input and reference data lengths match.
Y4 output 0
Y4 output 0
Y4 output -3.05176e-05
Y4 output 0
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output 0
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output 0
Y4 output 0
Y4 output 0
Y4 output 0
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output 0
Y4 output 3.05176e-05
Y4 output 0
Y4 output -3.05176e-05
Y4 output 0
Y4 output 0
Y4 output -3.05176e-05
Y4 output -6.10352e-05
Y4 output -3.05176e-05
Y4 output -3.05176e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output 3.05176e-05
Y4 output 3.05176e-05
Y4 output -3.05176e-05
Y4 output 0
Y4 output 3.05176e-05
Y4 output 0
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output 0
Y4 output -3.05176e-05
Y4 output -0.00012207
Y4 output -3.05176e-05
Y4 output 6.10352e-05
Y4 output 0
Y4 output -9.15527e-05
Y4 output 3.05176e-05
Y4 output 0.00012207
Y4 output -6.10352e-05
Y4 output -0.000152588
Y4 output 3.05176e-05
Y4 output 0.00012207
Y4 output -0.000213623
Y4 output -0.000244141
Y4 output 0.000244141
Y4 output 0.000213623
Y4 output -0.000671387
Y4 output 0.000305176
Y4 output 0.00683594
Y4 output 0.0183411
Y4 output 0.0292053
Y4 output 0.0334167
Y4 output 0.0289917
Y4 output 0.0176086
Y4 output 0.00204468
Y4 output -0.0142212
Y4 output -0.0271301
Y4 output -0.0331726
Y4 output -0.0309448
Y4 output -0.0212402
Y4 output -0.00634766
Y4 output 0.0102234
Y4 output 0.024292
Y4 output 0.032196
Y4 output 0.032135
Y4 output 0.0242004
Y4 output 0.0102234
Y4 output -0.00637817
Y4 output -0.0213623
Y4 output -0.0310364
Y4 output -0.0330811
Y4 output -0.0270081
Y4 output -0.0142517
Y4 output 0.00204468
Y4 output 0.0177917
Y4 output 0.0290833
Y4 output 0.0332336
Y4 output 0.0291138
Y4 output 0.0177612
Y4 output 0.00198364
Y4 output -0.0142822
Y4 output -0.0270081
Y4 output -0.0331116
Y4 output -0.0310364
Y4 output -0.0212402
Y4 output -0.0062561
Y4 output 0.0102234
Y4 output 0.0242004
Y4 output 0.0322266
Y4 output 0.032196
Y4 output 0.0241699
Y4 output 0.0101929
Y4 output -0.00631714
Y4 output -0.0213318
Y4 output -0.0310974
Y4 output -0.0331116
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 450
Status: FAIL [!!] (450 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.934 seconds; peak allocated memory: 273.535 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 13s
