###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:37:43 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.386
- Arrival Time                 16.705
= Slack Time                    2.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.100 |       |   0.000 |    2.681 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |    2.681 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.694 | 0.722 |   0.722 |    3.403 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.197 |   0.919 |    3.600 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.111 | 0.267 |   1.185 |    3.866 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.120 | 0.221 |   1.406 |    4.087 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.136 | 0.295 |   1.701 |    4.382 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.249 |   1.950 |    4.631 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.118 | 0.487 |   2.437 |    5.118 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.219 | 0.288 |   2.725 |    5.407 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.155 | 0.294 |   3.019 |    5.700 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.480 |   3.499 |    6.180 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   3.813 |    6.494 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.200 | 0.278 |   4.091 |    6.772 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.248 |   4.339 |    7.020 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.128 | 0.466 |   4.805 |    7.486 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   5.144 |    7.826 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.119 | 0.321 |   5.465 |    8.146 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.249 | 0.311 |   5.776 |    8.457 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.125 | 0.258 |   6.034 |    8.715 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.127 | 0.463 |   6.497 |    9.178 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   6.834 |    9.515 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.174 |    9.855 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   7.488 |   10.169 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.316 | 0.438 |   7.926 |   10.607 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.281 |   8.207 |   10.888 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   8.676 |   11.357 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   9.017 |   11.699 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   9.366 |   12.048 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.127 | 0.336 |   9.702 |   12.383 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.120 | 0.322 |  10.024 |   12.705 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.367 | 0.384 |  10.408 |   13.089 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.288 |  10.696 |   13.377 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.465 |  11.161 |   13.843 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |  11.502 |   14.183 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  11.843 |   14.525 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  12.180 |   14.861 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |  12.522 |   15.203 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |  12.840 |   15.521 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.414 | 0.411 |  13.252 |   15.933 | 
     | ALU/div_56/U62                       | S0 v -> Y v  | CLKMX2X2M  | 0.101 | 0.277 |  13.529 |   16.210 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.139 | 0.472 |  14.001 |   16.682 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.344 |  14.344 |   17.026 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.127 | 0.335 |  14.679 |   17.360 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.138 | 0.349 |  15.028 |   17.709 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.128 | 0.338 |  15.365 |   18.047 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  15.706 |   18.387 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.151 | 0.370 |  16.076 |   18.757 | 
     | ALU/U119                             | A0N v -> Y v | OAI2BB1X2M | 0.084 | 0.208 |  16.284 |   18.965 | 
     | ALU/U75                              | B0 v -> Y ^  | AOI211X2M  | 0.384 | 0.253 |  16.537 |   19.218 | 
     | ALU/U73                              | A2 ^ -> Y v  | AOI31X2M   | 0.183 | 0.168 |  16.705 |   19.386 | 
     | ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.183 | 0.000 |  16.705 |   19.386 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |   -2.681 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.681 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |   -2.681 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.377
- Arrival Time                 13.954
= Slack Time                    5.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |            | 0.100 |       |   0.000 |    5.423 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |    5.423 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.694 | 0.722 |   0.722 |    6.145 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.197 |   0.919 |    6.342 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M    | 0.111 | 0.267 |   1.185 |    6.608 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M    | 0.120 | 0.221 |   1.406 |    6.829 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M    | 0.136 | 0.295 |   1.701 |    7.124 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.249 |   1.950 |    7.373 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.118 | 0.487 |   2.437 |    7.860 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M    | 0.219 | 0.288 |   2.725 |    8.149 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.155 | 0.294 |   3.019 |    8.442 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.480 |   3.499 |    8.922 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   3.813 |    9.236 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M    | 0.200 | 0.278 |   4.091 |    9.514 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M  | 0.130 | 0.248 |   4.339 |    9.762 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.128 | 0.466 |   4.805 |   10.228 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |   5.144 |   10.568 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.119 | 0.321 |   5.465 |   10.888 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M    | 0.249 | 0.311 |   5.776 |   11.199 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.125 | 0.258 |   6.034 |   11.457 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.127 | 0.463 |   6.497 |   11.920 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |   6.834 |   12.258 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |   7.174 |   12.597 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |   7.488 |   12.911 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M    | 0.316 | 0.438 |   7.926 |   13.349 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.281 |   8.207 |   13.630 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.468 |   8.676 |   14.099 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   9.017 |   14.441 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   9.367 |   14.790 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.127 | 0.336 |   9.702 |   15.125 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.120 | 0.322 |  10.024 |   15.447 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M    | 0.367 | 0.384 |  10.408 |   15.831 | 
     | ALU/div_56/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.288 |  10.696 |   16.119 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.465 |  11.161 |   16.585 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.340 |  11.502 |   16.925 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |  11.843 |   17.267 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.128 | 0.336 |  12.180 |   17.603 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |  12.522 |   17.945 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |  12.840 |   18.264 | 
     | ALU/div_56/U72                       | A v -> Y v   | AND2X1M    | 0.414 | 0.411 |  13.252 |   18.675 | 
     | ALU/U123                             | A0N v -> Y v | OAI2BB1X2M | 0.088 | 0.289 |  13.541 |   18.964 | 
     | ALU/U78                              | B0 v -> Y ^  | AOI211X2M  | 0.352 | 0.236 |  13.776 |   19.199 | 
     | ALU/U77                              | A2 ^ -> Y v  | AOI31X2M   | 0.229 | 0.177 |  13.953 |   19.377 | 
     | ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.229 | 0.000 |  13.954 |   19.377 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |   -5.423 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.423 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |   -5.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.386
- Arrival Time                 11.301
= Slack Time                    8.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.100 |       |   0.000 |    8.085 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.100 | 0.000 |   0.000 |    8.085 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.694 | 0.722 |   0.722 |    8.807 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M   | 0.204 | 0.197 |   0.919 |    9.004 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M   | 0.111 | 0.267 |   1.185 |    9.270 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M   | 0.120 | 0.221 |   1.406 |    9.491 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M   | 0.136 | 0.295 |   1.701 |    9.786 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.130 | 0.249 |   1.950 |   10.035 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.118 | 0.487 |   2.437 |   10.522 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M   | 0.219 | 0.288 |   2.725 |   10.810 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.155 | 0.294 |   3.019 |   11.104 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.480 |   3.499 |   11.584 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.114 | 0.314 |   3.813 |   11.898 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M   | 0.200 | 0.278 |   4.091 |   12.176 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.130 | 0.248 |   4.339 |   12.424 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   4.805 |   12.890 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.340 |   5.144 |   13.229 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.119 | 0.321 |   5.465 |   13.550 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M   | 0.249 | 0.311 |   5.776 |   13.861 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.125 | 0.258 |   6.034 |   14.119 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.127 | 0.463 |   6.497 |   14.582 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   6.834 |   14.919 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.131 | 0.340 |   7.174 |   15.259 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.114 | 0.314 |   7.488 |   15.573 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M   | 0.316 | 0.438 |   7.926 |   16.011 | 
     | ALU/div_56/U59                       | S0 v -> Y v  | CLKMX2X2M | 0.133 | 0.281 |   8.207 |   16.292 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.130 | 0.468 |   8.676 |   16.761 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.342 |   9.017 |   17.102 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.137 | 0.349 |   9.367 |   17.452 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.127 | 0.336 |   9.702 |   17.787 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.120 | 0.322 |  10.024 |   18.109 | 
     | ALU/div_56/U70                       | A v -> Y v   | AND2X1M   | 0.367 | 0.384 |  10.408 |   18.493 | 
     | ALU/U93                              | A0 v -> Y ^  | AOI22X1M  | 0.250 | 0.237 |  10.645 |   18.730 | 
     | ALU/U92                              | B0 ^ -> Y v  | OAI21X2M  | 0.111 | 0.096 |  10.740 |   18.825 | 
     | ALU/U83                              | C0 v -> Y ^  | AOI221XLM | 0.619 | 0.371 |  11.111 |   19.196 | 
     | ALU/U81                              | A2 ^ -> Y v  | AOI31X2M  | 0.183 | 0.190 |  11.301 |   19.386 | 
     | ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M | 0.183 | 0.000 |  11.301 |   19.386 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |   -8.085 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -8.085 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |   -8.085 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.387
- Arrival Time                  8.848
= Slack Time                   10.539
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.100 |       |   0.000 |   10.539 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.100 | 0.000 |   0.000 |   10.539 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.694 | 0.722 |   0.722 |   11.261 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M   | 0.204 | 0.197 |   0.919 |   11.458 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M   | 0.111 | 0.267 |   1.185 |   11.725 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M   | 0.120 | 0.221 |   1.406 |   11.946 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M   | 0.136 | 0.295 |   1.701 |   12.241 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.130 | 0.249 |   1.950 |   12.489 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.118 | 0.487 |   2.437 |   12.976 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M   | 0.219 | 0.288 |   2.725 |   13.265 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.155 | 0.294 |   3.019 |   13.559 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.480 |   3.499 |   14.038 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.114 | 0.314 |   3.813 |   14.352 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M   | 0.200 | 0.278 |   4.091 |   14.630 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.130 | 0.248 |   4.339 |   14.878 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   4.805 |   15.344 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.340 |   5.144 |   15.684 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.119 | 0.321 |   5.465 |   16.005 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M   | 0.249 | 0.311 |   5.776 |   16.316 | 
     | ALU/div_56/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.125 | 0.258 |   6.034 |   16.573 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.127 | 0.463 |   6.497 |   17.036 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   6.834 |   17.374 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.131 | 0.340 |   7.174 |   17.714 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.114 | 0.314 |   7.488 |   18.028 | 
     | ALU/div_56/U69                       | C v -> Y v   | AND3X1M   | 0.316 | 0.438 |   7.926 |   18.465 | 
     | ALU/U97                              | A0 v -> Y ^  | AOI22X1M  | 0.251 | 0.224 |   8.150 |   18.689 | 
     | ALU/U96                              | B0 ^ -> Y v  | OAI21X2M  | 0.119 | 0.101 |   8.251 |   18.791 | 
     | ALU/U87                              | C0 v -> Y ^  | AOI221XLM | 0.684 | 0.410 |   8.661 |   19.200 | 
     | ALU/U85                              | A2 ^ -> Y v  | AOI31X2M  | 0.179 | 0.187 |   8.848 |   19.387 | 
     | ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M | 0.179 | 0.000 |   8.848 |   19.387 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -10.539 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -10.539 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -10.539 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.406
- Arrival Time                  7.252
= Slack Time                   12.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   12.154 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   12.154 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   12.900 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   13.169 | 
     | ALU/mult_49/U107             | B v -> Y ^   | NOR2X1M    | 0.240 | 0.212 |   1.227 |   13.381 | 
     | ALU/mult_49/U5               | B ^ -> Y ^   | AND2X2M    | 0.089 | 0.173 |   1.400 |   13.554 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.555 |   1.956 |   14.109 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.520 |   14.673 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.082 |   15.235 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.136 | 0.575 |   3.657 |   15.811 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.565 |   4.222 |   16.376 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.600 |   4.823 |   16.977 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.319 |   5.142 |   17.296 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.084 | 0.084 |   5.226 |   17.380 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.136 | 0.387 |   5.613 |   17.767 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.274 |   5.887 |   18.040 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.145 | 0.414 |   6.300 |   18.454 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.376 | 0.278 |   6.578 |   18.732 | 
     | ALU/mult_49/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.118 | 0.141 |   6.719 |   18.873 | 
     | ALU/mult_49/FS_1/U2          | B0N v -> Y v | AOI21BX2M  | 0.063 | 0.181 |   6.900 |   19.054 | 
     | ALU/mult_49/FS_1/U6          | B v -> Y v   | XNOR2X2M   | 0.110 | 0.164 |   7.063 |   19.217 | 
     | ALU/U40                      | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.189 |   7.252 |   19.406 | 
     | ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.086 | 0.000 |   7.252 |   19.406 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -12.154 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.154 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -12.154 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.407
- Arrival Time                  7.055
= Slack Time                   12.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   12.352 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   12.352 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   13.098 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   13.367 | 
     | ALU/mult_49/U107             | B v -> Y ^   | NOR2X1M    | 0.240 | 0.212 |   1.227 |   13.580 | 
     | ALU/mult_49/U5               | B ^ -> Y ^   | AND2X2M    | 0.089 | 0.173 |   1.401 |   13.753 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.555 |   1.956 |   14.308 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.520 |   14.872 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.082 |   15.434 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.136 | 0.575 |   3.657 |   16.009 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.565 |   4.223 |   16.575 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.600 |   4.823 |   17.175 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.319 |   5.142 |   17.495 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.084 | 0.084 |   5.226 |   17.579 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.136 | 0.387 |   5.613 |   17.965 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.274 |   5.887 |   18.239 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.145 | 0.414 |   6.300 |   18.653 | 
     | ALU/mult_49/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.376 | 0.278 |   6.578 |   18.930 | 
     | ALU/mult_49/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.173 | 0.274 |   6.852 |   19.204 | 
     | ALU/U39                      | A0N v -> Y v | OAI2BB1X2M | 0.081 | 0.203 |   7.055 |   19.407 | 
     | ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.055 |   19.407 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -12.352 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.352 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -12.352 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.387
- Arrival Time                  6.651
= Slack Time                   12.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.100 |       |   0.000 |   12.736 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.100 | 0.000 |   0.000 |   12.736 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.694 | 0.722 |   0.722 |   13.458 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M   | 0.204 | 0.197 |   0.919 |   13.655 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M   | 0.111 | 0.267 |   1.185 |   13.922 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M   | 0.120 | 0.221 |   1.406 |   14.143 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M   | 0.136 | 0.295 |   1.701 |   14.438 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.130 | 0.249 |   1.950 |   14.686 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.118 | 0.487 |   2.437 |   15.173 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M   | 0.219 | 0.288 |   2.725 |   15.462 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.155 | 0.294 |   3.019 |   15.756 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.480 |   3.499 |   16.235 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.114 | 0.314 |   3.813 |   16.549 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M   | 0.200 | 0.278 |   4.091 |   16.827 | 
     | ALU/div_56/U52                       | S0 v -> Y v  | CLKMX2X2M | 0.130 | 0.248 |   4.339 |   17.075 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   4.805 |   17.541 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.340 |   5.144 |   17.881 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.119 | 0.321 |   5.465 |   18.202 | 
     | ALU/div_56/U67                       | A v -> Y v   | AND2X1M   | 0.249 | 0.311 |   5.776 |   18.513 | 
     | ALU/U101                             | A0 v -> Y ^  | AOI22X1M  | 0.258 | 0.209 |   5.985 |   18.721 | 
     | ALU/U100                             | B0 ^ -> Y v  | OAI21X2M  | 0.130 | 0.113 |   6.097 |   18.834 | 
     | ALU/U63                              | C0 v -> Y ^  | AOI221XLM | 0.615 | 0.373 |   6.470 |   19.207 | 
     | ALU/U61                              | A2 ^ -> Y v  | AOI31X2M  | 0.178 | 0.181 |   6.651 |   19.387 | 
     | ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M | 0.178 | 0.000 |   6.651 |   19.387 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -12.736 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.736 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -12.736 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.408
- Arrival Time                  6.640
= Slack Time                   12.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   12.768 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   12.768 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   13.513 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   13.783 | 
     | ALU/mult_49/U107             | B v -> Y ^   | NOR2X1M    | 0.240 | 0.212 |   1.227 |   13.995 | 
     | ALU/mult_49/U5               | B ^ -> Y ^   | AND2X2M    | 0.089 | 0.173 |   1.400 |   14.168 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.555 |   1.956 |   14.723 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.520 |   15.287 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.082 |   15.849 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.136 | 0.575 |   3.657 |   16.425 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.565 |   4.222 |   16.990 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.600 |   4.823 |   17.591 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.319 |   5.142 |   17.910 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.084 | 0.084 |   5.226 |   17.994 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.136 | 0.387 |   5.613 |   18.381 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.274 |   5.887 |   18.654 | 
     | ALU/mult_49/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.145 | 0.414 |   6.300 |   19.068 | 
     | ALU/mult_49/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.114 | 0.156 |   6.456 |   19.224 | 
     | ALU/U38                      | A0N v -> Y v | OAI2BB1X2M | 0.079 | 0.184 |   6.640 |   19.408 | 
     | ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   6.640 |   19.408 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -12.768 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -12.768 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -12.768 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.408
- Arrival Time                  6.285
= Slack Time                   13.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   13.123 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   13.123 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   13.869 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   14.138 | 
     | ALU/mult_49/U107             | B v -> Y ^   | NOR2X1M    | 0.240 | 0.212 |   1.227 |   14.351 | 
     | ALU/mult_49/U5               | B ^ -> Y ^   | AND2X2M    | 0.089 | 0.173 |   1.401 |   14.524 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.555 |   1.956 |   15.079 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.520 |   15.643 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.082 |   16.205 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.136 | 0.575 |   3.657 |   16.780 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.565 |   4.222 |   17.346 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.600 |   4.823 |   17.946 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.319 |   5.142 |   18.266 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.084 | 0.084 |   5.226 |   18.349 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.136 | 0.387 |   5.613 |   18.736 | 
     | ALU/mult_49/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.112 | 0.274 |   5.887 |   19.010 | 
     | ALU/mult_49/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.083 | 0.226 |   6.112 |   19.236 | 
     | ALU/U37                      | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.173 |   6.285 |   19.408 | 
     | ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.076 | 0.000 |   6.285 |   19.408 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -13.123 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.123 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -13.123 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.409
- Arrival Time                  5.938
= Slack Time                   13.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   13.471 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   13.471 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   14.217 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   14.486 | 
     | ALU/mult_49/U107             | B v -> Y ^   | NOR2X1M    | 0.240 | 0.212 |   1.227 |   14.698 | 
     | ALU/mult_49/U5               | B ^ -> Y ^   | AND2X2M    | 0.089 | 0.173 |   1.401 |   14.872 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.555 |   1.956 |   15.427 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.520 |   15.991 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.082 |   16.553 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.136 | 0.575 |   3.657 |   17.128 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.565 |   4.222 |   17.694 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.600 |   4.823 |   18.294 | 
     | ALU/mult_49/U10              | B v -> Y ^   | CLKXOR2X2M | 0.119 | 0.319 |   5.142 |   18.613 | 
     | ALU/mult_49/FS_1/U3          | A ^ -> Y v   | NAND2X2M   | 0.084 | 0.084 |   5.226 |   18.697 | 
     | ALU/mult_49/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.136 | 0.387 |   5.613 |   19.084 | 
     | ALU/mult_49/FS_1/U15         | A v -> Y v   | XNOR2X1M   | 0.106 | 0.148 |   5.761 |   19.232 | 
     | ALU/U36                      | A0N v -> Y v | OAI2BB1X2M | 0.073 | 0.177 |   5.938 |   19.409 | 
     | ALU/\ALU_OUT_reg[11]         | D v          | SDFFRQX2M  | 0.073 | 0.000 |   5.938 |   19.409 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -13.471 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.471 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -13.471 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.408
- Arrival Time                  5.763
= Slack Time                   13.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   13.645 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   13.645 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   14.390 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   14.660 | 
     | ALU/mult_49/U106             | B v -> Y ^   | NOR2X1M    | 0.240 | 0.213 |   1.228 |   14.872 | 
     | ALU/mult_49/U4               | B ^ -> Y ^   | AND2X2M    | 0.087 | 0.173 |   1.400 |   15.045 | 
     | ALU/mult_49/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.551 |   1.952 |   15.596 | 
     | ALU/mult_49/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   2.512 |   16.157 | 
     | ALU/mult_49/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.561 |   3.073 |   16.718 | 
     | ALU/mult_49/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.636 |   17.281 | 
     | ALU/mult_49/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.570 |   4.206 |   17.851 | 
     | ALU/mult_49/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.591 |   4.798 |   18.442 | 
     | ALU/mult_49/U13              | B v -> Y v   | CLKXOR2X2M | 0.118 | 0.269 |   5.066 |   18.711 | 
     | ALU/mult_49/FS_1/U33         | B v -> Y ^   | NOR2X1M    | 0.175 | 0.149 |   5.216 |   18.860 | 
     | ALU/mult_49/FS_1/U18         | AN ^ -> Y ^  | NAND2BX1M  | 0.122 | 0.164 |   5.380 |   19.025 | 
     | ALU/mult_49/FS_1/U17         | A ^ -> Y v   | CLKXOR2X2M | 0.082 | 0.210 |   5.590 |   19.234 | 
     | ALU/U35                      | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.174 |   5.763 |   19.408 | 
     | ALU/\ALU_OUT_reg[10]         | D v          | SDFFRQX2M  | 0.078 | 0.000 |   5.763 |   19.408 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -13.645 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.645 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -13.645 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  5.722
= Slack Time                   13.660
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   13.660 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   13.660 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   14.406 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   14.675 | 
     | ALU/mult_49/U109             | B v -> Y ^   | NOR2X1M    | 0.283 | 0.237 |   1.252 |   14.912 | 
     | ALU/mult_49/U8               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   1.431 |   15.091 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.552 |   1.982 |   15.642 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   2.545 |   16.205 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.561 |   3.106 |   16.766 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.665 |   17.325 | 
     | ALU/mult_49/S1_6_0           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   4.228 |   17.888 | 
     | ALU/mult_49/S4_0             | B ^ -> S v   | ADDFX2M    | 0.139 | 0.568 |   4.797 |   18.457 | 
     | ALU/mult_49/FS_1/U14         | A v -> Y v   | BUFX2M     | 0.064 | 0.166 |   4.963 |   18.623 | 
     | ALU/U53                      | A0N v -> Y v | OAI2BB2X1M | 0.114 | 0.236 |   5.198 |   18.858 | 
     | ALU/U143                     | C0 v -> Y ^  | AOI221XLM  | 0.564 | 0.340 |   5.538 |   19.198 | 
     | ALU/U141                     | A2 ^ -> Y v  | AOI31X2M   | 0.204 | 0.184 |   5.722 |   19.382 | 
     | ALU/\ALU_OUT_reg[7]          | D v          | SDFFRQX2M  | 0.204 | 0.000 |   5.722 |   19.382 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -13.660 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.660 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -13.660 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.395
- Arrival Time                  5.429
= Slack Time                   13.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.100 |       |   0.000 |   13.966 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   13.966 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.740 | 0.746 |   0.746 |   14.711 | 
     | ALU/mult_49/U39              | A ^ -> Y v  | INVX2M    | 0.262 | 0.269 |   1.015 |   14.981 | 
     | ALU/mult_49/U108             | B v -> Y ^  | NOR2X1M   | 0.262 | 0.225 |   1.240 |   15.205 | 
     | ALU/mult_49/U6               | B ^ -> Y ^  | AND2X2M   | 0.079 | 0.169 |   1.409 |   15.374 | 
     | ALU/mult_49/S2_2_1           | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.549 |   1.958 |   15.923 | 
     | ALU/mult_49/S2_3_1           | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.563 |   2.521 |   16.487 | 
     | ALU/mult_49/S2_4_1           | B ^ -> CO ^ | ADDFX2M   | 0.123 | 0.565 |   3.086 |   17.052 | 
     | ALU/mult_49/S2_5_1           | B ^ -> CO ^ | ADDFX2M   | 0.119 | 0.562 |   3.648 |   17.614 | 
     | ALU/mult_49/S2_6_1           | B ^ -> CO ^ | ADDFX2M   | 0.124 | 0.565 |   4.214 |   18.179 | 
     | ALU/mult_49/S4_1             | B ^ -> S v  | ADDFX2M   | 0.156 | 0.593 |   4.807 |   18.773 | 
     | ALU/mult_49/U24              | A v -> Y ^  | INVX2M    | 0.075 | 0.081 |   4.888 |   18.854 | 
     | ALU/mult_49/U23              | B ^ -> Y v  | XNOR2X2M  | 0.107 | 0.095 |   4.983 |   18.948 | 
     | ALU/mult_49/FS_1/U7          | A v -> Y ^  | INVX2M    | 0.078 | 0.079 |   5.062 |   19.027 | 
     | ALU/mult_49/FS_1/U8          | A ^ -> Y v  | INVX2M    | 0.033 | 0.040 |   5.101 |   19.067 | 
     | ALU/U91                      | B0 v -> Y ^ | AOI22X1M  | 0.239 | 0.187 |   5.288 |   19.254 | 
     | ALU/U89                      | A2 ^ -> Y v | AOI31X2M  | 0.140 | 0.141 |   5.429 |   19.395 | 
     | ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M | 0.140 | 0.000 |   5.429 |   19.395 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -13.966 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.966 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -13.966 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.392
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.408
- Arrival Time                  5.419
= Slack Time                   13.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.100 |       |   0.000 |   13.989 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   13.989 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.740 | 0.746 |   0.746 |   14.735 | 
     | ALU/mult_49/U39              | A ^ -> Y v   | INVX2M     | 0.262 | 0.269 |   1.015 |   15.004 | 
     | ALU/mult_49/U107             | B v -> Y ^   | NOR2X1M    | 0.240 | 0.212 |   1.227 |   15.217 | 
     | ALU/mult_49/U5               | B ^ -> Y ^   | AND2X2M    | 0.089 | 0.173 |   1.401 |   15.390 | 
     | ALU/mult_49/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.555 |   1.956 |   15.945 | 
     | ALU/mult_49/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   2.520 |   16.509 | 
     | ALU/mult_49/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.082 |   17.071 | 
     | ALU/mult_49/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.136 | 0.575 |   3.657 |   17.646 | 
     | ALU/mult_49/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.565 |   4.222 |   18.212 | 
     | ALU/mult_49/S4_2             | B ^ -> S v   | ADDFX2M    | 0.163 | 0.600 |   4.823 |   18.812 | 
     | ALU/mult_49/U10              | B v -> Y v   | CLKXOR2X2M | 0.134 | 0.284 |   5.107 |   19.096 | 
     | ALU/mult_49/FS_1/U4          | A v -> Y v   | XNOR2X2M   | 0.100 | 0.135 |   5.242 |   19.231 | 
     | ALU/U34                      | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.177 |   5.419 |   19.408 | 
     | ALU/\ALU_OUT_reg[9]          | D v          | SDFFRQX2M  | 0.076 | 0.000 |   5.419 |   19.408 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -13.989 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -13.989 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -13.989 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  4.943
= Slack Time                   14.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |           | 0.100 |       |   0.000 |   14.446 | 
     | U0_mux2X1/U1                         | A ^ -> Y ^   | MX2X6M    | 0.100 | 0.000 |   0.000 |   14.446 | 
     | REGISTER/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.694 | 0.722 |   0.722 |   15.167 | 
     | ALU/div_56/U71                       | B ^ -> Y v   | NOR2X1M   | 0.204 | 0.197 |   0.919 |   15.364 | 
     | ALU/div_56/U68                       | A v -> Y v   | AND3X1M   | 0.111 | 0.267 |   1.185 |   15.631 | 
     | ALU/div_56/U66                       | A v -> Y v   | AND2X1M   | 0.120 | 0.221 |   1.406 |   15.852 | 
     | ALU/div_56/U63                       | B v -> Y v   | AND4X1M   | 0.136 | 0.295 |   1.701 |   16.147 | 
     | ALU/div_56/U41                       | S0 v -> Y ^  | CLKMX2X2M | 0.130 | 0.249 |   1.950 |   16.396 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.118 | 0.487 |   2.437 |   16.883 | 
     | ALU/div_56/U64                       | C ^ -> Y ^   | AND3X1M   | 0.219 | 0.288 |   2.725 |   17.171 | 
     | ALU/div_56/U47                       | S0 ^ -> Y v  | CLKMX2X2M | 0.155 | 0.294 |   3.019 |   17.465 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.133 | 0.480 |   3.499 |   17.944 | 
     | ALU/div_56/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.114 | 0.314 |   3.813 |   18.258 | 
     | ALU/div_56/U65                       | A v -> Y v   | AND2X1M   | 0.200 | 0.278 |   4.091 |   18.536 | 
     | ALU/U105                             | A0 v -> Y ^  | AOI22X1M  | 0.251 | 0.191 |   4.281 |   18.727 | 
     | ALU/U104                             | B0 ^ -> Y v  | OAI21X2M  | 0.133 | 0.110 |   4.392 |   18.837 | 
     | ALU/U67                              | C0 v -> Y ^  | AOI221XLM | 0.610 | 0.371 |   4.762 |   19.208 | 
     | ALU/U65                              | A2 ^ -> Y v  | AOI31X2M  | 0.171 | 0.181 |   4.943 |   19.389 | 
     | ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M | 0.171 | 0.000 |   4.943 |   19.389 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -14.446 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.446 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -14.446 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: REGISTER/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  4.849
= Slack Time                   14.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.100 |       |   0.000 |   14.542 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   14.542 | 
     | REGISTER/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.740 | 0.746 |   0.746 |   15.287 | 
     | ALU/mult_49/U39              | A ^ -> Y v  | INVX2M    | 0.262 | 0.269 |   1.015 |   15.556 | 
     | ALU/mult_49/U109             | B v -> Y ^  | NOR2X1M   | 0.283 | 0.237 |   1.252 |   15.793 | 
     | ALU/mult_49/U8               | B ^ -> Y ^  | AND2X2M   | 0.090 | 0.179 |   1.431 |   15.972 | 
     | ALU/mult_49/S1_2_0           | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.552 |   1.982 |   16.524 | 
     | ALU/mult_49/S1_3_0           | B ^ -> CO ^ | ADDFX2M   | 0.121 | 0.562 |   2.545 |   17.086 | 
     | ALU/mult_49/S1_4_0           | B ^ -> CO ^ | ADDFX2M   | 0.118 | 0.561 |   3.106 |   17.647 | 
     | ALU/mult_49/S1_5_0           | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.559 |   3.665 |   18.206 | 
     | ALU/mult_49/S1_6_0           | B ^ -> S v  | ADDFX2M   | 0.151 | 0.584 |   4.249 |   18.791 | 
     | ALU/mult_49/FS_1/U13         | A v -> Y v  | BUFX2M    | 0.065 | 0.171 |   4.420 |   18.961 | 
     | ALU/U72                      | A0 v -> Y ^ | AOI222X1M | 0.496 | 0.263 |   4.683 |   19.225 | 
     | ALU/U69                      | A1 ^ -> Y v | AOI31X2M  | 0.162 | 0.166 |   4.849 |   19.391 | 
     | ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M | 0.162 | 0.000 |   4.849 |   19.391 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.100 |       |   0.000 |  -14.542 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -14.542 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -14.542 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin REGISTER/\RdData_reg[4] /CK 
Endpoint:   REGISTER/\RdData_reg[4] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.402
- Arrival Time                  4.437
= Slack Time                   14.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   14.964 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   14.964 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.774 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.061 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.421 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.615 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.910 |   16.874 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.340 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.558 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M    | 0.877 | 0.549 |   3.142 |   18.107 | 
     | REGISTER/U337                          | S0 ^ -> Y v | MX4X1M    | 0.199 | 0.545 |   3.687 |   18.651 | 
     | REGISTER/U358                          | D v -> Y v  | MX4X1M    | 0.153 | 0.413 |   4.100 |   19.064 | 
     | REGISTER/U357                          | A0 v -> Y v | AO22X1M   | 0.108 | 0.338 |   4.437 |   19.402 | 
     | REGISTER/\RdData_reg[4]                | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.437 |   19.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -14.964 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -14.964 | 
     | REGISTER/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -14.964 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin REGISTER/\RdData_reg[3] /CK 
Endpoint:   REGISTER/\RdData_reg[3] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.399
- Arrival Time                  4.420
= Slack Time                   14.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   14.979 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   14.979 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.789 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.075 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.435 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.630 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.910 |   16.888 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.354 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.572 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M    | 0.877 | 0.549 |   3.142 |   18.121 | 
     | REGISTER/U336                          | S0 ^ -> Y v | MX4X1M    | 0.215 | 0.558 |   3.701 |   18.680 | 
     | REGISTER/U354                          | D v -> Y v  | MX4X1M    | 0.117 | 0.376 |   4.077 |   19.055 | 
     | REGISTER/U353                          | A0 v -> Y v | AO22X1M   | 0.122 | 0.344 |   4.420 |   19.399 | 
     | REGISTER/\RdData_reg[3]                | D v         | SDFFRQX2M | 0.122 | 0.000 |   4.420 |   19.399 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -14.979 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -14.979 | 
     | REGISTER/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -14.979 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin REGISTER/\RdData_reg[5] /CK 
Endpoint:   REGISTER/\RdData_reg[5] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.402
- Arrival Time                  4.423
= Slack Time                   14.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   14.979 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   14.979 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.789 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.076 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.436 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.630 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.909 |   16.889 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.354 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.573 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M    | 0.850 | 0.529 |   3.123 |   18.102 | 
     | REGISTER/U338                          | S0 ^ -> Y v | MX4X1M    | 0.192 | 0.545 |   3.668 |   18.647 | 
     | REGISTER/U362                          | D v -> Y v  | MX4X1M    | 0.160 | 0.417 |   4.085 |   19.064 | 
     | REGISTER/U361                          | A0 v -> Y v | AO22X1M   | 0.107 | 0.338 |   4.423 |   19.402 | 
     | REGISTER/\RdData_reg[5]                | D v         | SDFFRQX2M | 0.107 | 0.000 |   4.423 |   19.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -14.979 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -14.979 | 
     | REGISTER/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -14.979 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin REGISTER/\RdData_reg[6] /CK 
Endpoint:   REGISTER/\RdData_reg[6] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.402
- Arrival Time                  4.394
= Slack Time                   15.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   15.008 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   15.008 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.818 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.105 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.464 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.659 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.910 |   16.917 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.383 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.602 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M    | 0.850 | 0.529 |   3.123 |   18.131 | 
     | REGISTER/U339                          | S0 ^ -> Y v | MX4X1M    | 0.195 | 0.547 |   3.670 |   18.677 | 
     | REGISTER/U366                          | D v -> Y v  | MX4X1M    | 0.137 | 0.394 |   4.063 |   19.071 | 
     | REGISTER/U365                          | A0 v -> Y v | AO22X1M   | 0.106 | 0.331 |   4.394 |   19.402 | 
     | REGISTER/\RdData_reg[6]                | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.394 |   19.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.008 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.008 | 
     | REGISTER/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.008 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER/\RdData_reg[7] /CK 
Endpoint:   REGISTER/\RdData_reg[7] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.400
- Arrival Time                  4.392
= Slack Time                   15.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   15.008 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   15.008 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.818 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.105 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.465 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.659 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.910 |   16.918 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.383 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.602 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M    | 0.850 | 0.529 |   3.123 |   18.131 | 
     | REGISTER/U340                          | S0 ^ -> Y v | MX4X1M    | 0.181 | 0.534 |   3.657 |   18.665 | 
     | REGISTER/U370                          | D v -> Y v  | MX4X1M    | 0.140 | 0.393 |   4.050 |   19.058 | 
     | REGISTER/U369                          | A0 v -> Y v | AO22X1M   | 0.115 | 0.342 |   4.392 |   19.400 | 
     | REGISTER/\RdData_reg[7]                | D v         | SDFFRQX2M | 0.115 | 0.000 |   4.392 |   19.400 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.008 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.008 | 
     | REGISTER/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.008 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER/\RdData_reg[1] /CK 
Endpoint:   REGISTER/\RdData_reg[1] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.402
- Arrival Time                  4.389
= Slack Time                   15.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   15.013 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   15.013 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.823 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.110 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.470 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.664 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.910 |   16.923 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.388 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.607 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M    | 0.850 | 0.529 |   3.123 |   18.136 | 
     | REGISTER/U348                          | S0 ^ -> Y v | MX4X1M    | 0.206 | 0.553 |   3.676 |   18.689 | 
     | REGISTER/U346                          | D v -> Y v  | MX4X1M    | 0.127 | 0.384 |   4.060 |   19.074 | 
     | REGISTER/U345                          | A0 v -> Y v | AO22X1M   | 0.106 | 0.329 |   4.389 |   19.402 | 
     | REGISTER/\RdData_reg[1]                | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.389 |   19.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.013 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.013 | 
     | REGISTER/\RdData_reg[1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.013 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin REGISTER/\RdData_reg[2] /CK 
Endpoint:   REGISTER/\RdData_reg[2] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.402
- Arrival Time                  4.388
= Slack Time                   15.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   15.014 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   15.014 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.823 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.110 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.470 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.664 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.909 |   16.923 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.389 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.607 | 
     | REGISTER/U147                          | A v -> Y ^  | INVX4M    | 0.877 | 0.549 |   3.142 |   18.156 | 
     | REGISTER/U335                          | S0 ^ -> Y v | MX4X1M    | 0.203 | 0.548 |   3.691 |   18.704 | 
     | REGISTER/U350                          | D v -> Y v  | MX4X1M    | 0.115 | 0.369 |   4.060 |   19.074 | 
     | REGISTER/U349                          | A0 v -> Y v | AO22X1M   | 0.108 | 0.328 |   4.388 |   19.402 | 
     | REGISTER/\RdData_reg[2]                | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.388 |   19.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.014 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.014 | 
     | REGISTER/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.014 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin REGISTER/\RdData_reg[0] /CK 
Endpoint:   REGISTER/\RdData_reg[0] /D                (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.402
- Arrival Time                  4.389
= Slack Time                   15.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |           | 0.100 |       |   0.000 |   15.014 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^  | MX2X6M    | 0.100 | 0.000 |   0.000 |   15.014 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX4M | 0.829 | 0.810 |   0.810 |   15.824 | 
     | U_system_control/U99                   | A ^ -> Y v  | INVX2M    | 0.286 | 0.287 |   1.097 |   16.110 | 
     | U_system_control/U31                   | B v -> Y ^  | NOR2X2M   | 0.491 | 0.360 |   1.456 |   16.470 | 
     | U_system_control/U98                   | S0 ^ -> Y ^ | MX2X2M    | 0.083 | 0.194 |   1.651 |   16.664 | 
     | U_system_control/U100                  | A ^ -> Y ^  | MX3X1M    | 0.143 | 0.259 |   1.910 |   16.923 | 
     | U5                                     | A ^ -> Y ^  | BUFX2M    | 0.687 | 0.466 |   2.375 |   17.389 | 
     | REGISTER/U373                          | A ^ -> Y v  | INVX2M    | 0.225 | 0.219 |   2.594 |   17.607 | 
     | REGISTER/U148                          | A v -> Y ^  | INVX4M    | 0.850 | 0.529 |   3.123 |   18.136 | 
     | REGISTER/U334                          | S0 ^ -> Y v | MX4X1M    | 0.208 | 0.558 |   3.681 |   18.695 | 
     | REGISTER/U342                          | D v -> Y v  | MX4X1M    | 0.122 | 0.380 |   4.061 |   19.075 | 
     | REGISTER/U341                          | A0 v -> Y v | AO22X1M   | 0.106 | 0.328 |   4.389 |   19.402 | 
     | REGISTER/\RdData_reg[0]                | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.389 |   19.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.014 | 
     | U0_mux2X1/U1            | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.014 | 
     | REGISTER/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.014 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  3.995
= Slack Time                   15.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.396 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.396 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.206 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.492 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.852 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.131 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.460 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.813 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.044 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.334 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.684 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.048 | 
     | REGISTER/U281                          | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.343 |   3.995 |   19.391 | 
     | REGISTER/\Reg_File_reg[10][7]          | D v          | SDFFRQX2M  | 0.161 | 0.000 |   3.995 |   19.391 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.396 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.396 | 
     | REGISTER/\Reg_File_reg[10][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.396 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  3.995
= Slack Time                   15.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.396 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.396 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.206 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.493 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.852 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.131 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.460 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.813 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.044 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.334 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.684 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.048 | 
     | REGISTER/U277                          | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.342 |   3.995 |   19.391 | 
     | REGISTER/\Reg_File_reg[10][3]          | D v          | SDFFRQX2M  | 0.162 | 0.000 |   3.995 |   19.391 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.396 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.396 | 
     | REGISTER/\Reg_File_reg[10][3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.396 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  3.989
= Slack Time                   15.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.398 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.398 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.208 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.495 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.854 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.133 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.462 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.815 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.047 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.337 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.686 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.038 | 
     | REGISTER/U297                          | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.349 |   3.989 |   19.388 | 
     | REGISTER/\Reg_File_reg[12][7]          | D v          | SDFFRQX2M  | 0.177 | 0.000 |   3.989 |   19.388 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.398 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.398 | 
     | REGISTER/\Reg_File_reg[12][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.398 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][0] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.994
= Slack Time                   15.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.399 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.399 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.208 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.495 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.855 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.134 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.463 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.816 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.047 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.337 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.687 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.051 | 
     | REGISTER/U274                          | A1N v -> Y v | OAI2BB2X1M | 0.151 | 0.342 |   3.994 |   19.393 | 
     | REGISTER/\Reg_File_reg[10][0]          | D v          | SDFFRQX2M  | 0.151 | 0.000 |   3.994 |   19.393 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.399 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.399 | 
     | REGISTER/\Reg_File_reg[10][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.399 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][1] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  3.991
= Slack Time                   15.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.403 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.403 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.213 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.500 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.859 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.138 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.467 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.820 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.051 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.341 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.691 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.055 | 
     | REGISTER/U275                          | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.338 |   3.991 |   19.394 | 
     | REGISTER/\Reg_File_reg[10][1]          | D v          | SDFFRQX2M  | 0.147 | 0.000 |   3.991 |   19.394 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.403 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.403 | 
     | REGISTER/\Reg_File_reg[10][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.403 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  3.988
= Slack Time                   15.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.403 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.403 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.213 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.500 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.860 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.138 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.468 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.820 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.052 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.342 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.691 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.056 | 
     | REGISTER/U279                          | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.336 |   3.988 |   19.391 | 
     | REGISTER/\Reg_File_reg[10][5]          | D v          | SDFFRQX2M  | 0.158 | 0.000 |   3.988 |   19.391 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.403 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.403 | 
     | REGISTER/\Reg_File_reg[10][5] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.403 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][2] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  3.988
= Slack Time                   15.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.406 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.406 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.216 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.503 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.862 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.141 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.470 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.823 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.054 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.344 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.694 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.058 | 
     | REGISTER/U276                          | A1N v -> Y v | OAI2BB2X1M | 0.146 | 0.336 |   3.988 |   19.394 | 
     | REGISTER/\Reg_File_reg[10][2]          | D v          | SDFFRQX2M  | 0.146 | 0.000 |   3.988 |   19.394 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.406 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.406 | 
     | REGISTER/\Reg_File_reg[10][2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.406 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  3.981
= Slack Time                   15.408
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.408 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.408 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.217 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.504 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.864 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.143 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.472 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.824 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.056 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.346 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.695 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.048 | 
     | REGISTER/U296                          | A1N v -> Y v | OAI2BB2X1M | 0.169 | 0.341 |   3.981 |   19.389 | 
     | REGISTER/\Reg_File_reg[12][6]          | D v          | SDFFRQX2M  | 0.169 | 0.000 |   3.981 |   19.389 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.408 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.408 | 
     | REGISTER/\Reg_File_reg[12][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.408 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.984
= Slack Time                   15.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.409 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.409 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.219 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.506 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.866 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.144 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.474 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.826 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.058 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.348 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.697 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.062 | 
     | REGISTER/U280                          | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.332 |   3.984 |   19.393 | 
     | REGISTER/\Reg_File_reg[10][6]          | D v          | SDFFRQX2M  | 0.150 | 0.000 |   3.984 |   19.393 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.409 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.409 | 
     | REGISTER/\Reg_File_reg[10][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.409 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REGISTER/\Reg_File_reg[10][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[10][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.984
= Slack Time                   15.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.410 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.410 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.219 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.506 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.866 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.145 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.474 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.826 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.058 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.348 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.697 | 
     | REGISTER/U158                          | A ^ -> Y v   | NAND2X2M   | 0.431 | 0.365 |   3.652 |   19.062 | 
     | REGISTER/U278                          | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.331 |   3.984 |   19.393 | 
     | REGISTER/\Reg_File_reg[10][4]          | D v          | SDFFRQX2M  | 0.149 | 0.000 |   3.984 |   19.393 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.410 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.410 | 
     | REGISTER/\Reg_File_reg[10][4] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.410 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][6] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  3.978
= Slack Time                   15.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.412 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.412 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.222 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.509 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.869 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.147 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.477 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.829 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.061 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.351 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.700 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.051 | 
     | REGISTER/U312                          | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.339 |   3.978 |   19.390 | 
     | REGISTER/\Reg_File_reg[14][6]          | D v          | SDFFRQX2M  | 0.166 | 0.000 |   3.978 |   19.390 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.412 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.412 | 
     | REGISTER/\Reg_File_reg[14][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.412 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  3.972
= Slack Time                   15.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.419 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.419 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.229 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.515 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.875 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.154 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.483 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.836 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.067 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.357 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.707 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.059 | 
     | REGISTER/U294                          | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.332 |   3.972 |   19.391 | 
     | REGISTER/\Reg_File_reg[12][4]          | D v          | SDFFRQX2M  | 0.159 | 0.000 |   3.972 |   19.391 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.419 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.419 | 
     | REGISTER/\Reg_File_reg[12][4] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.419 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][1] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.973
= Slack Time                   15.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.420 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.420 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.230 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.517 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.876 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.155 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.484 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.837 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.069 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.358 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.708 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.059 | 
     | REGISTER/U307                          | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.334 |   3.973 |   19.393 | 
     | REGISTER/\Reg_File_reg[14][1]          | D v          | SDFFRQX2M  | 0.148 | 0.000 |   3.973 |   19.393 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.420 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.420 | 
     | REGISTER/\Reg_File_reg[14][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.420 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  3.971
= Slack Time                   15.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.420 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.420 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.230 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.517 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.877 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.155 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.485 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.837 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.069 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.359 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.708 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.060 | 
     | REGISTER/U295                          | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.331 |   3.971 |   19.391 | 
     | REGISTER/\Reg_File_reg[12][5]          | D v          | SDFFRQX2M  | 0.159 | 0.000 |   3.971 |   19.391 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.420 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.420 | 
     | REGISTER/\Reg_File_reg[12][5] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.420 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][7] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  3.972
= Slack Time                   15.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.421 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.421 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.230 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.517 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.877 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.156 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.485 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.837 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.069 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.359 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.708 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.060 | 
     | REGISTER/U313                          | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.333 |   3.972 |   19.392 | 
     | REGISTER/\Reg_File_reg[14][7]          | D v          | SDFFRQX2M  | 0.155 | 0.000 |   3.972 |   19.392 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.420 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.420 | 
     | REGISTER/\Reg_File_reg[14][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.420 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][4] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][4] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  3.968
= Slack Time                   15.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.424 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.424 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.234 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.520 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.880 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.159 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.488 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.841 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.072 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.362 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.712 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.063 | 
     | REGISTER/U310                          | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.329 |   3.968 |   19.392 | 
     | REGISTER/\Reg_File_reg[14][4]          | D v          | SDFFRQX2M  | 0.155 | 0.000 |   3.968 |   19.392 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.424 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.424 | 
     | REGISTER/\Reg_File_reg[14][4] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.424 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][2] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  3.969
= Slack Time                   15.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.425 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.425 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.235 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.522 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.881 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.160 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.489 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.842 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.073 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.363 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.713 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.065 | 
     | REGISTER/U292                          | A1N v -> Y v | OAI2BB2X1M | 0.146 | 0.329 |   3.969 |   19.394 | 
     | REGISTER/\Reg_File_reg[12][2]          | D v          | SDFFRQX2M  | 0.146 | 0.000 |   3.969 |   19.394 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.425 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.425 | 
     | REGISTER/\Reg_File_reg[12][2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.425 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][5] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  3.966
= Slack Time                   15.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.426 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.426 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.236 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.522 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.882 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.161 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.490 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.843 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.074 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.364 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.714 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.065 | 
     | REGISTER/U311                          | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.327 |   3.966 |   19.392 | 
     | REGISTER/\Reg_File_reg[14][5]          | D v          | SDFFRQX2M  | 0.155 | 0.000 |   3.966 |   19.392 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.426 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.426 | 
     | REGISTER/\Reg_File_reg[14][5] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.426 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.967
= Slack Time                   15.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.427 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.427 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.236 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.523 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.883 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.162 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.491 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.843 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.075 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.365 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.714 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.066 | 
     | REGISTER/U309                          | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.327 |   3.967 |   19.393 | 
     | REGISTER/\Reg_File_reg[14][3]          | D v          | SDFFRQX2M  | 0.150 | 0.000 |   3.967 |   19.393 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.426 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.426 | 
     | REGISTER/\Reg_File_reg[14][3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.426 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][3] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][3] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.394
- Arrival Time                  3.965
= Slack Time                   15.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.429 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.429 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.239 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.526 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.885 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.164 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.493 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.846 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.078 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.367 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.717 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.069 | 
     | REGISTER/U293                          | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.325 |   3.965 |   19.394 | 
     | REGISTER/\Reg_File_reg[12][3]          | D v          | SDFFRQX2M  | 0.147 | 0.000 |   3.965 |   19.394 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.429 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.429 | 
     | REGISTER/\Reg_File_reg[12][3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.429 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][1] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][1] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.396
- Arrival Time                  3.965
= Slack Time                   15.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.431 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.431 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.241 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.528 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.887 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.166 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.495 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.848 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.079 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.369 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.719 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.071 | 
     | REGISTER/U291                          | A1N v -> Y v | OAI2BB2X1M | 0.137 | 0.325 |   3.965 |   19.396 | 
     | REGISTER/\Reg_File_reg[12][1]          | D v          | SDFFRQX2M  | 0.137 | 0.000 |   3.965 |   19.396 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.431 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.431 | 
     | REGISTER/\Reg_File_reg[12][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.431 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][2] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][2] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.395
- Arrival Time                  3.962
= Slack Time                   15.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.433 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.433 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.243 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.530 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.889 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.168 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.497 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.850 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.082 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.371 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.721 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.072 | 
     | REGISTER/U308                          | A1N v -> Y v | OAI2BB2X1M | 0.139 | 0.323 |   3.962 |   19.395 | 
     | REGISTER/\Reg_File_reg[14][2]          | D v          | SDFFRQX2M  | 0.139 | 0.000 |   3.962 |   19.395 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.433 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.433 | 
     | REGISTER/\Reg_File_reg[14][2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.433 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin REGISTER/\Reg_File_reg[14][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[14][0] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  3.962
= Slack Time                   15.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.436 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.436 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.245 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.532 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.892 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.170 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.500 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.852 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.084 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.374 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.723 | 
     | REGISTER/U168                          | A ^ -> Y v   | NAND2X2M   | 0.407 | 0.351 |   3.639 |   19.075 | 
     | REGISTER/U306                          | A1N v -> Y v | OAI2BB2X1M | 0.131 | 0.322 |   3.962 |   19.397 | 
     | REGISTER/\Reg_File_reg[14][0]          | D v          | SDFFRQX2M  | 0.131 | 0.000 |   3.962 |   19.397 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.435 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.435 | 
     | REGISTER/\Reg_File_reg[14][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.435 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin REGISTER/\Reg_File_reg[12][0] /CK 
Endpoint:   REGISTER/\Reg_File_reg[12][0] /D          (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  3.960
= Slack Time                   15.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.437 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.437 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.246 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.533 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.893 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.172 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.501 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.853 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.085 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.375 | 
     | REGISTER/U154                          | B v -> Y ^   | NOR2BX2M   | 0.428 | 0.349 |   3.288 |   18.724 | 
     | REGISTER/U166                          | A ^ -> Y v   | NAND2X2M   | 0.409 | 0.352 |   3.640 |   19.077 | 
     | REGISTER/U290                          | A1N v -> Y v | OAI2BB2X1M | 0.131 | 0.320 |   3.960 |   19.397 | 
     | REGISTER/\Reg_File_reg[12][0]          | D v          | SDFFRQX2M  | 0.131 | 0.000 |   3.960 |   19.397 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.437 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.437 | 
     | REGISTER/\Reg_File_reg[12][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.437 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REGISTER/\Reg_File_reg[6][6] /CK 
Endpoint:   REGISTER/\Reg_File_reg[6][6] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.386
- Arrival Time                  3.944
= Slack Time                   15.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.442 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.442 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.252 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.539 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.899 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.177 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.507 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.859 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.091 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.381 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.418 | 0.340 |   3.278 |   18.721 | 
     | REGISTER/U164                          | B ^ -> Y v   | NAND2X2M   | 0.382 | 0.322 |   3.601 |   19.043 | 
     | REGISTER/U235                          | A1N v -> Y v | OAI2BB2X1M | 0.183 | 0.343 |   3.944 |   19.386 | 
     | REGISTER/\Reg_File_reg[6][6]           | D v          | SDFFRQX2M  | 0.183 | 0.000 |   3.944 |   19.386 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.442 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.442 | 
     | REGISTER/\Reg_File_reg[6][6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REGISTER/\Reg_File_reg[0][7] /CK 
Endpoint:   REGISTER/\Reg_File_reg[0][7] /D           (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U_system_control/\current_state_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.385
- Arrival Time                  3.931
= Slack Time                   15.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.100 |       |   0.000 |   15.454 | 
     | U0_mux2X1/U1                           | A ^ -> Y ^   | MX2X6M     | 0.100 | 0.000 |   0.000 |   15.454 | 
     | U_system_control/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX4M  | 0.829 | 0.810 |   0.810 |   16.264 | 
     | U_system_control/U99                   | A ^ -> Y v   | INVX2M     | 0.286 | 0.287 |   1.097 |   16.551 | 
     | U_system_control/U31                   | B v -> Y ^   | NOR2X2M    | 0.491 | 0.360 |   1.456 |   16.910 | 
     | U_system_control/U98                   | S0 ^ -> Y v  | MX2X2M     | 0.083 | 0.279 |   1.735 |   17.189 | 
     | U_system_control/U100                  | A v -> Y v   | MX3X1M     | 0.156 | 0.329 |   2.064 |   17.518 | 
     | U5                                     | A v -> Y v   | BUFX2M     | 0.343 | 0.352 |   2.417 |   17.871 | 
     | REGISTER/U373                          | A v -> Y ^   | INVX2M     | 0.235 | 0.232 |   2.648 |   18.103 | 
     | REGISTER/U148                          | A ^ -> Y v   | INVX4M     | 0.394 | 0.290 |   2.938 |   18.392 | 
     | REGISTER/U153                          | B v -> Y ^   | NOR2BX2M   | 0.418 | 0.340 |   3.278 |   18.732 | 
     | REGISTER/U170                          | B ^ -> Y v   | NAND2X2M   | 0.380 | 0.317 |   3.595 |   19.050 | 
     | REGISTER/U204                          | A1N v -> Y v | OAI2BB2X1M | 0.187 | 0.336 |   3.931 |   19.385 | 
     | REGISTER/\Reg_File_reg[0][7]           | D v          | SDFFRQX2M  | 0.187 | 0.000 |   3.931 |   19.385 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.100 |       |   0.000 |  -15.454 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.100 | 0.000 |   0.000 |  -15.454 | 
     | REGISTER/\Reg_File_reg[0][7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |  -15.454 | 
     +--------------------------------------------------------------------------------------------+ 

