<stg><name>nnlayer_Pipeline_VITIS_LOOP_45_1</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %overflow_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %numOfOutputNeurons_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numOfOutputNeurons

]]></Node>
<StgValue><ssdm name="numOfOutputNeurons_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %overflow_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i:0 %i_2 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i:2 %icmp_ln45 = icmp_eq  i8 %i_2, i8 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i:4 %i_3 = add i8 %i_2, i8 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i:5 %br_ln45 = br i1 %icmp_ln45, void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv, void %._crit_edge873.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:2 %zext_ln46 = zext i8 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:3 %output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="7">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:4 %lhs = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:15 %store_ln45 = store i8 %i_3, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="7">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:4 %lhs = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge873.loopexit.exitStub:0 %overflow_4_load = load i8 %overflow_4

]]></Node>
<StgValue><ssdm name="overflow_4_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge873.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %overflow_4_out, i8 %overflow_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
._crit_edge873.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:0 %overflow_4_load_1 = load i8 %overflow_4

]]></Node>
<StgValue><ssdm name="overflow_4_load_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:1 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:5 %icmp_ln1547 = icmp_sgt  i16 %lhs, i16 2816

]]></Node>
<StgValue><ssdm name="icmp_ln1547"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="16">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:6 %zext_ln1246 = zext i16 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln1246"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:7 %ret_V = add i17 %zext_ln1246, i17 128256

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:8 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="16">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:9 %sext_ln1547 = sext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln1547"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:10 %icmp_ln1547_1 = icmp_sgt  i17 %ret_V, i17 %sext_ln1547

]]></Node>
<StgValue><ssdm name="icmp_ln1547_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:11 %overflow = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %ret_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:12 %and_ln1547 = and i1 %icmp_ln1547, i1 %icmp_ln1547_1

]]></Node>
<StgValue><ssdm name="and_ln1547"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:13 %overflow_1 = select i1 %and_ln1547, i8 %overflow, i8 %overflow_4_load_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:14 %overflow_2 = select i1 %icmp_ln1547, i8 %overflow_1, i8 %overflow_4_load_1

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:16 %store_ln1547 = store i8 %overflow_2, i8 %overflow_4

]]></Node>
<StgValue><ssdm name="store_ln1547"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv:17 %br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="numOfOutputNeurons" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numOfOutputNeurons"/></StgValue>
</port>
<port id="52" name="overflow_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="overflow_4_out"/></StgValue>
</port>
<port id="53" name="output_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="overflow_4" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_54" to="i" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i8" to="numOfOutputNeurons_read" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="numOfOutputNeurons" to="numOfOutputNeurons_read" fromId="51" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_60" to="store_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="i" to="store_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_60" to="store_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="64" from="overflow_4" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="65" from="i" to="i_2" fromId="7" toId="12">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specpipeline_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="75" from="p_str" to="specpipeline_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="76" from="i_2" to="icmp_ln45" fromId="12" toId="14">
</dataflow>
<dataflow id="77" from="numOfOutputNeurons_read" to="icmp_ln45" fromId="8" toId="14">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="empty" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_80" to="empty" fromId="80" toId="15">
</dataflow>
<dataflow id="85" from="i_2" to="i_3" fromId="12" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="i_3" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="icmp_ln45" to="br_ln45" fromId="14" toId="17">
</dataflow>
<dataflow id="89" from="i_2" to="zext_ln46" fromId="12" toId="18">
</dataflow>
<dataflow id="90" from="output_V" to="output_V_addr" fromId="53" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_80" to="output_V_addr" fromId="80" toId="19">
</dataflow>
<dataflow id="92" from="zext_ln46" to="output_V_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="93" from="output_V_addr" to="lhs" fromId="19" toId="20">
</dataflow>
<dataflow id="94" from="i_3" to="store_ln45" fromId="16" toId="21">
</dataflow>
<dataflow id="95" from="i" to="store_ln45" fromId="7" toId="21">
</dataflow>
<dataflow id="96" from="output_V_addr" to="lhs" fromId="19" toId="22">
</dataflow>
<dataflow id="97" from="overflow_4" to="overflow_4_load_1" fromId="6" toId="23">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="98" toId="24">
</dataflow>
<dataflow id="101" from="empty_17" to="specloopname_ln43" fromId="100" toId="24">
</dataflow>
<dataflow id="102" from="lhs" to="icmp_ln1547" fromId="22" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln1547" fromId="103" toId="25">
</dataflow>
<dataflow id="105" from="lhs" to="zext_ln1246" fromId="22" toId="26">
</dataflow>
<dataflow id="106" from="zext_ln1246" to="ret_V" fromId="26" toId="27">
</dataflow>
<dataflow id="108" from="StgValue_107" to="ret_V" fromId="107" toId="27">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="shl_ln" fromId="109" toId="28">
</dataflow>
<dataflow id="111" from="overflow_4_load_1" to="shl_ln" fromId="23" toId="28">
</dataflow>
<dataflow id="112" from="StgValue_60" to="shl_ln" fromId="60" toId="28">
</dataflow>
<dataflow id="113" from="shl_ln" to="sext_ln1547" fromId="28" toId="29">
</dataflow>
<dataflow id="114" from="ret_V" to="icmp_ln1547_1" fromId="27" toId="30">
</dataflow>
<dataflow id="115" from="sext_ln1547" to="icmp_ln1547_1" fromId="29" toId="30">
</dataflow>
<dataflow id="117" from="_ssdm_op_PartSelect.i8.i17.i32.i32" to="overflow" fromId="116" toId="31">
</dataflow>
<dataflow id="118" from="ret_V" to="overflow" fromId="27" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_119" to="overflow" fromId="119" toId="31">
</dataflow>
<dataflow id="122" from="StgValue_121" to="overflow" fromId="121" toId="31">
</dataflow>
<dataflow id="123" from="icmp_ln1547" to="and_ln1547" fromId="25" toId="32">
</dataflow>
<dataflow id="124" from="icmp_ln1547_1" to="and_ln1547" fromId="30" toId="32">
</dataflow>
<dataflow id="125" from="and_ln1547" to="overflow_1" fromId="32" toId="33">
</dataflow>
<dataflow id="126" from="overflow" to="overflow_1" fromId="31" toId="33">
</dataflow>
<dataflow id="127" from="overflow_4_load_1" to="overflow_1" fromId="23" toId="33">
</dataflow>
<dataflow id="128" from="icmp_ln1547" to="overflow_2" fromId="25" toId="34">
</dataflow>
<dataflow id="129" from="overflow_1" to="overflow_2" fromId="33" toId="34">
</dataflow>
<dataflow id="130" from="overflow_4_load_1" to="overflow_2" fromId="23" toId="34">
</dataflow>
<dataflow id="131" from="overflow_2" to="store_ln1547" fromId="34" toId="35">
</dataflow>
<dataflow id="132" from="overflow_4" to="store_ln1547" fromId="6" toId="35">
</dataflow>
<dataflow id="133" from="overflow_4" to="overflow_4_load" fromId="6" toId="37">
</dataflow>
<dataflow id="135" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="134" toId="38">
</dataflow>
<dataflow id="136" from="overflow_4_out" to="write_ln0" fromId="52" toId="38">
</dataflow>
<dataflow id="137" from="overflow_4_load" to="write_ln0" fromId="37" toId="38">
</dataflow>
<dataflow id="138" from="icmp_ln45" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="139" from="icmp_ln45" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
