/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* BLU */
.set BLU__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set BLU__0__MASK, 0x20
.set BLU__0__PC, CYREG_PRT3_PC5
.set BLU__0__PORT, 3
.set BLU__0__SHIFT, 5
.set BLU__AG, CYREG_PRT3_AG
.set BLU__AMUX, CYREG_PRT3_AMUX
.set BLU__BIE, CYREG_PRT3_BIE
.set BLU__BIT_MASK, CYREG_PRT3_BIT_MASK
.set BLU__BYP, CYREG_PRT3_BYP
.set BLU__CTL, CYREG_PRT3_CTL
.set BLU__DM0, CYREG_PRT3_DM0
.set BLU__DM1, CYREG_PRT3_DM1
.set BLU__DM2, CYREG_PRT3_DM2
.set BLU__DR, CYREG_PRT3_DR
.set BLU__INP_DIS, CYREG_PRT3_INP_DIS
.set BLU__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set BLU__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set BLU__LCD_EN, CYREG_PRT3_LCD_EN
.set BLU__MASK, 0x20
.set BLU__PORT, 3
.set BLU__PRT, CYREG_PRT3_PRT
.set BLU__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set BLU__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set BLU__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set BLU__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set BLU__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set BLU__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set BLU__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set BLU__PS, CYREG_PRT3_PS
.set BLU__SHIFT, 5
.set BLU__SLW, CYREG_PRT3_SLW

/* RED */
.set RED__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set RED__0__MASK, 0x80
.set RED__0__PC, CYREG_PRT3_PC7
.set RED__0__PORT, 3
.set RED__0__SHIFT, 7
.set RED__AG, CYREG_PRT3_AG
.set RED__AMUX, CYREG_PRT3_AMUX
.set RED__BIE, CYREG_PRT3_BIE
.set RED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RED__BYP, CYREG_PRT3_BYP
.set RED__CTL, CYREG_PRT3_CTL
.set RED__DM0, CYREG_PRT3_DM0
.set RED__DM1, CYREG_PRT3_DM1
.set RED__DM2, CYREG_PRT3_DM2
.set RED__DR, CYREG_PRT3_DR
.set RED__INP_DIS, CYREG_PRT3_INP_DIS
.set RED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RED__LCD_EN, CYREG_PRT3_LCD_EN
.set RED__MASK, 0x80
.set RED__PORT, 3
.set RED__PRT, CYREG_PRT3_PRT
.set RED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RED__PS, CYREG_PRT3_PS
.set RED__SHIFT, 7
.set RED__SLW, CYREG_PRT3_SLW

/* CS_1 */
.set CS_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set CS_1__0__MASK, 0x80
.set CS_1__0__PC, CYREG_PRT1_PC7
.set CS_1__0__PORT, 1
.set CS_1__0__SHIFT, 7
.set CS_1__AG, CYREG_PRT1_AG
.set CS_1__AMUX, CYREG_PRT1_AMUX
.set CS_1__BIE, CYREG_PRT1_BIE
.set CS_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CS_1__BYP, CYREG_PRT1_BYP
.set CS_1__CTL, CYREG_PRT1_CTL
.set CS_1__DM0, CYREG_PRT1_DM0
.set CS_1__DM1, CYREG_PRT1_DM1
.set CS_1__DM2, CYREG_PRT1_DM2
.set CS_1__DR, CYREG_PRT1_DR
.set CS_1__INP_DIS, CYREG_PRT1_INP_DIS
.set CS_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CS_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CS_1__LCD_EN, CYREG_PRT1_LCD_EN
.set CS_1__MASK, 0x80
.set CS_1__PORT, 1
.set CS_1__PRT, CYREG_PRT1_PRT
.set CS_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CS_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CS_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CS_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CS_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CS_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CS_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CS_1__PS, CYREG_PRT1_PS
.set CS_1__SHIFT, 7
.set CS_1__SLW, CYREG_PRT1_SLW

/* CS_2 */
.set CS_2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set CS_2__0__MASK, 0x10
.set CS_2__0__PC, CYREG_PRT2_PC4
.set CS_2__0__PORT, 2
.set CS_2__0__SHIFT, 4
.set CS_2__AG, CYREG_PRT2_AG
.set CS_2__AMUX, CYREG_PRT2_AMUX
.set CS_2__BIE, CYREG_PRT2_BIE
.set CS_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CS_2__BYP, CYREG_PRT2_BYP
.set CS_2__CTL, CYREG_PRT2_CTL
.set CS_2__DM0, CYREG_PRT2_DM0
.set CS_2__DM1, CYREG_PRT2_DM1
.set CS_2__DM2, CYREG_PRT2_DM2
.set CS_2__DR, CYREG_PRT2_DR
.set CS_2__INP_DIS, CYREG_PRT2_INP_DIS
.set CS_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CS_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CS_2__LCD_EN, CYREG_PRT2_LCD_EN
.set CS_2__MASK, 0x10
.set CS_2__PORT, 2
.set CS_2__PRT, CYREG_PRT2_PRT
.set CS_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CS_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CS_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CS_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CS_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CS_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CS_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CS_2__PS, CYREG_PRT2_PS
.set CS_2__SHIFT, 4
.set CS_2__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* GREEN */
.set GREEN__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set GREEN__0__MASK, 0x40
.set GREEN__0__PC, CYREG_PRT3_PC6
.set GREEN__0__PORT, 3
.set GREEN__0__SHIFT, 6
.set GREEN__AG, CYREG_PRT3_AG
.set GREEN__AMUX, CYREG_PRT3_AMUX
.set GREEN__BIE, CYREG_PRT3_BIE
.set GREEN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set GREEN__BYP, CYREG_PRT3_BYP
.set GREEN__CTL, CYREG_PRT3_CTL
.set GREEN__DM0, CYREG_PRT3_DM0
.set GREEN__DM1, CYREG_PRT3_DM1
.set GREEN__DM2, CYREG_PRT3_DM2
.set GREEN__DR, CYREG_PRT3_DR
.set GREEN__INP_DIS, CYREG_PRT3_INP_DIS
.set GREEN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set GREEN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set GREEN__LCD_EN, CYREG_PRT3_LCD_EN
.set GREEN__MASK, 0x40
.set GREEN__PORT, 3
.set GREEN__PRT, CYREG_PRT3_PRT
.set GREEN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set GREEN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set GREEN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set GREEN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set GREEN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set GREEN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set GREEN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set GREEN__PS, CYREG_PRT3_PS
.set GREEN__SHIFT, 6
.set GREEN__SLW, CYREG_PRT3_SLW

/* PWM_B */
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_B_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM_B_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_B_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PWM_B_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_B_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_B_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_B_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_B_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_B_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PWM_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_B_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_B_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_B_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_B_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_B_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MISO_1__0__MASK, 0x40
.set MISO_1__0__PC, CYREG_PRT1_PC6
.set MISO_1__0__PORT, 1
.set MISO_1__0__SHIFT, 6
.set MISO_1__AG, CYREG_PRT1_AG
.set MISO_1__AMUX, CYREG_PRT1_AMUX
.set MISO_1__BIE, CYREG_PRT1_BIE
.set MISO_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO_1__BYP, CYREG_PRT1_BYP
.set MISO_1__CTL, CYREG_PRT1_CTL
.set MISO_1__DM0, CYREG_PRT1_DM0
.set MISO_1__DM1, CYREG_PRT1_DM1
.set MISO_1__DM2, CYREG_PRT1_DM2
.set MISO_1__DR, CYREG_PRT1_DR
.set MISO_1__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO_1__MASK, 0x40
.set MISO_1__PORT, 1
.set MISO_1__PRT, CYREG_PRT1_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO_1__PS, CYREG_PRT1_PS
.set MISO_1__SHIFT, 6
.set MISO_1__SLW, CYREG_PRT1_SLW

/* MISO_2 */
.set MISO_2__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set MISO_2__0__MASK, 0x01
.set MISO_2__0__PC, CYREG_PRT2_PC0
.set MISO_2__0__PORT, 2
.set MISO_2__0__SHIFT, 0
.set MISO_2__AG, CYREG_PRT2_AG
.set MISO_2__AMUX, CYREG_PRT2_AMUX
.set MISO_2__BIE, CYREG_PRT2_BIE
.set MISO_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO_2__BYP, CYREG_PRT2_BYP
.set MISO_2__CTL, CYREG_PRT2_CTL
.set MISO_2__DM0, CYREG_PRT2_DM0
.set MISO_2__DM1, CYREG_PRT2_DM1
.set MISO_2__DM2, CYREG_PRT2_DM2
.set MISO_2__DR, CYREG_PRT2_DR
.set MISO_2__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO_2__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO_2__MASK, 0x01
.set MISO_2__PORT, 2
.set MISO_2__PRT, CYREG_PRT2_PRT
.set MISO_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO_2__PS, CYREG_PRT2_PS
.set MISO_2__SHIFT, 0
.set MISO_2__SLW, CYREG_PRT2_SLW

/* MOSI_1 */
.set MOSI_1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set MOSI_1__0__MASK, 0x08
.set MOSI_1__0__PC, CYREG_PRT12_PC3
.set MOSI_1__0__PORT, 12
.set MOSI_1__0__SHIFT, 3
.set MOSI_1__AG, CYREG_PRT12_AG
.set MOSI_1__BIE, CYREG_PRT12_BIE
.set MOSI_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI_1__BYP, CYREG_PRT12_BYP
.set MOSI_1__DM0, CYREG_PRT12_DM0
.set MOSI_1__DM1, CYREG_PRT12_DM1
.set MOSI_1__DM2, CYREG_PRT12_DM2
.set MOSI_1__DR, CYREG_PRT12_DR
.set MOSI_1__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI_1__MASK, 0x08
.set MOSI_1__PORT, 12
.set MOSI_1__PRT, CYREG_PRT12_PRT
.set MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI_1__PS, CYREG_PRT12_PS
.set MOSI_1__SHIFT, 3
.set MOSI_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI_1__SLW, CYREG_PRT12_SLW

/* MOSI_2 */
.set MOSI_2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set MOSI_2__0__MASK, 0x40
.set MOSI_2__0__PC, CYREG_PRT0_PC6
.set MOSI_2__0__PORT, 0
.set MOSI_2__0__SHIFT, 6
.set MOSI_2__AG, CYREG_PRT0_AG
.set MOSI_2__AMUX, CYREG_PRT0_AMUX
.set MOSI_2__BIE, CYREG_PRT0_BIE
.set MOSI_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MOSI_2__BYP, CYREG_PRT0_BYP
.set MOSI_2__CTL, CYREG_PRT0_CTL
.set MOSI_2__DM0, CYREG_PRT0_DM0
.set MOSI_2__DM1, CYREG_PRT0_DM1
.set MOSI_2__DM2, CYREG_PRT0_DM2
.set MOSI_2__DR, CYREG_PRT0_DR
.set MOSI_2__INP_DIS, CYREG_PRT0_INP_DIS
.set MOSI_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MOSI_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MOSI_2__LCD_EN, CYREG_PRT0_LCD_EN
.set MOSI_2__MASK, 0x40
.set MOSI_2__PORT, 0
.set MOSI_2__PRT, CYREG_PRT0_PRT
.set MOSI_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MOSI_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MOSI_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MOSI_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MOSI_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MOSI_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MOSI_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MOSI_2__PS, CYREG_PRT0_PS
.set MOSI_2__SHIFT, 6
.set MOSI_2__SLW, CYREG_PRT0_SLW

/* PWM_RG */
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_RG_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_RG_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_RG_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_RG_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_RG_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_RG_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_RG_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_RG_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWM_RG_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_RG_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_RG_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_RG_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_RG_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_RG_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWM_RG_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_RG_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_RG_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_RG_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_RG_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* SCKL_2 */
.set SCKL_2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set SCKL_2__0__MASK, 0x20
.set SCKL_2__0__PC, CYREG_PRT0_PC5
.set SCKL_2__0__PORT, 0
.set SCKL_2__0__SHIFT, 5
.set SCKL_2__AG, CYREG_PRT0_AG
.set SCKL_2__AMUX, CYREG_PRT0_AMUX
.set SCKL_2__BIE, CYREG_PRT0_BIE
.set SCKL_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SCKL_2__BYP, CYREG_PRT0_BYP
.set SCKL_2__CTL, CYREG_PRT0_CTL
.set SCKL_2__DM0, CYREG_PRT0_DM0
.set SCKL_2__DM1, CYREG_PRT0_DM1
.set SCKL_2__DM2, CYREG_PRT0_DM2
.set SCKL_2__DR, CYREG_PRT0_DR
.set SCKL_2__INP_DIS, CYREG_PRT0_INP_DIS
.set SCKL_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SCKL_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SCKL_2__LCD_EN, CYREG_PRT0_LCD_EN
.set SCKL_2__MASK, 0x20
.set SCKL_2__PORT, 0
.set SCKL_2__PRT, CYREG_PRT0_PRT
.set SCKL_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SCKL_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SCKL_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SCKL_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SCKL_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SCKL_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SCKL_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SCKL_2__PS, CYREG_PRT0_PS
.set SCKL_2__SHIFT, 5
.set SCKL_2__SLW, CYREG_PRT0_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set SCLK_1__0__MASK, 0x04
.set SCLK_1__0__PC, CYREG_PRT12_PC2
.set SCLK_1__0__PORT, 12
.set SCLK_1__0__SHIFT, 2
.set SCLK_1__AG, CYREG_PRT12_AG
.set SCLK_1__BIE, CYREG_PRT12_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT12_BYP
.set SCLK_1__DM0, CYREG_PRT12_DM0
.set SCLK_1__DM1, CYREG_PRT12_DM1
.set SCLK_1__DM2, CYREG_PRT12_DM2
.set SCLK_1__DR, CYREG_PRT12_DR
.set SCLK_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK_1__MASK, 0x04
.set SCLK_1__PORT, 12
.set SCLK_1__PRT, CYREG_PRT12_PRT
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT12_PS
.set SCLK_1__SHIFT, 2
.set SCLK_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK_1__SLW, CYREG_PRT12_SLW

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB08_ST
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB08_A0
.set SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB08_A1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB08_D0
.set SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB08_D1
.set SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB08_F0
.set SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB08_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x00
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x01
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x01
.set SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_1_RxInternalInterrupt__INTC_MASK, 0x01
.set SPIM_1_RxInternalInterrupt__INTC_NUMBER, 0
.set SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_1_TxInternalInterrupt__INTC_MASK, 0x02
.set SPIM_1_TxInternalInterrupt__INTC_NUMBER, 1
.set SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_2 */
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_2_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPIM_2_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_RxStsReg__4__POS, 4
.set SPIM_2_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_2_BSPIM_RxStsReg__5__POS, 5
.set SPIM_2_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_2_BSPIM_RxStsReg__6__POS, 6
.set SPIM_2_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_2_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB02_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB02_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB02_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB02_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB02_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB02_F1
.set SPIM_2_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_2_BSPIM_TxStsReg__0__POS, 0
.set SPIM_2_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_2_BSPIM_TxStsReg__1__POS, 1
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SPIM_2_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_2_BSPIM_TxStsReg__2__POS, 2
.set SPIM_2_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_2_BSPIM_TxStsReg__3__POS, 3
.set SPIM_2_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_TxStsReg__4__POS, 4
.set SPIM_2_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_2_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB01_MSK
.set SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_2_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB01_ST
.set SPIM_2_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIM_2_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIM_2_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIM_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_2_IntClock__INDEX, 0x01
.set SPIM_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_2_IntClock__PM_ACT_MSK, 0x02
.set SPIM_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_2_IntClock__PM_STBY_MSK, 0x02
.set SPIM_2_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_2_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_2_RxInternalInterrupt__INTC_MASK, 0x04
.set SPIM_2_RxInternalInterrupt__INTC_NUMBER, 2
.set SPIM_2_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_2_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPIM_2_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_2_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set SPIM_2_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_2_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_2_TxInternalInterrupt__INTC_MASK, 0x08
.set SPIM_2_TxInternalInterrupt__INTC_NUMBER, 3
.set SPIM_2_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_2_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set SPIM_2_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_2_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* Pin_ISR */
.set Pin_ISR__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Pin_ISR__0__MASK, 0x10
.set Pin_ISR__0__PC, CYREG_PRT12_PC4
.set Pin_ISR__0__PORT, 12
.set Pin_ISR__0__SHIFT, 4
.set Pin_ISR__AG, CYREG_PRT12_AG
.set Pin_ISR__BIE, CYREG_PRT12_BIE
.set Pin_ISR__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_ISR__BYP, CYREG_PRT12_BYP
.set Pin_ISR__DM0, CYREG_PRT12_DM0
.set Pin_ISR__DM1, CYREG_PRT12_DM1
.set Pin_ISR__DM2, CYREG_PRT12_DM2
.set Pin_ISR__DR, CYREG_PRT12_DR
.set Pin_ISR__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_ISR__INTSTAT, CYREG_PICU12_INTSTAT
.set Pin_ISR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_ISR__MASK, 0x10
.set Pin_ISR__PORT, 12
.set Pin_ISR__PRT, CYREG_PRT12_PRT
.set Pin_ISR__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_ISR__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_ISR__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_ISR__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_ISR__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_ISR__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_ISR__PS, CYREG_PRT12_PS
.set Pin_ISR__SHIFT, 4
.set Pin_ISR__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_ISR__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_ISR__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_ISR__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_ISR__SLW, CYREG_PRT12_SLW
.set Pin_ISR__SNAP, CYREG_PICU12_SNAP

/* isr_ACC */
.set isr_ACC__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ACC__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ACC__INTC_MASK, 0x800
.set isr_ACC__INTC_NUMBER, 11
.set isr_ACC__INTC_PRIOR_NUM, 7
.set isr_ACC__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set isr_ACC__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ACC__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_Clock */
.set PWM_Clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set PWM_Clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set PWM_Clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set PWM_Clock__CFG2_SRC_SEL_MASK, 0x07
.set PWM_Clock__INDEX, 0x03
.set PWM_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_Clock__PM_ACT_MSK, 0x08
.set PWM_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_Clock__PM_STBY_MSK, 0x08

/* SWITCH_IN */
.set SWITCH_IN__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SWITCH_IN__0__MASK, 0x04
.set SWITCH_IN__0__PC, CYREG_PRT2_PC2
.set SWITCH_IN__0__PORT, 2
.set SWITCH_IN__0__SHIFT, 2
.set SWITCH_IN__AG, CYREG_PRT2_AG
.set SWITCH_IN__AMUX, CYREG_PRT2_AMUX
.set SWITCH_IN__BIE, CYREG_PRT2_BIE
.set SWITCH_IN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SWITCH_IN__BYP, CYREG_PRT2_BYP
.set SWITCH_IN__CTL, CYREG_PRT2_CTL
.set SWITCH_IN__DM0, CYREG_PRT2_DM0
.set SWITCH_IN__DM1, CYREG_PRT2_DM1
.set SWITCH_IN__DM2, CYREG_PRT2_DM2
.set SWITCH_IN__DR, CYREG_PRT2_DR
.set SWITCH_IN__INP_DIS, CYREG_PRT2_INP_DIS
.set SWITCH_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SWITCH_IN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SWITCH_IN__LCD_EN, CYREG_PRT2_LCD_EN
.set SWITCH_IN__MASK, 0x04
.set SWITCH_IN__PORT, 2
.set SWITCH_IN__PRT, CYREG_PRT2_PRT
.set SWITCH_IN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SWITCH_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SWITCH_IN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SWITCH_IN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SWITCH_IN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SWITCH_IN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SWITCH_IN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SWITCH_IN__PS, CYREG_PRT2_PS
.set SWITCH_IN__SHIFT, 2
.set SWITCH_IN__SLW, CYREG_PRT2_SLW

/* isr_TIMER */
.set isr_TIMER__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_TIMER__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_TIMER__INTC_MASK, 0x20000
.set isr_TIMER__INTC_NUMBER, 17
.set isr_TIMER__INTC_PRIOR_NUM, 7
.set isr_TIMER__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_TIMER__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_TIMER__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x04
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x10
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x10
.set timer_clock_1__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set timer_clock_1__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set timer_clock_1__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set timer_clock_1__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_1__INDEX, 0x07
.set timer_clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_1__PM_ACT_MSK, 0x80
.set timer_clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_1__PM_STBY_MSK, 0x80
.set timer_clock_2__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set timer_clock_2__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set timer_clock_2__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set timer_clock_2__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_2__INDEX, 0x06
.set timer_clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_2__PM_ACT_MSK, 0x40
.set timer_clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_2__PM_STBY_MSK, 0x40

/* Pin_Led_Blue */
.set Pin_Led_Blue__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_Led_Blue__0__MASK, 0x02
.set Pin_Led_Blue__0__PC, CYREG_PRT2_PC1
.set Pin_Led_Blue__0__PORT, 2
.set Pin_Led_Blue__0__SHIFT, 1
.set Pin_Led_Blue__AG, CYREG_PRT2_AG
.set Pin_Led_Blue__AMUX, CYREG_PRT2_AMUX
.set Pin_Led_Blue__BIE, CYREG_PRT2_BIE
.set Pin_Led_Blue__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Led_Blue__BYP, CYREG_PRT2_BYP
.set Pin_Led_Blue__CTL, CYREG_PRT2_CTL
.set Pin_Led_Blue__DM0, CYREG_PRT2_DM0
.set Pin_Led_Blue__DM1, CYREG_PRT2_DM1
.set Pin_Led_Blue__DM2, CYREG_PRT2_DM2
.set Pin_Led_Blue__DR, CYREG_PRT2_DR
.set Pin_Led_Blue__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Led_Blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Led_Blue__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Led_Blue__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Led_Blue__MASK, 0x02
.set Pin_Led_Blue__PORT, 2
.set Pin_Led_Blue__PRT, CYREG_PRT2_PRT
.set Pin_Led_Blue__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Led_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Led_Blue__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Led_Blue__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Led_Blue__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Led_Blue__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Led_Blue__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Led_Blue__PS, CYREG_PRT2_PS
.set Pin_Led_Blue__SHIFT, 1
.set Pin_Led_Blue__SLW, CYREG_PRT2_SLW

/* TIMER_button */
.set TIMER_button_TimerHW__CAP0, CYREG_TMR0_CAP0
.set TIMER_button_TimerHW__CAP1, CYREG_TMR0_CAP1
.set TIMER_button_TimerHW__CFG0, CYREG_TMR0_CFG0
.set TIMER_button_TimerHW__CFG1, CYREG_TMR0_CFG1
.set TIMER_button_TimerHW__CFG2, CYREG_TMR0_CFG2
.set TIMER_button_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set TIMER_button_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set TIMER_button_TimerHW__PER0, CYREG_TMR0_PER0
.set TIMER_button_TimerHW__PER1, CYREG_TMR0_PER1
.set TIMER_button_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set TIMER_button_TimerHW__PM_ACT_MSK, 0x01
.set TIMER_button_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set TIMER_button_TimerHW__PM_STBY_MSK, 0x01
.set TIMER_button_TimerHW__RT0, CYREG_TMR0_RT0
.set TIMER_button_TimerHW__RT1, CYREG_TMR0_RT1
.set TIMER_button_TimerHW__SR0, CYREG_TMR0_SR0

/* isr_BLINKING */
.set isr_BLINKING__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_BLINKING__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_BLINKING__INTC_MASK, 0x40000
.set isr_BLINKING__INTC_NUMBER, 18
.set isr_BLINKING__INTC_PRIOR_NUM, 7
.set isr_BLINKING__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set isr_BLINKING__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_BLINKING__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_DEBOUNCER */
.set isr_DEBOUNCER__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DEBOUNCER__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DEBOUNCER__INTC_MASK, 0x10
.set isr_DEBOUNCER__INTC_NUMBER, 4
.set isr_DEBOUNCER__INTC_PRIOR_NUM, 7
.set isr_DEBOUNCER__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_DEBOUNCER__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DEBOUNCER__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_Blinking */
.set Timer_Blinking_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_Blinking_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_Blinking_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_Blinking_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_Blinking_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_Blinking_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_Blinking_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_Blinking_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_Blinking_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_Blinking_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_Blinking_TimerHW__PM_ACT_MSK, 0x02
.set Timer_Blinking_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_Blinking_TimerHW__PM_STBY_MSK, 0x02
.set Timer_Blinking_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_Blinking_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_Blinking_TimerHW__SR0, CYREG_TMR1_SR0

/* Clock_debouncer */
.set Clock_debouncer__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_debouncer__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_debouncer__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_debouncer__CFG2_SRC_SEL_MASK, 0x07
.set Clock_debouncer__INDEX, 0x05
.set Clock_debouncer__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_debouncer__PM_ACT_MSK, 0x20
.set Clock_debouncer__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_debouncer__PM_STBY_MSK, 0x20

/* Timer_Configuration */
.set Timer_Configuration_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_Configuration_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_Configuration_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_Configuration_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_Configuration_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_Configuration_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_Configuration_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_Configuration_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_Configuration_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_Configuration_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_Configuration_TimerHW__PM_ACT_MSK, 0x04
.set Timer_Configuration_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_Configuration_TimerHW__PM_STBY_MSK, 0x04
.set Timer_Configuration_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_Configuration_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_Configuration_TimerHW__SR0, CYREG_TMR2_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
