
subROV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfcc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f28  0800c160  0800c160  0001c160  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d088  0800d088  000203cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800d088  0800d088  0001d088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d090  0800d090  000203cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d090  0800d090  0001d090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d094  0800d094  0001d094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003cc  20000000  0800d098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ba0  200003cc  0800d464  000203cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f6c  0800d464  00020f6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174c9  00000000  00000000  000203fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033d7  00000000  00000000  000378c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0003aca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f0  00000000  00000000  0003bee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023226  00000000  00000000  0003cfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015980  00000000  00000000  000601fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0256  00000000  00000000  00075b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00145dd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006194  00000000  00000000  00145e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003cc 	.word	0x200003cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c144 	.word	0x0800c144

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d0 	.word	0x200003d0
 80001cc:	0800c144 	.word	0x0800c144

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a4 	b.w	8000f98 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff33 	bl	8000adc <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fca9 	bl	80005f8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc2a 	bl	8000504 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fca0 	bl	80005f8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff fae2 	bl	8000288 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	4604      	mov	r4, r0
 8000cdc:	468c      	mov	ip, r1
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 8083 	bne.w	8000dea <__udivmoddi4+0x116>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	d947      	bls.n	8000d7a <__udivmoddi4+0xa6>
 8000cea:	fab2 f282 	clz	r2, r2
 8000cee:	b142      	cbz	r2, 8000d02 <__udivmoddi4+0x2e>
 8000cf0:	f1c2 0020 	rsb	r0, r2, #32
 8000cf4:	fa24 f000 	lsr.w	r0, r4, r0
 8000cf8:	4091      	lsls	r1, r2
 8000cfa:	4097      	lsls	r7, r2
 8000cfc:	ea40 0c01 	orr.w	ip, r0, r1
 8000d00:	4094      	lsls	r4, r2
 8000d02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d06:	0c23      	lsrs	r3, r4, #16
 8000d08:	fbbc f6f8 	udiv	r6, ip, r8
 8000d0c:	fa1f fe87 	uxth.w	lr, r7
 8000d10:	fb08 c116 	mls	r1, r8, r6, ip
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb06 f10e 	mul.w	r1, r6, lr
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x60>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d26:	f080 8119 	bcs.w	8000f5c <__udivmoddi4+0x288>
 8000d2a:	4299      	cmp	r1, r3
 8000d2c:	f240 8116 	bls.w	8000f5c <__udivmoddi4+0x288>
 8000d30:	3e02      	subs	r6, #2
 8000d32:	443b      	add	r3, r7
 8000d34:	1a5b      	subs	r3, r3, r1
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d909      	bls.n	8000d60 <__udivmoddi4+0x8c>
 8000d4c:	193c      	adds	r4, r7, r4
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d52:	f080 8105 	bcs.w	8000f60 <__udivmoddi4+0x28c>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f240 8102 	bls.w	8000f60 <__udivmoddi4+0x28c>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	443c      	add	r4, r7
 8000d60:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d64:	eba4 040e 	sub.w	r4, r4, lr
 8000d68:	2600      	movs	r6, #0
 8000d6a:	b11d      	cbz	r5, 8000d74 <__udivmoddi4+0xa0>
 8000d6c:	40d4      	lsrs	r4, r2
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e9c5 4300 	strd	r4, r3, [r5]
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	b902      	cbnz	r2, 8000d7e <__udivmoddi4+0xaa>
 8000d7c:	deff      	udf	#255	; 0xff
 8000d7e:	fab2 f282 	clz	r2, r2
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d150      	bne.n	8000e28 <__udivmoddi4+0x154>
 8000d86:	1bcb      	subs	r3, r1, r7
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f f887 	uxth.w	r8, r7
 8000d90:	2601      	movs	r6, #1
 8000d92:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d96:	0c21      	lsrs	r1, r4, #16
 8000d98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d9c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da0:	fb08 f30c 	mul.w	r3, r8, ip
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0xe4>
 8000da8:	1879      	adds	r1, r7, r1
 8000daa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dae:	d202      	bcs.n	8000db6 <__udivmoddi4+0xe2>
 8000db0:	428b      	cmp	r3, r1
 8000db2:	f200 80e9 	bhi.w	8000f88 <__udivmoddi4+0x2b4>
 8000db6:	4684      	mov	ip, r0
 8000db8:	1ac9      	subs	r1, r1, r3
 8000dba:	b2a3      	uxth	r3, r4
 8000dbc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dc8:	fb08 f800 	mul.w	r8, r8, r0
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	d907      	bls.n	8000de0 <__udivmoddi4+0x10c>
 8000dd0:	193c      	adds	r4, r7, r4
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x10a>
 8000dd8:	45a0      	cmp	r8, r4
 8000dda:	f200 80d9 	bhi.w	8000f90 <__udivmoddi4+0x2bc>
 8000dde:	4618      	mov	r0, r3
 8000de0:	eba4 0408 	sub.w	r4, r4, r8
 8000de4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000de8:	e7bf      	b.n	8000d6a <__udivmoddi4+0x96>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x12e>
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	f000 80b1 	beq.w	8000f56 <__udivmoddi4+0x282>
 8000df4:	2600      	movs	r6, #0
 8000df6:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfa:	4630      	mov	r0, r6
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	fab3 f683 	clz	r6, r3
 8000e06:	2e00      	cmp	r6, #0
 8000e08:	d14a      	bne.n	8000ea0 <__udivmoddi4+0x1cc>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d302      	bcc.n	8000e14 <__udivmoddi4+0x140>
 8000e0e:	4282      	cmp	r2, r0
 8000e10:	f200 80b8 	bhi.w	8000f84 <__udivmoddi4+0x2b0>
 8000e14:	1a84      	subs	r4, r0, r2
 8000e16:	eb61 0103 	sbc.w	r1, r1, r3
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	468c      	mov	ip, r1
 8000e1e:	2d00      	cmp	r5, #0
 8000e20:	d0a8      	beq.n	8000d74 <__udivmoddi4+0xa0>
 8000e22:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e26:	e7a5      	b.n	8000d74 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e30:	4097      	lsls	r7, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3a:	40d9      	lsrs	r1, r3
 8000e3c:	4330      	orrs	r0, r6
 8000e3e:	0c03      	lsrs	r3, r0, #16
 8000e40:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e44:	fa1f f887 	uxth.w	r8, r7
 8000e48:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e50:	fb06 f108 	mul.w	r1, r6, r8
 8000e54:	4299      	cmp	r1, r3
 8000e56:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5a:	d909      	bls.n	8000e70 <__udivmoddi4+0x19c>
 8000e5c:	18fb      	adds	r3, r7, r3
 8000e5e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e62:	f080 808d 	bcs.w	8000f80 <__udivmoddi4+0x2ac>
 8000e66:	4299      	cmp	r1, r3
 8000e68:	f240 808a 	bls.w	8000f80 <__udivmoddi4+0x2ac>
 8000e6c:	3e02      	subs	r6, #2
 8000e6e:	443b      	add	r3, r7
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b281      	uxth	r1, r0
 8000e74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e80:	fb00 f308 	mul.w	r3, r0, r8
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1c4>
 8000e88:	1879      	adds	r1, r7, r1
 8000e8a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e8e:	d273      	bcs.n	8000f78 <__udivmoddi4+0x2a4>
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d971      	bls.n	8000f78 <__udivmoddi4+0x2a4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	4439      	add	r1, r7
 8000e98:	1acb      	subs	r3, r1, r3
 8000e9a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e9e:	e778      	b.n	8000d92 <__udivmoddi4+0xbe>
 8000ea0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ea4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ea8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000eac:	431c      	orrs	r4, r3
 8000eae:	fa20 f70c 	lsr.w	r7, r0, ip
 8000eb2:	fa01 f306 	lsl.w	r3, r1, r6
 8000eb6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eba:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	0c3b      	lsrs	r3, r7, #16
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fa1f f884 	uxth.w	r8, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ed2:	fb09 fa08 	mul.w	sl, r9, r8
 8000ed6:	458a      	cmp	sl, r1
 8000ed8:	fa02 f206 	lsl.w	r2, r2, r6
 8000edc:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x220>
 8000ee2:	1861      	adds	r1, r4, r1
 8000ee4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee8:	d248      	bcs.n	8000f7c <__udivmoddi4+0x2a8>
 8000eea:	458a      	cmp	sl, r1
 8000eec:	d946      	bls.n	8000f7c <__udivmoddi4+0x2a8>
 8000eee:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef2:	4421      	add	r1, r4
 8000ef4:	eba1 010a 	sub.w	r1, r1, sl
 8000ef8:	b2bf      	uxth	r7, r7
 8000efa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000efe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f02:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f06:	fb00 f808 	mul.w	r8, r0, r8
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x24a>
 8000f0e:	19e7      	adds	r7, r4, r7
 8000f10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f14:	d22e      	bcs.n	8000f74 <__udivmoddi4+0x2a0>
 8000f16:	45b8      	cmp	r8, r7
 8000f18:	d92c      	bls.n	8000f74 <__udivmoddi4+0x2a0>
 8000f1a:	3802      	subs	r0, #2
 8000f1c:	4427      	add	r7, r4
 8000f1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f22:	eba7 0708 	sub.w	r7, r7, r8
 8000f26:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2a:	454f      	cmp	r7, r9
 8000f2c:	46c6      	mov	lr, r8
 8000f2e:	4649      	mov	r1, r9
 8000f30:	d31a      	bcc.n	8000f68 <__udivmoddi4+0x294>
 8000f32:	d017      	beq.n	8000f64 <__udivmoddi4+0x290>
 8000f34:	b15d      	cbz	r5, 8000f4e <__udivmoddi4+0x27a>
 8000f36:	ebb3 020e 	subs.w	r2, r3, lr
 8000f3a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f3e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f42:	40f2      	lsrs	r2, r6
 8000f44:	ea4c 0202 	orr.w	r2, ip, r2
 8000f48:	40f7      	lsrs	r7, r6
 8000f4a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f4e:	2600      	movs	r6, #0
 8000f50:	4631      	mov	r1, r6
 8000f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f56:	462e      	mov	r6, r5
 8000f58:	4628      	mov	r0, r5
 8000f5a:	e70b      	b.n	8000d74 <__udivmoddi4+0xa0>
 8000f5c:	4606      	mov	r6, r0
 8000f5e:	e6e9      	b.n	8000d34 <__udivmoddi4+0x60>
 8000f60:	4618      	mov	r0, r3
 8000f62:	e6fd      	b.n	8000d60 <__udivmoddi4+0x8c>
 8000f64:	4543      	cmp	r3, r8
 8000f66:	d2e5      	bcs.n	8000f34 <__udivmoddi4+0x260>
 8000f68:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f6c:	eb69 0104 	sbc.w	r1, r9, r4
 8000f70:	3801      	subs	r0, #1
 8000f72:	e7df      	b.n	8000f34 <__udivmoddi4+0x260>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e7d2      	b.n	8000f1e <__udivmoddi4+0x24a>
 8000f78:	4660      	mov	r0, ip
 8000f7a:	e78d      	b.n	8000e98 <__udivmoddi4+0x1c4>
 8000f7c:	4681      	mov	r9, r0
 8000f7e:	e7b9      	b.n	8000ef4 <__udivmoddi4+0x220>
 8000f80:	4666      	mov	r6, ip
 8000f82:	e775      	b.n	8000e70 <__udivmoddi4+0x19c>
 8000f84:	4630      	mov	r0, r6
 8000f86:	e74a      	b.n	8000e1e <__udivmoddi4+0x14a>
 8000f88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f8c:	4439      	add	r1, r7
 8000f8e:	e713      	b.n	8000db8 <__udivmoddi4+0xe4>
 8000f90:	3802      	subs	r0, #2
 8000f92:	443c      	add	r4, r7
 8000f94:	e724      	b.n	8000de0 <__udivmoddi4+0x10c>
 8000f96:	bf00      	nop

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <PID_init>:
*/
//Roll,Pitch,Yaw,z x y
float target_ver[6]={};
int pidinit = 0;
void PID_init()
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
    target_ver[0] = 0;
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	; (8000fe0 <PID_init+0x44>)
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
    target_ver[1] = 0;
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	; (8000fe0 <PID_init+0x44>)
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	605a      	str	r2, [r3, #4]
    target_ver[2] = yaw;
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <PID_init+0x48>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a0a      	ldr	r2, [pc, #40]	; (8000fe0 <PID_init+0x44>)
 8000fb6:	6093      	str	r3, [r2, #8]
    target_ver[3] = 0.05;
 8000fb8:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <PID_init+0x44>)
 8000fba:	4a0b      	ldr	r2, [pc, #44]	; (8000fe8 <PID_init+0x4c>)
 8000fbc:	60da      	str	r2, [r3, #12]
    target_ver[4] = 0;
 8000fbe:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <PID_init+0x44>)
 8000fc0:	f04f 0200 	mov.w	r2, #0
 8000fc4:	611a      	str	r2, [r3, #16]
    target_ver[5] = 0;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <PID_init+0x44>)
 8000fc8:	f04f 0200 	mov.w	r2, #0
 8000fcc:	615a      	str	r2, [r3, #20]
    pidinit = 1;
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <PID_init+0x50>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	601a      	str	r2, [r3, #0]
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	200003e8 	.word	0x200003e8
 8000fe4:	200004f8 	.word	0x200004f8
 8000fe8:	3d4ccccd 	.word	0x3d4ccccd
 8000fec:	20000400 	.word	0x20000400

08000ff0 <PID_CTRL>:

void PID_CTRL() // encodeL encodeR
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
    //out += Kpr * (err - err1) + Tir * err+Tdr*(err-2*err1+err2); //
    //PID =+P*(-)+I*
    float err[6];
    //float tmp_yaw;
    //tmp_yaw = target_ver[2];
    target_ver[2]+=yawa;
 8000ff6:	4b9f      	ldr	r3, [pc, #636]	; (8001274 <PID_CTRL+0x284>)
 8000ff8:	ed93 7a02 	vldr	s14, [r3, #8]
 8000ffc:	4b9e      	ldr	r3, [pc, #632]	; (8001278 <PID_CTRL+0x288>)
 8000ffe:	edd3 7a00 	vldr	s15, [r3]
 8001002:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001006:	4b9b      	ldr	r3, [pc, #620]	; (8001274 <PID_CTRL+0x284>)
 8001008:	edc3 7a02 	vstr	s15, [r3, #8]
    if (target_ver[2] > 180)
 800100c:	4b99      	ldr	r3, [pc, #612]	; (8001274 <PID_CTRL+0x284>)
 800100e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001012:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 800127c <PID_CTRL+0x28c>
 8001016:	eef4 7ac7 	vcmpe.f32	s15, s14
 800101a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101e:	dd09      	ble.n	8001034 <PID_CTRL+0x44>
    	target_ver[2] = target_ver[2] - 360;
 8001020:	4b94      	ldr	r3, [pc, #592]	; (8001274 <PID_CTRL+0x284>)
 8001022:	edd3 7a02 	vldr	s15, [r3, #8]
 8001026:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8001280 <PID_CTRL+0x290>
 800102a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800102e:	4b91      	ldr	r3, [pc, #580]	; (8001274 <PID_CTRL+0x284>)
 8001030:	edc3 7a02 	vstr	s15, [r3, #8]
    if (target_ver[2] < -180)
 8001034:	4b8f      	ldr	r3, [pc, #572]	; (8001274 <PID_CTRL+0x284>)
 8001036:	edd3 7a02 	vldr	s15, [r3, #8]
 800103a:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8001284 <PID_CTRL+0x294>
 800103e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	d509      	bpl.n	800105c <PID_CTRL+0x6c>
    	target_ver[2] = target_ver[2] + 360;
 8001048:	4b8a      	ldr	r3, [pc, #552]	; (8001274 <PID_CTRL+0x284>)
 800104a:	edd3 7a02 	vldr	s15, [r3, #8]
 800104e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8001280 <PID_CTRL+0x290>
 8001052:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001056:	4b87      	ldr	r3, [pc, #540]	; (8001274 <PID_CTRL+0x284>)
 8001058:	edc3 7a02 	vstr	s15, [r3, #8]

    err[0] = target_ver[0] - roll;  //
 800105c:	4b85      	ldr	r3, [pc, #532]	; (8001274 <PID_CTRL+0x284>)
 800105e:	ed93 7a00 	vldr	s14, [r3]
 8001062:	4b89      	ldr	r3, [pc, #548]	; (8001288 <PID_CTRL+0x298>)
 8001064:	edd3 7a00 	vldr	s15, [r3]
 8001068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800106c:	edc7 7a01 	vstr	s15, [r7, #4]
    err[1] = target_ver[1] - pitch; //
 8001070:	4b80      	ldr	r3, [pc, #512]	; (8001274 <PID_CTRL+0x284>)
 8001072:	ed93 7a01 	vldr	s14, [r3, #4]
 8001076:	4b85      	ldr	r3, [pc, #532]	; (800128c <PID_CTRL+0x29c>)
 8001078:	edd3 7a00 	vldr	s15, [r3]
 800107c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001080:	edc7 7a02 	vstr	s15, [r7, #8]
    err[2] = target_ver[2] - yaw;   //
 8001084:	4b7b      	ldr	r3, [pc, #492]	; (8001274 <PID_CTRL+0x284>)
 8001086:	ed93 7a02 	vldr	s14, [r3, #8]
 800108a:	4b81      	ldr	r3, [pc, #516]	; (8001290 <PID_CTRL+0x2a0>)
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001094:	edc7 7a03 	vstr	s15, [r7, #12]

    if (err[2] > 180)
 8001098:	edd7 7a03 	vldr	s15, [r7, #12]
 800109c:	ed9f 7a77 	vldr	s14, [pc, #476]	; 800127c <PID_CTRL+0x28c>
 80010a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a8:	dd07      	ble.n	80010ba <PID_CTRL+0xca>
        err[2] -= 360;
 80010aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ae:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001280 <PID_CTRL+0x290>
 80010b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010b6:	edc7 7a03 	vstr	s15, [r7, #12]
    if (err[2] < -180)
 80010ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80010be:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001284 <PID_CTRL+0x294>
 80010c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ca:	d507      	bpl.n	80010dc <PID_CTRL+0xec>
        err[2] += 360;
 80010cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d0:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001280 <PID_CTRL+0x290>
 80010d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010d8:	edc7 7a03 	vstr	s15, [r7, #12]

    err[3] = target_ver[3] - deep; //
 80010dc:	4b65      	ldr	r3, [pc, #404]	; (8001274 <PID_CTRL+0x284>)
 80010de:	ed93 7a03 	vldr	s14, [r3, #12]
 80010e2:	4b6c      	ldr	r3, [pc, #432]	; (8001294 <PID_CTRL+0x2a4>)
 80010e4:	edd3 7a00 	vldr	s15, [r3]
 80010e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010ec:	edc7 7a04 	vstr	s15, [r7, #16]
    err[4] = target_ver[4]; //
 80010f0:	4b60      	ldr	r3, [pc, #384]	; (8001274 <PID_CTRL+0x284>)
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	617b      	str	r3, [r7, #20]
    err[5] = target_ver[5]; //
 80010f6:	4b5f      	ldr	r3, [pc, #380]	; (8001274 <PID_CTRL+0x284>)
 80010f8:	695b      	ldr	r3, [r3, #20]
 80010fa:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < 6; i++)
 80010fc:	2300      	movs	r3, #0
 80010fe:	61fb      	str	r3, [r7, #28]
 8001100:	e0ad      	b.n	800125e <PID_CTRL+0x26e>
    {
        pid_ver[i][3] += pid_ver[i][0] * (err[i] - pid_ver[i][4]) + pid_ver[i][1] * err[i] + pid_ver[i][2] * (err[i] - 2 * pid_ver[i][4] + pid_ver[i][5]);
 8001102:	4965      	ldr	r1, [pc, #404]	; (8001298 <PID_CTRL+0x2a8>)
 8001104:	69fa      	ldr	r2, [r7, #28]
 8001106:	4613      	mov	r3, r2
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	1a9b      	subs	r3, r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	440b      	add	r3, r1
 8001110:	330c      	adds	r3, #12
 8001112:	ed93 7a00 	vldr	s14, [r3]
 8001116:	4960      	ldr	r1, [pc, #384]	; (8001298 <PID_CTRL+0x2a8>)
 8001118:	69fa      	ldr	r2, [r7, #28]
 800111a:	4613      	mov	r3, r2
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	1a9b      	subs	r3, r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	440b      	add	r3, r1
 8001124:	edd3 6a00 	vldr	s13, [r3]
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	f107 0220 	add.w	r2, r7, #32
 8001130:	4413      	add	r3, r2
 8001132:	3b1c      	subs	r3, #28
 8001134:	ed93 6a00 	vldr	s12, [r3]
 8001138:	4957      	ldr	r1, [pc, #348]	; (8001298 <PID_CTRL+0x2a8>)
 800113a:	69fa      	ldr	r2, [r7, #28]
 800113c:	4613      	mov	r3, r2
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	1a9b      	subs	r3, r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	440b      	add	r3, r1
 8001146:	3310      	adds	r3, #16
 8001148:	edd3 7a00 	vldr	s15, [r3]
 800114c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001150:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001154:	4950      	ldr	r1, [pc, #320]	; (8001298 <PID_CTRL+0x2a8>)
 8001156:	69fa      	ldr	r2, [r7, #28]
 8001158:	4613      	mov	r3, r2
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	1a9b      	subs	r3, r3, r2
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	440b      	add	r3, r1
 8001162:	3304      	adds	r3, #4
 8001164:	ed93 6a00 	vldr	s12, [r3]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	f107 0220 	add.w	r2, r7, #32
 8001170:	4413      	add	r3, r2
 8001172:	3b1c      	subs	r3, #28
 8001174:	edd3 7a00 	vldr	s15, [r3]
 8001178:	ee66 7a27 	vmul.f32	s15, s12, s15
 800117c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001180:	4945      	ldr	r1, [pc, #276]	; (8001298 <PID_CTRL+0x2a8>)
 8001182:	69fa      	ldr	r2, [r7, #28]
 8001184:	4613      	mov	r3, r2
 8001186:	00db      	lsls	r3, r3, #3
 8001188:	1a9b      	subs	r3, r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	440b      	add	r3, r1
 800118e:	3308      	adds	r3, #8
 8001190:	ed93 6a00 	vldr	s12, [r3]
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	f107 0220 	add.w	r2, r7, #32
 800119c:	4413      	add	r3, r2
 800119e:	3b1c      	subs	r3, #28
 80011a0:	edd3 5a00 	vldr	s11, [r3]
 80011a4:	493c      	ldr	r1, [pc, #240]	; (8001298 <PID_CTRL+0x2a8>)
 80011a6:	69fa      	ldr	r2, [r7, #28]
 80011a8:	4613      	mov	r3, r2
 80011aa:	00db      	lsls	r3, r3, #3
 80011ac:	1a9b      	subs	r3, r3, r2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	440b      	add	r3, r1
 80011b2:	3310      	adds	r3, #16
 80011b4:	edd3 7a00 	vldr	s15, [r3]
 80011b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011bc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80011c0:	4935      	ldr	r1, [pc, #212]	; (8001298 <PID_CTRL+0x2a8>)
 80011c2:	69fa      	ldr	r2, [r7, #28]
 80011c4:	4613      	mov	r3, r2
 80011c6:	00db      	lsls	r3, r3, #3
 80011c8:	1a9b      	subs	r3, r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	3314      	adds	r3, #20
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80011d8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80011dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80011e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e4:	492c      	ldr	r1, [pc, #176]	; (8001298 <PID_CTRL+0x2a8>)
 80011e6:	69fa      	ldr	r2, [r7, #28]
 80011e8:	4613      	mov	r3, r2
 80011ea:	00db      	lsls	r3, r3, #3
 80011ec:	1a9b      	subs	r3, r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	440b      	add	r3, r1
 80011f2:	330c      	adds	r3, #12
 80011f4:	edc3 7a00 	vstr	s15, [r3]
        dof6[i] = pid_ver[i][3];       //6
 80011f8:	4927      	ldr	r1, [pc, #156]	; (8001298 <PID_CTRL+0x2a8>)
 80011fa:	69fa      	ldr	r2, [r7, #28]
 80011fc:	4613      	mov	r3, r2
 80011fe:	00db      	lsls	r3, r3, #3
 8001200:	1a9b      	subs	r3, r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	330c      	adds	r3, #12
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	4924      	ldr	r1, [pc, #144]	; (800129c <PID_CTRL+0x2ac>)
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	440b      	add	r3, r1
 8001212:	601a      	str	r2, [r3, #0]
        pid_ver[i][5] = pid_ver[i][4]; //
 8001214:	4920      	ldr	r1, [pc, #128]	; (8001298 <PID_CTRL+0x2a8>)
 8001216:	69fa      	ldr	r2, [r7, #28]
 8001218:	4613      	mov	r3, r2
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	1a9b      	subs	r3, r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	440b      	add	r3, r1
 8001222:	3310      	adds	r3, #16
 8001224:	6819      	ldr	r1, [r3, #0]
 8001226:	481c      	ldr	r0, [pc, #112]	; (8001298 <PID_CTRL+0x2a8>)
 8001228:	69fa      	ldr	r2, [r7, #28]
 800122a:	4613      	mov	r3, r2
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	1a9b      	subs	r3, r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4403      	add	r3, r0
 8001234:	3314      	adds	r3, #20
 8001236:	6019      	str	r1, [r3, #0]
        pid_ver[i][4] = err[i];        //
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	f107 0220 	add.w	r2, r7, #32
 8001240:	4413      	add	r3, r2
 8001242:	3b1c      	subs	r3, #28
 8001244:	6819      	ldr	r1, [r3, #0]
 8001246:	4814      	ldr	r0, [pc, #80]	; (8001298 <PID_CTRL+0x2a8>)
 8001248:	69fa      	ldr	r2, [r7, #28]
 800124a:	4613      	mov	r3, r2
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	1a9b      	subs	r3, r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4403      	add	r3, r0
 8001254:	3310      	adds	r3, #16
 8001256:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < 6; i++)
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	3301      	adds	r3, #1
 800125c:	61fb      	str	r3, [r7, #28]
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	2b05      	cmp	r3, #5
 8001262:	f77f af4e 	ble.w	8001102 <PID_CTRL+0x112>
    }
}
 8001266:	bf00      	nop
 8001268:	bf00      	nop
 800126a:	3724      	adds	r7, #36	; 0x24
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	200003e8 	.word	0x200003e8
 8001278:	2000048c 	.word	0x2000048c
 800127c:	43340000 	.word	0x43340000
 8001280:	43b40000 	.word	0x43b40000
 8001284:	c3340000 	.word	0xc3340000
 8001288:	20000500 	.word	0x20000500
 800128c:	200004fc 	.word	0x200004fc
 8001290:	200004f8 	.word	0x200004f8
 8001294:	20000504 	.word	0x20000504
 8001298:	20000000 	.word	0x20000000
 800129c:	20000404 	.word	0x20000404

080012a0 <VRUinit>:
float pitch, roll, yaw,*dat;
int tim;
//UART_HandleTypeDef *VRUhuart;

void VRUinit(UART_HandleTypeDef *huart)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	//VRUhuart = huart;
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	68da      	ldr	r2, [r3, #12]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f042 0210 	orr.w	r2, r2, #16
 80012b6:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, ch110, 82);
 80012b8:	2252      	movs	r2, #82	; 0x52
 80012ba:	4904      	ldr	r1, [pc, #16]	; (80012cc <VRUinit+0x2c>)
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f006 f8b5 	bl	800742c <HAL_UART_Receive_DMA>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200004a4 	.word	0x200004a4

080012d0 <VRUupdate>:
//  
void VRUupdate()
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
	float * datflo;
	datflo=(float *) (ch110 + 18);
 80012d6:	4b15      	ldr	r3, [pc, #84]	; (800132c <VRUupdate+0x5c>)
 80012d8:	603b      	str	r3, [r7, #0]
	/*
	roll = *(float *) (ch110 + 54);
	pitch = *(float *) (ch110 + 58);
	yaw = *(float *) (ch110 + 62);
	*/
	roll = datflo[9];
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012de:	4a14      	ldr	r2, [pc, #80]	; (8001330 <VRUupdate+0x60>)
 80012e0:	6013      	str	r3, [r2, #0]
	pitch = datflo[10];
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012e6:	4a13      	ldr	r2, [pc, #76]	; (8001334 <VRUupdate+0x64>)
 80012e8:	6013      	str	r3, [r2, #0]
	yaw = datflo[11];
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <VRUupdate+0x68>)
 80012f0:	6013      	str	r3, [r2, #0]

	for(int i=0;i<16;i++)
 80012f2:	2300      	movs	r3, #0
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	e00c      	b.n	8001312 <VRUupdate+0x42>
	{
		frame.fdata[i] = datflo[i];
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	4413      	add	r3, r2
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	490e      	ldr	r1, [pc, #56]	; (800133c <VRUupdate+0x6c>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	440b      	add	r3, r1
 800130a:	601a      	str	r2, [r3, #0]
	for(int i=0;i<16;i++)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3301      	adds	r3, #1
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b0f      	cmp	r3, #15
 8001316:	ddef      	ble.n	80012f8 <VRUupdate+0x28>
		//3XYZ
		//6XYZ
		//9Roll Pitch Yaw
		//12WXYZ
	}
    if(pidinit == 0)
 8001318:	4b09      	ldr	r3, [pc, #36]	; (8001340 <VRUupdate+0x70>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <VRUupdate+0x54>
        PID_init();
 8001320:	f7ff fe3c 	bl	8000f9c <PID_init>
    if(pidinit == 1)
    {
        PID_CTRL();
        setmotor();
    }*/
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200004b6 	.word	0x200004b6
 8001330:	20000500 	.word	0x20000500
 8001334:	200004fc 	.word	0x200004fc
 8001338:	200004f8 	.word	0x200004f8
 800133c:	200000a8 	.word	0x200000a8
 8001340:	20000400 	.word	0x20000400

08001344 <VRUerror>:
void VRUerror(UART_HandleTypeDef *huart)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f006 f89d 	bl	800748c <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, ch110, 82);
 8001352:	2252      	movs	r2, #82	; 0x52
 8001354:	4903      	ldr	r1, [pc, #12]	; (8001364 <VRUerror+0x20>)
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f006 f868 	bl	800742c <HAL_UART_Receive_DMA>
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	200004a4 	.word	0x200004a4

08001368 <deepSensorInit>:

unsigned char deepSensorBuff[20];
float deep,temperature;

void deepSensorInit(UART_HandleTypeDef *huart)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68da      	ldr	r2, [r3, #12]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f042 0210 	orr.w	r2, r2, #16
 800137e:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, deepSensorBuff, 20);
 8001380:	2214      	movs	r2, #20
 8001382:	4904      	ldr	r1, [pc, #16]	; (8001394 <deepSensorInit+0x2c>)
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f006 f851 	bl	800742c <HAL_UART_Receive_DMA>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	2000050c 	.word	0x2000050c

08001398 <deepSensorUpdate>:

void deepSensorUpdate(unsigned char *deepSsensorBuff)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af02      	add	r7, sp, #8
 800139e:	6078      	str	r0, [r7, #4]
	sscanf((char *)deepSensorBuff,"T=%fD=%f",&temperature,&deep);
 80013a0:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <deepSensorUpdate+0x60>)
 80013a2:	4a16      	ldr	r2, [pc, #88]	; (80013fc <deepSensorUpdate+0x64>)
 80013a4:	4916      	ldr	r1, [pc, #88]	; (8001400 <deepSensorUpdate+0x68>)
 80013a6:	4817      	ldr	r0, [pc, #92]	; (8001404 <deepSensorUpdate+0x6c>)
 80013a8:	f007 f9f2 	bl	8008790 <siscanf>
	if(deep<0)deep=0;
 80013ac:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <deepSensorUpdate+0x60>)
 80013ae:	edd3 7a00 	vldr	s15, [r3]
 80013b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ba:	d503      	bpl.n	80013c4 <deepSensorUpdate+0x2c>
 80013bc:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <deepSensorUpdate+0x60>)
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
	frame.fdata[27]=deep;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <deepSensorUpdate+0x60>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <deepSensorUpdate+0x70>)
 80013ca:	66d3      	str	r3, [r2, #108]	; 0x6c
	OLED_ShowNumber(64, 36, (int)(temperature*100), 3, 12);
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <deepSensorUpdate+0x64>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800140c <deepSensorUpdate+0x74>
 80013d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013de:	ee17 2a90 	vmov	r2, s15
 80013e2:	230c      	movs	r3, #12
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	2303      	movs	r3, #3
 80013e8:	2124      	movs	r1, #36	; 0x24
 80013ea:	2040      	movs	r0, #64	; 0x40
 80013ec:	f001 fa36 	bl	800285c <OLED_ShowNumber>
	//frame.fdata[28]=temperature;
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000504 	.word	0x20000504
 80013fc:	20000508 	.word	0x20000508
 8001400:	0800c160 	.word	0x0800c160
 8001404:	2000050c 	.word	0x2000050c
 8001408:	200000a8 	.word	0x200000a8
 800140c:	42c80000 	.word	0x42c80000

08001410 <deepSensorerr>:

void deepSensorerr(UART_HandleTypeDef *huart)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f006 f837 	bl	800748c <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, deepSensorBuff, 20);
 800141e:	2214      	movs	r2, #20
 8001420:	4903      	ldr	r1, [pc, #12]	; (8001430 <deepSensorerr+0x20>)
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f006 f802 	bl	800742c <HAL_UART_Receive_DMA>
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	2000050c 	.word	0x2000050c

08001434 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 300);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	b29a      	uxth	r2, r3
 8001444:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001448:	68b9      	ldr	r1, [r7, #8]
 800144a:	4804      	ldr	r0, [pc, #16]	; (800145c <_write+0x28>)
 800144c:	f005 ff17 	bl	800727e <HAL_UART_Transmit>
	return len;
 8001450:	687b      	ldr	r3, [r7, #4]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000890 	.word	0x20000890

08001460 <HAL_UART_RxCpltCallback>:
void delay_ms(unsigned int ms) {
	HAL_Delay(ms);
	return;
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	if(&huart2==huart)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a08      	ldr	r2, [pc, #32]	; (800148c <HAL_UART_RxCpltCallback+0x2c>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d102      	bne.n	8001476 <HAL_UART_RxCpltCallback+0x16>
	{
		VRUupdate();
 8001470:	f7ff ff2e 	bl	80012d0 <VRUupdate>
	}else if(&huart4==huart)
	 {
		raspiUpdate();
	}
}
 8001474:	e005      	b.n	8001482 <HAL_UART_RxCpltCallback+0x22>
	}else if(&huart4==huart)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a05      	ldr	r2, [pc, #20]	; (8001490 <HAL_UART_RxCpltCallback+0x30>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d101      	bne.n	8001482 <HAL_UART_RxCpltCallback+0x22>
		raspiUpdate();
 800147e:	f001 fb53 	bl	8002b28 <raspiUpdate>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000a00 	.word	0x20000a00
 8001490:	2000091c 	.word	0x2000091c

08001494 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	if(&huart2==huart)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4a13      	ldr	r2, [pc, #76]	; (80014ec <HAL_UART_ErrorCallback+0x58>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d103      	bne.n	80014ac <HAL_UART_ErrorCallback+0x18>
	{
		VRUerror(huart);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ff4d 	bl	8001344 <VRUerror>
		deepSensorerr(huart);
	}else if(&huart4==huart)
	{
		raspierr(huart);
	}
}
 80014aa:	e01a      	b.n	80014e2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart1==huart)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4a10      	ldr	r2, [pc, #64]	; (80014f0 <HAL_UART_ErrorCallback+0x5c>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d016      	beq.n	80014e2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart5==huart)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4a0f      	ldr	r2, [pc, #60]	; (80014f4 <HAL_UART_ErrorCallback+0x60>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d103      	bne.n	80014c4 <HAL_UART_ErrorCallback+0x30>
		remoteerr(huart);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f001 fd33 	bl	8002f28 <remoteerr>
}
 80014c2:	e00e      	b.n	80014e2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart3==huart)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4a0c      	ldr	r2, [pc, #48]	; (80014f8 <HAL_UART_ErrorCallback+0x64>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d103      	bne.n	80014d4 <HAL_UART_ErrorCallback+0x40>
		deepSensorerr(huart);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ff9f 	bl	8001410 <deepSensorerr>
}
 80014d2:	e006      	b.n	80014e2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart4==huart)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a09      	ldr	r2, [pc, #36]	; (80014fc <HAL_UART_ErrorCallback+0x68>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d102      	bne.n	80014e2 <HAL_UART_ErrorCallback+0x4e>
		raspierr(huart);
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f001 fbe1 	bl	8002ca4 <raspierr>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000a00 	.word	0x20000a00
 80014f0:	20000890 	.word	0x20000890
 80014f4:	200007a4 	.word	0x200007a4
 80014f8:	200006d0 	.word	0x200006d0
 80014fc:	2000091c 	.word	0x2000091c

08001500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001506:	f002 fccb 	bl	8003ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800150a:	f000 f883 	bl	8001614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800150e:	f000 fdf3 	bl	80020f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001512:	f000 fda3 	bl	800205c <MX_DMA_Init>
  MX_ADC1_Init();
 8001516:	f000 f8e7 	bl	80016e8 <MX_ADC1_Init>
  MX_SPI1_Init();
 800151a:	f000 f937 	bl	800178c <MX_SPI1_Init>
  MX_TIM1_Init();
 800151e:	f000 f96b 	bl	80017f8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001522:	f000 f9b9 	bl	8001898 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001526:	f000 fa03 	bl	8001930 <MX_TIM3_Init>
  MX_TIM4_Init();
 800152a:	f000 fa99 	bl	8001a60 <MX_TIM4_Init>
  MX_TIM5_Init();
 800152e:	f000 fb2f 	bl	8001b90 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001532:	f000 fb91 	bl	8001c58 <MX_TIM8_Init>
  MX_UART4_Init();
 8001536:	f000 fcbf 	bl	8001eb8 <MX_UART4_Init>
  MX_UART5_Init();
 800153a:	f000 fce7 	bl	8001f0c <MX_UART5_Init>
  MX_USART1_UART_Init();
 800153e:	f000 fd0f 	bl	8001f60 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001542:	f000 fd37 	bl	8001fb4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001546:	f000 fd5f 	bl	8002008 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 800154a:	f000 fc49 	bl	8001de0 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);//delay function sppeeort
 800154e:	4824      	ldr	r0, [pc, #144]	; (80015e0 <main+0xe0>)
 8001550:	f004 fdb4 	bl	80060bc <HAL_TIM_Base_Start>

  motorinit();
 8001554:	f000 fee6 	bl	8002324 <motorinit>

	HAL_TIM_Base_Start_IT(&htim1);
 8001558:	4822      	ldr	r0, [pc, #136]	; (80015e4 <main+0xe4>)
 800155a:	f004 fe17 	bl	800618c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 800155e:	2100      	movs	r1, #0
 8001560:	4821      	ldr	r0, [pc, #132]	; (80015e8 <main+0xe8>)
 8001562:	f004 fed3 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8001566:	2104      	movs	r1, #4
 8001568:	481f      	ldr	r0, [pc, #124]	; (80015e8 <main+0xe8>)
 800156a:	f004 fecf 	bl	800630c <HAL_TIM_PWM_Start>

	VRUinit(&huart2);
 800156e:	481f      	ldr	r0, [pc, #124]	; (80015ec <main+0xec>)
 8001570:	f7ff fe96 	bl	80012a0 <VRUinit>
	OLED_Init();
 8001574:	f001 fa12 	bl	800299c <OLED_Init>
	//PID_init();
	remoteInit(&huart5);
 8001578:	481d      	ldr	r0, [pc, #116]	; (80015f0 <main+0xf0>)
 800157a:	f001 fba5 	bl	8002cc8 <remoteInit>
	raspiInit(&huart4);
 800157e:	481d      	ldr	r0, [pc, #116]	; (80015f4 <main+0xf4>)
 8001580:	f001 fab8 	bl	8002af4 <raspiInit>
	deepSensorInit(&huart3);
 8001584:	481c      	ldr	r0, [pc, #112]	; (80015f8 <main+0xf8>)
 8001586:	f7ff feef 	bl	8001368 <deepSensorInit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("hello\r\n");
 800158a:	481c      	ldr	r0, [pc, #112]	; (80015fc <main+0xfc>)
 800158c:	f007 f8d2 	bl	8008734 <puts>
  //OLED_ShowString(0,0,"runing...");

  OLED_ShowString(0,12,"run time:");
 8001590:	4a1b      	ldr	r2, [pc, #108]	; (8001600 <main+0x100>)
 8001592:	210c      	movs	r1, #12
 8001594:	2000      	movs	r0, #0
 8001596:	f001 f9cf 	bl	8002938 <OLED_ShowString>
  OLED_ShowString(0,12,"worning:");
 800159a:	4a1a      	ldr	r2, [pc, #104]	; (8001604 <main+0x104>)
 800159c:	210c      	movs	r1, #12
 800159e:	2000      	movs	r0, #0
 80015a0:	f001 f9ca 	bl	8002938 <OLED_ShowString>
  OLED_ShowString(0,12,"temp:");
 80015a4:	4a18      	ldr	r2, [pc, #96]	; (8001608 <main+0x108>)
 80015a6:	210c      	movs	r1, #12
 80015a8:	2000      	movs	r0, #0
 80015aa:	f001 f9c5 	bl	8002938 <OLED_ShowString>
  while (1)
  {
	  OLED_ShowNumber(64, 12, HAL_GetTick()/1000, 3, 12);
 80015ae:	f002 fcad 	bl	8003f0c <HAL_GetTick>
 80015b2:	4603      	mov	r3, r0
 80015b4:	4a15      	ldr	r2, [pc, #84]	; (800160c <main+0x10c>)
 80015b6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ba:	099a      	lsrs	r2, r3, #6
 80015bc:	230c      	movs	r3, #12
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2303      	movs	r3, #3
 80015c2:	210c      	movs	r1, #12
 80015c4:	2040      	movs	r0, #64	; 0x40
 80015c6:	f001 f949 	bl	800285c <OLED_ShowNumber>
	  HAL_Delay(333);
 80015ca:	f240 104d 	movw	r0, #333	; 0x14d
 80015ce:	f002 fca9 	bl	8003f24 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80015d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015d6:	480e      	ldr	r0, [pc, #56]	; (8001610 <main+0x110>)
 80015d8:	f003 fdcf 	bl	800517a <HAL_GPIO_TogglePin>
	  OLED_ShowNumber(64, 12, HAL_GetTick()/1000, 3, 12);
 80015dc:	e7e7      	b.n	80015ae <main+0xae>
 80015de:	bf00      	nop
 80015e0:	200009b8 	.word	0x200009b8
 80015e4:	200008d4 	.word	0x200008d4
 80015e8:	20000aa4 	.word	0x20000aa4
 80015ec:	20000a00 	.word	0x20000a00
 80015f0:	200007a4 	.word	0x200007a4
 80015f4:	2000091c 	.word	0x2000091c
 80015f8:	200006d0 	.word	0x200006d0
 80015fc:	0800c16c 	.word	0x0800c16c
 8001600:	0800c174 	.word	0x0800c174
 8001604:	0800c180 	.word	0x0800c180
 8001608:	0800c18c 	.word	0x0800c18c
 800160c:	10624dd3 	.word	0x10624dd3
 8001610:	40020c00 	.word	0x40020c00

08001614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b094      	sub	sp, #80	; 0x50
 8001618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161a:	f107 0320 	add.w	r3, r7, #32
 800161e:	2230      	movs	r2, #48	; 0x30
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f006 fe00 	bl	8008228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001628:	f107 030c 	add.w	r3, r7, #12
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	4b28      	ldr	r3, [pc, #160]	; (80016e0 <SystemClock_Config+0xcc>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	4a27      	ldr	r2, [pc, #156]	; (80016e0 <SystemClock_Config+0xcc>)
 8001642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001646:	6413      	str	r3, [r2, #64]	; 0x40
 8001648:	4b25      	ldr	r3, [pc, #148]	; (80016e0 <SystemClock_Config+0xcc>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <SystemClock_Config+0xd0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a21      	ldr	r2, [pc, #132]	; (80016e4 <SystemClock_Config+0xd0>)
 800165e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <SystemClock_Config+0xd0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001670:	2301      	movs	r3, #1
 8001672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001674:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167a:	2302      	movs	r3, #2
 800167c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800167e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001682:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001684:	2308      	movs	r3, #8
 8001686:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001688:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800168c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800168e:	2302      	movs	r3, #2
 8001690:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001692:	2304      	movs	r3, #4
 8001694:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001696:	f107 0320 	add.w	r3, r7, #32
 800169a:	4618      	mov	r0, r3
 800169c:	f003 fd88 	bl	80051b0 <HAL_RCC_OscConfig>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80016a6:	f000 fe37 	bl	8002318 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016aa:	230f      	movs	r3, #15
 80016ac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ae:	2302      	movs	r3, #2
 80016b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016b6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	2105      	movs	r1, #5
 80016c8:	4618      	mov	r0, r3
 80016ca:	f003 ffe9 	bl	80056a0 <HAL_RCC_ClockConfig>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80016d4:	f000 fe20 	bl	8002318 <Error_Handler>
  }
}
 80016d8:	bf00      	nop
 80016da:	3750      	adds	r7, #80	; 0x50
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40007000 	.word	0x40007000

080016e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016ee:	463b      	mov	r3, r7
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016fa:	4b21      	ldr	r3, [pc, #132]	; (8001780 <MX_ADC1_Init+0x98>)
 80016fc:	4a21      	ldr	r2, [pc, #132]	; (8001784 <MX_ADC1_Init+0x9c>)
 80016fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001700:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <MX_ADC1_Init+0x98>)
 8001702:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001706:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001708:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <MX_ADC1_Init+0x98>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800170e:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <MX_ADC1_Init+0x98>)
 8001710:	2200      	movs	r2, #0
 8001712:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001714:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <MX_ADC1_Init+0x98>)
 8001716:	2200      	movs	r2, #0
 8001718:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800171a:	4b19      	ldr	r3, [pc, #100]	; (8001780 <MX_ADC1_Init+0x98>)
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001722:	4b17      	ldr	r3, [pc, #92]	; (8001780 <MX_ADC1_Init+0x98>)
 8001724:	2200      	movs	r2, #0
 8001726:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001728:	4b15      	ldr	r3, [pc, #84]	; (8001780 <MX_ADC1_Init+0x98>)
 800172a:	4a17      	ldr	r2, [pc, #92]	; (8001788 <MX_ADC1_Init+0xa0>)
 800172c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800172e:	4b14      	ldr	r3, [pc, #80]	; (8001780 <MX_ADC1_Init+0x98>)
 8001730:	2200      	movs	r2, #0
 8001732:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <MX_ADC1_Init+0x98>)
 8001736:	2201      	movs	r2, #1
 8001738:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800173a:	4b11      	ldr	r3, [pc, #68]	; (8001780 <MX_ADC1_Init+0x98>)
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001742:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <MX_ADC1_Init+0x98>)
 8001744:	2201      	movs	r2, #1
 8001746:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001748:	480d      	ldr	r0, [pc, #52]	; (8001780 <MX_ADC1_Init+0x98>)
 800174a:	f002 fc0f 	bl	8003f6c <HAL_ADC_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001754:	f000 fde0 	bl	8002318 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001758:	2304      	movs	r3, #4
 800175a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800175c:	2301      	movs	r3, #1
 800175e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001764:	463b      	mov	r3, r7
 8001766:	4619      	mov	r1, r3
 8001768:	4805      	ldr	r0, [pc, #20]	; (8001780 <MX_ADC1_Init+0x98>)
 800176a:	f002 fc43 	bl	8003ff4 <HAL_ADC_ConfigChannel>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001774:	f000 fdd0 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	200007e8 	.word	0x200007e8
 8001784:	40012000 	.word	0x40012000
 8001788:	0f000001 	.word	0x0f000001

0800178c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001790:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <MX_SPI1_Init+0x64>)
 8001792:	4a18      	ldr	r2, [pc, #96]	; (80017f4 <MX_SPI1_Init+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001796:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <MX_SPI1_Init+0x64>)
 8001798:	f44f 7282 	mov.w	r2, #260	; 0x104
 800179c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017a4:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017aa:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017be:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c4:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d0:	4b07      	ldr	r3, [pc, #28]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017d8:	220a      	movs	r2, #10
 80017da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017dc:	4804      	ldr	r0, [pc, #16]	; (80017f0 <MX_SPI1_Init+0x64>)
 80017de:	f004 f98d 	bl	8005afc <HAL_SPI_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017e8:	f000 fd96 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000960 	.word	0x20000960
 80017f4:	40013000 	.word	0x40013000

080017f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017fe:	f107 0308 	add.w	r3, r7, #8
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	463b      	mov	r3, r7
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001814:	4b1e      	ldr	r3, [pc, #120]	; (8001890 <MX_TIM1_Init+0x98>)
 8001816:	4a1f      	ldr	r2, [pc, #124]	; (8001894 <MX_TIM1_Init+0x9c>)
 8001818:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 800181a:	4b1d      	ldr	r3, [pc, #116]	; (8001890 <MX_TIM1_Init+0x98>)
 800181c:	22a7      	movs	r2, #167	; 0xa7
 800181e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001820:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <MX_TIM1_Init+0x98>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <MX_TIM1_Init+0x98>)
 8001828:	f644 6220 	movw	r2, #20000	; 0x4e20
 800182c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800182e:	4b18      	ldr	r3, [pc, #96]	; (8001890 <MX_TIM1_Init+0x98>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001834:	4b16      	ldr	r3, [pc, #88]	; (8001890 <MX_TIM1_Init+0x98>)
 8001836:	2200      	movs	r2, #0
 8001838:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183a:	4b15      	ldr	r3, [pc, #84]	; (8001890 <MX_TIM1_Init+0x98>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001840:	4813      	ldr	r0, [pc, #76]	; (8001890 <MX_TIM1_Init+0x98>)
 8001842:	f004 fbeb 	bl	800601c <HAL_TIM_Base_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800184c:	f000 fd64 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001854:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001856:	f107 0308 	add.w	r3, r7, #8
 800185a:	4619      	mov	r1, r3
 800185c:	480c      	ldr	r0, [pc, #48]	; (8001890 <MX_TIM1_Init+0x98>)
 800185e:	f004 ffe3 	bl	8006828 <HAL_TIM_ConfigClockSource>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001868:	f000 fd56 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001874:	463b      	mov	r3, r7
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	; (8001890 <MX_TIM1_Init+0x98>)
 800187a:	f005 fbd1 	bl	8007020 <HAL_TIMEx_MasterConfigSynchronization>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001884:	f000 fd48 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	200008d4 	.word	0x200008d4
 8001894:	40010000 	.word	0x40010000

08001898 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ac:	463b      	mov	r3, r7
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018b4:	4b1d      	ldr	r3, [pc, #116]	; (800192c <MX_TIM2_Init+0x94>)
 80018b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80018bc:	4b1b      	ldr	r3, [pc, #108]	; (800192c <MX_TIM2_Init+0x94>)
 80018be:	2253      	movs	r2, #83	; 0x53
 80018c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c2:	4b1a      	ldr	r3, [pc, #104]	; (800192c <MX_TIM2_Init+0x94>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018c8:	4b18      	ldr	r3, [pc, #96]	; (800192c <MX_TIM2_Init+0x94>)
 80018ca:	f04f 32ff 	mov.w	r2, #4294967295
 80018ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d0:	4b16      	ldr	r3, [pc, #88]	; (800192c <MX_TIM2_Init+0x94>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <MX_TIM2_Init+0x94>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018dc:	4813      	ldr	r0, [pc, #76]	; (800192c <MX_TIM2_Init+0x94>)
 80018de:	f004 fb9d 	bl	800601c <HAL_TIM_Base_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018e8:	f000 fd16 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018f2:	f107 0308 	add.w	r3, r7, #8
 80018f6:	4619      	mov	r1, r3
 80018f8:	480c      	ldr	r0, [pc, #48]	; (800192c <MX_TIM2_Init+0x94>)
 80018fa:	f004 ff95 	bl	8006828 <HAL_TIM_ConfigClockSource>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001904:	f000 fd08 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001908:	2300      	movs	r3, #0
 800190a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190c:	2300      	movs	r3, #0
 800190e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001910:	463b      	mov	r3, r7
 8001912:	4619      	mov	r1, r3
 8001914:	4805      	ldr	r0, [pc, #20]	; (800192c <MX_TIM2_Init+0x94>)
 8001916:	f005 fb83 	bl	8007020 <HAL_TIMEx_MasterConfigSynchronization>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001920:	f000 fcfa 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200009b8 	.word	0x200009b8

08001930 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08e      	sub	sp, #56	; 0x38
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001936:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001944:	f107 0320 	add.w	r3, r7, #32
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
 800195c:	615a      	str	r2, [r3, #20]
 800195e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001960:	4b3d      	ldr	r3, [pc, #244]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001962:	4a3e      	ldr	r2, [pc, #248]	; (8001a5c <MX_TIM3_Init+0x12c>)
 8001964:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001966:	4b3c      	ldr	r3, [pc, #240]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001968:	2200      	movs	r2, #0
 800196a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196c:	4b3a      	ldr	r3, [pc, #232]	; (8001a58 <MX_TIM3_Init+0x128>)
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001972:	4b39      	ldr	r3, [pc, #228]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001974:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001978:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197a:	4b37      	ldr	r3, [pc, #220]	; (8001a58 <MX_TIM3_Init+0x128>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001980:	4b35      	ldr	r3, [pc, #212]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001982:	2200      	movs	r2, #0
 8001984:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001986:	4834      	ldr	r0, [pc, #208]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001988:	f004 fb48 	bl	800601c <HAL_TIM_Base_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001992:	f000 fcc1 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001996:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800199a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800199c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019a0:	4619      	mov	r1, r3
 80019a2:	482d      	ldr	r0, [pc, #180]	; (8001a58 <MX_TIM3_Init+0x128>)
 80019a4:	f004 ff40 	bl	8006828 <HAL_TIM_ConfigClockSource>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80019ae:	f000 fcb3 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019b2:	4829      	ldr	r0, [pc, #164]	; (8001a58 <MX_TIM3_Init+0x128>)
 80019b4:	f004 fc5a 	bl	800626c <HAL_TIM_PWM_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80019be:	f000 fcab 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c2:	2300      	movs	r3, #0
 80019c4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019ca:	f107 0320 	add.w	r3, r7, #32
 80019ce:	4619      	mov	r1, r3
 80019d0:	4821      	ldr	r0, [pc, #132]	; (8001a58 <MX_TIM3_Init+0x128>)
 80019d2:	f005 fb25 	bl	8007020 <HAL_TIMEx_MasterConfigSynchronization>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80019dc:	f000 fc9c 	bl	8002318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019e0:	2360      	movs	r3, #96	; 0x60
 80019e2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019e8:	2300      	movs	r3, #0
 80019ea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	2200      	movs	r2, #0
 80019f4:	4619      	mov	r1, r3
 80019f6:	4818      	ldr	r0, [pc, #96]	; (8001a58 <MX_TIM3_Init+0x128>)
 80019f8:	f004 fe58 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001a02:	f000 fc89 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2204      	movs	r2, #4
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4812      	ldr	r0, [pc, #72]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001a0e:	f004 fe4d 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001a18:	f000 fc7e 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2208      	movs	r2, #8
 8001a20:	4619      	mov	r1, r3
 8001a22:	480d      	ldr	r0, [pc, #52]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001a24:	f004 fe42 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001a2e:	f000 fc73 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	220c      	movs	r2, #12
 8001a36:	4619      	mov	r1, r3
 8001a38:	4807      	ldr	r0, [pc, #28]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001a3a:	f004 fe37 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001a44:	f000 fc68 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a48:	4803      	ldr	r0, [pc, #12]	; (8001a58 <MX_TIM3_Init+0x128>)
 8001a4a:	f001 fc41 	bl	80032d0 <HAL_TIM_MspPostInit>

}
 8001a4e:	bf00      	nop
 8001a50:	3738      	adds	r7, #56	; 0x38
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	2000075c 	.word	0x2000075c
 8001a5c:	40000400 	.word	0x40000400

08001a60 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08e      	sub	sp, #56	; 0x38
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a74:	f107 0320 	add.w	r3, r7, #32
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
 8001a8c:	615a      	str	r2, [r3, #20]
 8001a8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a90:	4b3d      	ldr	r3, [pc, #244]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001a92:	4a3e      	ldr	r2, [pc, #248]	; (8001b8c <MX_TIM4_Init+0x12c>)
 8001a94:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8001a96:	4b3c      	ldr	r3, [pc, #240]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001a98:	2253      	movs	r2, #83	; 0x53
 8001a9a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9c:	4b3a      	ldr	r3, [pc, #232]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8001aa2:	4b39      	ldr	r3, [pc, #228]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001aa4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001aa8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aaa:	4b37      	ldr	r3, [pc, #220]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab0:	4b35      	ldr	r3, [pc, #212]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ab6:	4834      	ldr	r0, [pc, #208]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001ab8:	f004 fab0 	bl	800601c <HAL_TIM_Base_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001ac2:	f000 fc29 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001acc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	482d      	ldr	r0, [pc, #180]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001ad4:	f004 fea8 	bl	8006828 <HAL_TIM_ConfigClockSource>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001ade:	f000 fc1b 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ae2:	4829      	ldr	r0, [pc, #164]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001ae4:	f004 fbc2 	bl	800626c <HAL_TIM_PWM_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001aee:	f000 fc13 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af2:	2300      	movs	r3, #0
 8001af4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001afa:	f107 0320 	add.w	r3, r7, #32
 8001afe:	4619      	mov	r1, r3
 8001b00:	4821      	ldr	r0, [pc, #132]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001b02:	f005 fa8d 	bl	8007020 <HAL_TIMEx_MasterConfigSynchronization>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001b0c:	f000 fc04 	bl	8002318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b10:	2360      	movs	r3, #96	; 0x60
 8001b12:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	2200      	movs	r2, #0
 8001b24:	4619      	mov	r1, r3
 8001b26:	4818      	ldr	r0, [pc, #96]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001b28:	f004 fdc0 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001b32:	f000 fbf1 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b36:	1d3b      	adds	r3, r7, #4
 8001b38:	2204      	movs	r2, #4
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4812      	ldr	r0, [pc, #72]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001b3e:	f004 fdb5 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001b48:	f000 fbe6 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	2208      	movs	r2, #8
 8001b50:	4619      	mov	r1, r3
 8001b52:	480d      	ldr	r0, [pc, #52]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001b54:	f004 fdaa 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001b5e:	f000 fbdb 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	220c      	movs	r2, #12
 8001b66:	4619      	mov	r1, r3
 8001b68:	4807      	ldr	r0, [pc, #28]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001b6a:	f004 fd9f 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001b74:	f000 fbd0 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b78:	4803      	ldr	r0, [pc, #12]	; (8001b88 <MX_TIM4_Init+0x128>)
 8001b7a:	f001 fba9 	bl	80032d0 <HAL_TIM_MspPostInit>

}
 8001b7e:	bf00      	nop
 8001b80:	3738      	adds	r7, #56	; 0x38
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000628 	.word	0x20000628
 8001b8c:	40000800 	.word	0x40000800

08001b90 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	; 0x28
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b96:	f107 0320 	add.w	r3, r7, #32
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]
 8001bae:	615a      	str	r2, [r3, #20]
 8001bb0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001bb2:	4b27      	ldr	r3, [pc, #156]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bb4:	4a27      	ldr	r2, [pc, #156]	; (8001c54 <MX_TIM5_Init+0xc4>)
 8001bb6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001bb8:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bbe:	4b24      	ldr	r3, [pc, #144]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001bc4:	4b22      	ldr	r3, [pc, #136]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8001bca:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bcc:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd2:	4b1f      	ldr	r3, [pc, #124]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001bd8:	481d      	ldr	r0, [pc, #116]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bda:	f004 fb47 	bl	800626c <HAL_TIM_PWM_Init>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001be4:	f000 fb98 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001bf0:	f107 0320 	add.w	r3, r7, #32
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4816      	ldr	r0, [pc, #88]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001bf8:	f005 fa12 	bl	8007020 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001c02:	f000 fb89 	bl	8002318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c06:	2360      	movs	r3, #96	; 0x60
 8001c08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	2208      	movs	r2, #8
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	480c      	ldr	r0, [pc, #48]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001c1e:	f004 fd45 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001c28:	f000 fb76 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	220c      	movs	r2, #12
 8001c30:	4619      	mov	r1, r3
 8001c32:	4807      	ldr	r0, [pc, #28]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001c34:	f004 fd3a 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001c3e:	f000 fb6b 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001c42:	4803      	ldr	r0, [pc, #12]	; (8001c50 <MX_TIM5_Init+0xc0>)
 8001c44:	f001 fb44 	bl	80032d0 <HAL_TIM_MspPostInit>

}
 8001c48:	bf00      	nop
 8001c4a:	3728      	adds	r7, #40	; 0x28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000714 	.word	0x20000714
 8001c54:	40000c00 	.word	0x40000c00

08001c58 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b096      	sub	sp, #88	; 0x58
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	605a      	str	r2, [r3, #4]
 8001c68:	609a      	str	r2, [r3, #8]
 8001c6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
 8001c84:	611a      	str	r2, [r3, #16]
 8001c86:	615a      	str	r2, [r3, #20]
 8001c88:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c8a:	1d3b      	adds	r3, r7, #4
 8001c8c:	2220      	movs	r2, #32
 8001c8e:	2100      	movs	r1, #0
 8001c90:	4618      	mov	r0, r3
 8001c92:	f006 fac9 	bl	8008228 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c96:	4b50      	ldr	r3, [pc, #320]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001c98:	4a50      	ldr	r2, [pc, #320]	; (8001ddc <MX_TIM8_Init+0x184>)
 8001c9a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8001c9c:	4b4e      	ldr	r3, [pc, #312]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001c9e:	22a7      	movs	r2, #167	; 0xa7
 8001ca0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca2:	4b4d      	ldr	r3, [pc, #308]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8001ca8:	4b4b      	ldr	r3, [pc, #300]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001caa:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001cae:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb0:	4b49      	ldr	r3, [pc, #292]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001cb6:	4b48      	ldr	r3, [pc, #288]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cbc:	4b46      	ldr	r3, [pc, #280]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001cc2:	4845      	ldr	r0, [pc, #276]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001cc4:	f004 f9aa 	bl	800601c <HAL_TIM_Base_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001cce:	f000 fb23 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001cd8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cdc:	4619      	mov	r1, r3
 8001cde:	483e      	ldr	r0, [pc, #248]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001ce0:	f004 fda2 	bl	8006828 <HAL_TIM_ConfigClockSource>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001cea:	f000 fb15 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001cee:	483a      	ldr	r0, [pc, #232]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001cf0:	f004 fabc 	bl	800626c <HAL_TIM_PWM_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001cfa:	f000 fb0d 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d02:	2300      	movs	r3, #0
 8001d04:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d06:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4832      	ldr	r0, [pc, #200]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001d0e:	f005 f987 	bl	8007020 <HAL_TIMEx_MasterConfigSynchronization>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001d18:	f000 fafe 	bl	8002318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d1c:	2360      	movs	r3, #96	; 0x60
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d30:	2300      	movs	r3, #0
 8001d32:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d34:	2300      	movs	r3, #0
 8001d36:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4825      	ldr	r0, [pc, #148]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001d42:	f004 fcb3 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001d4c:	f000 fae4 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d54:	2204      	movs	r2, #4
 8001d56:	4619      	mov	r1, r3
 8001d58:	481f      	ldr	r0, [pc, #124]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001d5a:	f004 fca7 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001d64:	f000 fad8 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d6c:	2208      	movs	r2, #8
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4819      	ldr	r0, [pc, #100]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001d72:	f004 fc9b 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001d7c:	f000 facc 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d84:	220c      	movs	r2, #12
 8001d86:	4619      	mov	r1, r3
 8001d88:	4813      	ldr	r0, [pc, #76]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001d8a:	f004 fc8f 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001d94:	f000 fac0 	bl	8002318 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001db0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001db6:	1d3b      	adds	r3, r7, #4
 8001db8:	4619      	mov	r1, r3
 8001dba:	4807      	ldr	r0, [pc, #28]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001dbc:	f005 f9ac 	bl	8007118 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8001dc6:	f000 faa7 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001dca:	4803      	ldr	r0, [pc, #12]	; (8001dd8 <MX_TIM8_Init+0x180>)
 8001dcc:	f001 fa80 	bl	80032d0 <HAL_TIM_MspPostInit>

}
 8001dd0:	bf00      	nop
 8001dd2:	3758      	adds	r7, #88	; 0x58
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	200005e0 	.word	0x200005e0
 8001ddc:	40010400 	.word	0x40010400

08001de0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08c      	sub	sp, #48	; 0x30
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001de6:	f107 0320 	add.w	r3, r7, #32
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001df4:	1d3b      	adds	r3, r7, #4
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
 8001e00:	611a      	str	r2, [r3, #16]
 8001e02:	615a      	str	r2, [r3, #20]
 8001e04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001e06:	4b2a      	ldr	r3, [pc, #168]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e08:	4a2a      	ldr	r2, [pc, #168]	; (8001eb4 <MX_TIM12_Init+0xd4>)
 8001e0a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 83;
 8001e0c:	4b28      	ldr	r3, [pc, #160]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e0e:	2253      	movs	r2, #83	; 0x53
 8001e10:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e12:	4b27      	ldr	r3, [pc, #156]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 255;
 8001e18:	4b25      	ldr	r3, [pc, #148]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e1a:	22ff      	movs	r2, #255	; 0xff
 8001e1c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1e:	4b24      	ldr	r3, [pc, #144]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e24:	4b22      	ldr	r3, [pc, #136]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001e2a:	4821      	ldr	r0, [pc, #132]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e2c:	f004 f8f6 	bl	800601c <HAL_TIM_Base_Init>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8001e36:	f000 fa6f 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e3e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001e40:	f107 0320 	add.w	r3, r7, #32
 8001e44:	4619      	mov	r1, r3
 8001e46:	481a      	ldr	r0, [pc, #104]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e48:	f004 fcee 	bl	8006828 <HAL_TIM_ConfigClockSource>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 8001e52:	f000 fa61 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001e56:	4816      	ldr	r0, [pc, #88]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e58:	f004 fa08 	bl	800626c <HAL_TIM_PWM_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM12_Init+0x86>
  {
    Error_Handler();
 8001e62:	f000 fa59 	bl	8002318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e66:	2360      	movs	r3, #96	; 0x60
 8001e68:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2200      	movs	r2, #0
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480c      	ldr	r0, [pc, #48]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e7e:	f004 fc15 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_TIM12_Init+0xac>
  {
    Error_Handler();
 8001e88:	f000 fa46 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e8c:	1d3b      	adds	r3, r7, #4
 8001e8e:	2204      	movs	r2, #4
 8001e90:	4619      	mov	r1, r3
 8001e92:	4807      	ldr	r0, [pc, #28]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001e94:	f004 fc0a 	bl	80066ac <HAL_TIM_PWM_ConfigChannel>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM12_Init+0xc2>
  {
    Error_Handler();
 8001e9e:	f000 fa3b 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001ea2:	4803      	ldr	r0, [pc, #12]	; (8001eb0 <MX_TIM12_Init+0xd0>)
 8001ea4:	f001 fa14 	bl	80032d0 <HAL_TIM_MspPostInit>

}
 8001ea8:	bf00      	nop
 8001eaa:	3730      	adds	r7, #48	; 0x30
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000aa4 	.word	0x20000aa4
 8001eb4:	40001800 	.word	0x40001800

08001eb8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ebc:	4b11      	ldr	r3, [pc, #68]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ebe:	4a12      	ldr	r2, [pc, #72]	; (8001f08 <MX_UART4_Init+0x50>)
 8001ec0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001ec2:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ec4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ec8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001eca:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001edc:	4b09      	ldr	r3, [pc, #36]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ede:	220c      	movs	r2, #12
 8001ee0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ee2:	4b08      	ldr	r3, [pc, #32]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ee8:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001eee:	4805      	ldr	r0, [pc, #20]	; (8001f04 <MX_UART4_Init+0x4c>)
 8001ef0:	f005 f978 	bl	80071e4 <HAL_UART_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001efa:	f000 fa0d 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	2000091c 	.word	0x2000091c
 8001f08:	40004c00 	.word	0x40004c00

08001f0c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f10:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f12:	4a12      	ldr	r2, [pc, #72]	; (8001f5c <MX_UART5_Init+0x50>)
 8001f14:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f1c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f1e:	4b0e      	ldr	r3, [pc, #56]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f24:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f2a:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f30:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f32:	220c      	movs	r2, #12
 8001f34:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f36:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f3c:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f42:	4805      	ldr	r0, [pc, #20]	; (8001f58 <MX_UART5_Init+0x4c>)
 8001f44:	f005 f94e 	bl	80071e4 <HAL_UART_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001f4e:	f000 f9e3 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200007a4 	.word	0x200007a4
 8001f5c:	40005000 	.word	0x40005000

08001f60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f64:	4b11      	ldr	r3, [pc, #68]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f66:	4a12      	ldr	r2, [pc, #72]	; (8001fb0 <MX_USART1_UART_Init+0x50>)
 8001f68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f6a:	4b10      	ldr	r3, [pc, #64]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f72:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f78:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f86:	220c      	movs	r2, #12
 8001f88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f96:	4805      	ldr	r0, [pc, #20]	; (8001fac <MX_USART1_UART_Init+0x4c>)
 8001f98:	f005 f924 	bl	80071e4 <HAL_UART_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001fa2:	f000 f9b9 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000890 	.word	0x20000890
 8001fb0:	40011000 	.word	0x40011000

08001fb4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fba:	4a12      	ldr	r2, [pc, #72]	; (8002004 <MX_USART2_UART_Init+0x50>)
 8001fbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc6:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fcc:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fd2:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fd8:	4b09      	ldr	r3, [pc, #36]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fda:	220c      	movs	r2, #12
 8001fdc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fde:	4b08      	ldr	r3, [pc, #32]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe4:	4b06      	ldr	r3, [pc, #24]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fea:	4805      	ldr	r0, [pc, #20]	; (8002000 <MX_USART2_UART_Init+0x4c>)
 8001fec:	f005 f8fa 	bl	80071e4 <HAL_UART_Init>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ff6:	f000 f98f 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000a00 	.word	0x20000a00
 8002004:	40004400 	.word	0x40004400

08002008 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800200c:	4b11      	ldr	r3, [pc, #68]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 800200e:	4a12      	ldr	r2, [pc, #72]	; (8002058 <MX_USART3_UART_Init+0x50>)
 8002010:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002012:	4b10      	ldr	r3, [pc, #64]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 8002014:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002018:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800201a:	4b0e      	ldr	r3, [pc, #56]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 8002022:	2200      	movs	r2, #0
 8002024:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002026:	4b0b      	ldr	r3, [pc, #44]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 8002028:	2200      	movs	r2, #0
 800202a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800202c:	4b09      	ldr	r3, [pc, #36]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 800202e:	220c      	movs	r2, #12
 8002030:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002032:	4b08      	ldr	r3, [pc, #32]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 800203a:	2200      	movs	r2, #0
 800203c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800203e:	4805      	ldr	r0, [pc, #20]	; (8002054 <MX_USART3_UART_Init+0x4c>)
 8002040:	f005 f8d0 	bl	80071e4 <HAL_UART_Init>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800204a:	f000 f965 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200006d0 	.word	0x200006d0
 8002058:	40004800 	.word	0x40004800

0800205c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	4b23      	ldr	r3, [pc, #140]	; (80020f4 <MX_DMA_Init+0x98>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	4a22      	ldr	r2, [pc, #136]	; (80020f4 <MX_DMA_Init+0x98>)
 800206c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002070:	6313      	str	r3, [r2, #48]	; 0x30
 8002072:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <MX_DMA_Init+0x98>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	603b      	str	r3, [r7, #0]
 8002082:	4b1c      	ldr	r3, [pc, #112]	; (80020f4 <MX_DMA_Init+0x98>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	4a1b      	ldr	r2, [pc, #108]	; (80020f4 <MX_DMA_Init+0x98>)
 8002088:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800208c:	6313      	str	r3, [r2, #48]	; 0x30
 800208e:	4b19      	ldr	r3, [pc, #100]	; (80020f4 <MX_DMA_Init+0x98>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002096:	603b      	str	r3, [r7, #0]
 8002098:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	200b      	movs	r0, #11
 80020a0:	f002 fa7e 	bl	80045a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80020a4:	200b      	movs	r0, #11
 80020a6:	f002 fa97 	bl	80045d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2100      	movs	r1, #0
 80020ae:	200c      	movs	r0, #12
 80020b0:	f002 fa76 	bl	80045a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80020b4:	200c      	movs	r0, #12
 80020b6:	f002 fa8f 	bl	80045d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2100      	movs	r1, #0
 80020be:	200d      	movs	r0, #13
 80020c0:	f002 fa6e 	bl	80045a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80020c4:	200d      	movs	r0, #13
 80020c6:	f002 fa87 	bl	80045d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	2010      	movs	r0, #16
 80020d0:	f002 fa66 	bl	80045a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80020d4:	2010      	movs	r0, #16
 80020d6:	f002 fa7f 	bl	80045d8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	203a      	movs	r0, #58	; 0x3a
 80020e0:	f002 fa5e 	bl	80045a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80020e4:	203a      	movs	r0, #58	; 0x3a
 80020e6:	f002 fa77 	bl	80045d8 <HAL_NVIC_EnableIRQ>

}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800

080020f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08c      	sub	sp, #48	; 0x30
 80020fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	61bb      	str	r3, [r7, #24]
 8002112:	4b62      	ldr	r3, [pc, #392]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	4a61      	ldr	r2, [pc, #388]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002118:	f043 0310 	orr.w	r3, r3, #16
 800211c:	6313      	str	r3, [r2, #48]	; 0x30
 800211e:	4b5f      	ldr	r3, [pc, #380]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	f003 0310 	and.w	r3, r3, #16
 8002126:	61bb      	str	r3, [r7, #24]
 8002128:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	4b5b      	ldr	r3, [pc, #364]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4a5a      	ldr	r2, [pc, #360]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
 800213a:	4b58      	ldr	r3, [pc, #352]	; (800229c <MX_GPIO_Init+0x1a4>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
 800214a:	4b54      	ldr	r3, [pc, #336]	; (800229c <MX_GPIO_Init+0x1a4>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	4a53      	ldr	r2, [pc, #332]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	6313      	str	r3, [r2, #48]	; 0x30
 8002156:	4b51      	ldr	r3, [pc, #324]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b4d      	ldr	r3, [pc, #308]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	4a4c      	ldr	r2, [pc, #304]	; (800229c <MX_GPIO_Init+0x1a4>)
 800216c:	f043 0302 	orr.w	r3, r3, #2
 8002170:	6313      	str	r3, [r2, #48]	; 0x30
 8002172:	4b4a      	ldr	r3, [pc, #296]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	4b46      	ldr	r3, [pc, #280]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	4a45      	ldr	r2, [pc, #276]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002188:	f043 0308 	orr.w	r3, r3, #8
 800218c:	6313      	str	r3, [r2, #48]	; 0x30
 800218e:	4b43      	ldr	r3, [pc, #268]	; (800229c <MX_GPIO_Init+0x1a4>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	60bb      	str	r3, [r7, #8]
 8002198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	4b3f      	ldr	r3, [pc, #252]	; (800229c <MX_GPIO_Init+0x1a4>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a3e      	ldr	r2, [pc, #248]	; (800229c <MX_GPIO_Init+0x1a4>)
 80021a4:	f043 0304 	orr.w	r3, r3, #4
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b3c      	ldr	r3, [pc, #240]	; (800229c <MX_GPIO_Init+0x1a4>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0304 	and.w	r3, r3, #4
 80021b2:	607b      	str	r3, [r7, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80021b6:	2200      	movs	r2, #0
 80021b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021bc:	4838      	ldr	r0, [pc, #224]	; (80022a0 <MX_GPIO_Init+0x1a8>)
 80021be:	f002 ffc3 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CSN_GPIO_Port, OLED_CSN_Pin, GPIO_PIN_RESET);
 80021c2:	2200      	movs	r2, #0
 80021c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c8:	4836      	ldr	r0, [pc, #216]	; (80022a4 <MX_GPIO_Init+0x1ac>)
 80021ca:	f002 ffbd 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_RES_Pin|OLED_DC_Pin, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	21c0      	movs	r1, #192	; 0xc0
 80021d2:	4835      	ldr	r0, [pc, #212]	; (80022a8 <MX_GPIO_Init+0x1b0>)
 80021d4:	f002 ffb8 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021d8:	2360      	movs	r3, #96	; 0x60
 80021da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021dc:	2302      	movs	r3, #2
 80021de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e4:	2300      	movs	r3, #0
 80021e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80021e8:	2303      	movs	r3, #3
 80021ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021ec:	f107 031c 	add.w	r3, r7, #28
 80021f0:	4619      	mov	r1, r3
 80021f2:	482e      	ldr	r0, [pc, #184]	; (80022ac <MX_GPIO_Init+0x1b4>)
 80021f4:	f002 fe0c 	bl	8004e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80021f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fe:	2301      	movs	r3, #1
 8002200:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002206:	2300      	movs	r3, #0
 8002208:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800220a:	f107 031c 	add.w	r3, r7, #28
 800220e:	4619      	mov	r1, r3
 8002210:	4823      	ldr	r0, [pc, #140]	; (80022a0 <MX_GPIO_Init+0x1a8>)
 8002212:	f002 fdfd 	bl	8004e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_CSN_Pin */
  GPIO_InitStruct.Pin = OLED_CSN_Pin;
 8002216:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800221a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800221c:	2301      	movs	r3, #1
 800221e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002224:	2303      	movs	r3, #3
 8002226:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_CSN_GPIO_Port, &GPIO_InitStruct);
 8002228:	f107 031c 	add.w	r3, r7, #28
 800222c:	4619      	mov	r1, r3
 800222e:	481d      	ldr	r0, [pc, #116]	; (80022a4 <MX_GPIO_Init+0x1ac>)
 8002230:	f002 fdee 	bl	8004e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RES_Pin OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_RES_Pin|OLED_DC_Pin;
 8002234:	23c0      	movs	r3, #192	; 0xc0
 8002236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002238:	2301      	movs	r3, #1
 800223a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002244:	f107 031c 	add.w	r3, r7, #28
 8002248:	4619      	mov	r1, r3
 800224a:	4817      	ldr	r0, [pc, #92]	; (80022a8 <MX_GPIO_Init+0x1b0>)
 800224c:	f002 fde0 	bl	8004e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002250:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002254:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002256:	2302      	movs	r3, #2
 8002258:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225a:	2300      	movs	r3, #0
 800225c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225e:	2300      	movs	r3, #0
 8002260:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002262:	2303      	movs	r3, #3
 8002264:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002266:	f107 031c 	add.w	r3, r7, #28
 800226a:	4619      	mov	r1, r3
 800226c:	480e      	ldr	r0, [pc, #56]	; (80022a8 <MX_GPIO_Init+0x1b0>)
 800226e:	f002 fdcf 	bl	8004e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002272:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002278:	2302      	movs	r3, #2
 800227a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002284:	2303      	movs	r3, #3
 8002286:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002288:	f107 031c 	add.w	r3, r7, #28
 800228c:	4619      	mov	r1, r3
 800228e:	4806      	ldr	r0, [pc, #24]	; (80022a8 <MX_GPIO_Init+0x1b0>)
 8002290:	f002 fdbe 	bl	8004e10 <HAL_GPIO_Init>

}
 8002294:	bf00      	nop
 8002296:	3730      	adds	r7, #48	; 0x30
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020c00 	.word	0x40020c00
 80022a4:	40020000 	.word	0x40020000
 80022a8:	40020400 	.word	0x40020400
 80022ac:	40021000 	.word	0x40021000

080022b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a10      	ldr	r2, [pc, #64]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d102      	bne.n	80022c8 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 80022c2:	f001 fe0f 	bl	8003ee4 <HAL_IncTick>
      if(pidinit==1&&lock!=0)
    	  PID_CTRL();
      setmotor();
  }
  /* USER CODE END Callback 1 */
}
 80022c6:	e017      	b.n	80022f8 <HAL_TIM_PeriodElapsedCallback+0x48>
  else if(htim->Instance == TIM1)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a0d      	ldr	r2, [pc, #52]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d112      	bne.n	80022f8 <HAL_TIM_PeriodElapsedCallback+0x48>
	  HAL_UART_Transmit_IT(&huart5, (unsigned char *)&frame, sizeof(frame));
 80022d2:	2284      	movs	r2, #132	; 0x84
 80022d4:	490c      	ldr	r1, [pc, #48]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80022d6:	480d      	ldr	r0, [pc, #52]	; (800230c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80022d8:	f005 f863 	bl	80073a2 <HAL_UART_Transmit_IT>
	  OLED_Refresh_Gram();
 80022dc:	f000 f956 	bl	800258c <OLED_Refresh_Gram>
      if(pidinit==1&&lock!=0)
 80022e0:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d105      	bne.n	80022f4 <HAL_TIM_PeriodElapsedCallback+0x44>
 80022e8:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <HAL_TIM_PeriodElapsedCallback+0x44>
    	  PID_CTRL();
 80022f0:	f7fe fe7e 	bl	8000ff0 <PID_CTRL>
      setmotor();
 80022f4:	f000 f83e 	bl	8002374 <setmotor>
}
 80022f8:	bf00      	nop
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40001400 	.word	0x40001400
 8002304:	40010000 	.word	0x40010000
 8002308:	200000a8 	.word	0x200000a8
 800230c:	200007a4 	.word	0x200007a4
 8002310:	20000400 	.word	0x20000400
 8002314:	2000041c 	.word	0x2000041c

08002318 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800231c:	b672      	cpsid	i
}
 800231e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002320:	e7fe      	b.n	8002320 <Error_Handler+0x8>
	...

08002324 <motorinit>:
		{ 1.0f, 1.0f, 0, 0,1.0f, 0, 0, 0, 0, },
		{ -1.0f, 1.0f, 0, 0, 1.0f, 0, 0, 0, 0, }, };*/
float motor[8];
//dof68 
void motorinit()
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim4;
	extern TIM_HandleTypeDef htim8;
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002328:	2100      	movs	r1, #0
 800232a:	4810      	ldr	r0, [pc, #64]	; (800236c <motorinit+0x48>)
 800232c:	f003 ffee 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8002330:	2104      	movs	r1, #4
 8002332:	480e      	ldr	r0, [pc, #56]	; (800236c <motorinit+0x48>)
 8002334:	f003 ffea 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002338:	2108      	movs	r1, #8
 800233a:	480c      	ldr	r0, [pc, #48]	; (800236c <motorinit+0x48>)
 800233c:	f003 ffe6 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002340:	210c      	movs	r1, #12
 8002342:	480a      	ldr	r0, [pc, #40]	; (800236c <motorinit+0x48>)
 8002344:	f003 ffe2 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002348:	2100      	movs	r1, #0
 800234a:	4809      	ldr	r0, [pc, #36]	; (8002370 <motorinit+0x4c>)
 800234c:	f003 ffde 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002350:	2104      	movs	r1, #4
 8002352:	4807      	ldr	r0, [pc, #28]	; (8002370 <motorinit+0x4c>)
 8002354:	f003 ffda 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002358:	2108      	movs	r1, #8
 800235a:	4805      	ldr	r0, [pc, #20]	; (8002370 <motorinit+0x4c>)
 800235c:	f003 ffd6 	bl	800630c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8002360:	210c      	movs	r1, #12
 8002362:	4803      	ldr	r0, [pc, #12]	; (8002370 <motorinit+0x4c>)
 8002364:	f003 ffd2 	bl	800630c <HAL_TIM_PWM_Start>
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20000628 	.word	0x20000628
 8002370:	200005e0 	.word	0x200005e0

08002374 <setmotor>:
void setmotor()
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
    int time = HAL_GetTick();
 800237a:	f001 fdc7 	bl	8003f0c <HAL_GetTick>
 800237e:	4603      	mov	r3, r0
 8002380:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 8; i++)
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	e05d      	b.n	8002444 <setmotor+0xd0>
    {
        float tmp = 0;
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	60bb      	str	r3, [r7, #8]
        for (int j = 0; j < 6; j++)
 800238e:	2300      	movs	r3, #0
 8002390:	607b      	str	r3, [r7, #4]
 8002392:	e01c      	b.n	80023ce <setmotor+0x5a>
            tmp += hcc[i][j] * dof6[j];
 8002394:	4973      	ldr	r1, [pc, #460]	; (8002564 <setmotor+0x1f0>)
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	4613      	mov	r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	4413      	add	r3, r2
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	4413      	add	r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	440b      	add	r3, r1
 80023a8:	ed93 7a00 	vldr	s14, [r3]
 80023ac:	4a6e      	ldr	r2, [pc, #440]	; (8002568 <setmotor+0x1f4>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	edd3 7a00 	vldr	s15, [r3]
 80023b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80023c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c4:	edc7 7a02 	vstr	s15, [r7, #8]
        for (int j = 0; j < 6; j++)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3301      	adds	r3, #1
 80023cc:	607b      	str	r3, [r7, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b05      	cmp	r3, #5
 80023d2:	dddf      	ble.n	8002394 <setmotor+0x20>
        if(tmp > 1)
 80023d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80023d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80023dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e4:	dd02      	ble.n	80023ec <setmotor+0x78>
            tmp = 1;
 80023e6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80023ea:	60bb      	str	r3, [r7, #8]
        if(tmp < -1)
 80023ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80023f0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80023f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023fc:	d501      	bpl.n	8002402 <setmotor+0x8e>
            tmp = -1;
 80023fe:	4b5b      	ldr	r3, [pc, #364]	; (800256c <setmotor+0x1f8>)
 8002400:	60bb      	str	r3, [r7, #8]
        if(time<10000||lock==0)//||
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	f242 720f 	movw	r2, #9999	; 0x270f
 8002408:	4293      	cmp	r3, r2
 800240a:	dd03      	ble.n	8002414 <setmotor+0xa0>
 800240c:	4b58      	ldr	r3, [pc, #352]	; (8002570 <setmotor+0x1fc>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d107      	bne.n	8002424 <setmotor+0xb0>
			motor[i] = 0;
 8002414:	4a57      	ldr	r2, [pc, #348]	; (8002574 <setmotor+0x200>)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	f04f 0200 	mov.w	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	e005      	b.n	8002430 <setmotor+0xbc>
        else
        	motor[i] = tmp;
 8002424:	4a53      	ldr	r2, [pc, #332]	; (8002574 <setmotor+0x200>)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4413      	add	r3, r2
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	601a      	str	r2, [r3, #0]
        frame.fdata[i + 16] = tmp;//
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	3310      	adds	r3, #16
 8002434:	4a50      	ldr	r2, [pc, #320]	; (8002578 <setmotor+0x204>)
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	3301      	adds	r3, #1
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2b07      	cmp	r3, #7
 8002448:	dd9e      	ble.n	8002388 <setmotor+0x14>
    }

    MOTOR_1 = motor[0] * MOTOR_WAY + MOTOR_CENTER;
 800244a:	4b4a      	ldr	r3, [pc, #296]	; (8002574 <setmotor+0x200>)
 800244c:	edd3 7a00 	vldr	s15, [r3]
 8002450:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800257c <setmotor+0x208>
 8002454:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002458:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002580 <setmotor+0x20c>
 800245c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002460:	4b48      	ldr	r3, [pc, #288]	; (8002584 <setmotor+0x210>)
 8002462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002466:	ee17 2a90 	vmov	r2, s15
 800246a:	635a      	str	r2, [r3, #52]	; 0x34
    MOTOR_2 = motor[1] * MOTOR_WAY + MOTOR_CENTER;
 800246c:	4b41      	ldr	r3, [pc, #260]	; (8002574 <setmotor+0x200>)
 800246e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002472:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800257c <setmotor+0x208>
 8002476:	ee67 7a87 	vmul.f32	s15, s15, s14
 800247a:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002580 <setmotor+0x20c>
 800247e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002482:	4b40      	ldr	r3, [pc, #256]	; (8002584 <setmotor+0x210>)
 8002484:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002488:	ee17 2a90 	vmov	r2, s15
 800248c:	639a      	str	r2, [r3, #56]	; 0x38
    MOTOR_3 = motor[2] * MOTOR_WAY + MOTOR_CENTER;
 800248e:	4b39      	ldr	r3, [pc, #228]	; (8002574 <setmotor+0x200>)
 8002490:	edd3 7a02 	vldr	s15, [r3, #8]
 8002494:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800257c <setmotor+0x208>
 8002498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800249c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002580 <setmotor+0x20c>
 80024a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024a4:	4b37      	ldr	r3, [pc, #220]	; (8002584 <setmotor+0x210>)
 80024a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024aa:	ee17 2a90 	vmov	r2, s15
 80024ae:	63da      	str	r2, [r3, #60]	; 0x3c
    MOTOR_4 = motor[3] * MOTOR_WAY + MOTOR_CENTER;
 80024b0:	4b30      	ldr	r3, [pc, #192]	; (8002574 <setmotor+0x200>)
 80024b2:	edd3 7a03 	vldr	s15, [r3, #12]
 80024b6:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800257c <setmotor+0x208>
 80024ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024be:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002580 <setmotor+0x20c>
 80024c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024c6:	4b2f      	ldr	r3, [pc, #188]	; (8002584 <setmotor+0x210>)
 80024c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024cc:	ee17 2a90 	vmov	r2, s15
 80024d0:	641a      	str	r2, [r3, #64]	; 0x40
    MOTOR_5 = motor[4] * MOTOR_WAY + MOTOR_CENTER;
 80024d2:	4b28      	ldr	r3, [pc, #160]	; (8002574 <setmotor+0x200>)
 80024d4:	edd3 7a04 	vldr	s15, [r3, #16]
 80024d8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800257c <setmotor+0x208>
 80024dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002580 <setmotor+0x20c>
 80024e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024e8:	4b27      	ldr	r3, [pc, #156]	; (8002588 <setmotor+0x214>)
 80024ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024ee:	ee17 2a90 	vmov	r2, s15
 80024f2:	635a      	str	r2, [r3, #52]	; 0x34
    MOTOR_6 = motor[5] * MOTOR_WAY + MOTOR_CENTER;
 80024f4:	4b1f      	ldr	r3, [pc, #124]	; (8002574 <setmotor+0x200>)
 80024f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80024fa:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800257c <setmotor+0x208>
 80024fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002502:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002580 <setmotor+0x20c>
 8002506:	ee77 7a87 	vadd.f32	s15, s15, s14
 800250a:	4b1f      	ldr	r3, [pc, #124]	; (8002588 <setmotor+0x214>)
 800250c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002510:	ee17 2a90 	vmov	r2, s15
 8002514:	639a      	str	r2, [r3, #56]	; 0x38
    MOTOR_7 = motor[6] * MOTOR_WAY + MOTOR_CENTER;
 8002516:	4b17      	ldr	r3, [pc, #92]	; (8002574 <setmotor+0x200>)
 8002518:	edd3 7a06 	vldr	s15, [r3, #24]
 800251c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800257c <setmotor+0x208>
 8002520:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002524:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002580 <setmotor+0x20c>
 8002528:	ee77 7a87 	vadd.f32	s15, s15, s14
 800252c:	4b16      	ldr	r3, [pc, #88]	; (8002588 <setmotor+0x214>)
 800252e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002532:	ee17 2a90 	vmov	r2, s15
 8002536:	63da      	str	r2, [r3, #60]	; 0x3c
    MOTOR_8 = motor[7] * MOTOR_WAY + MOTOR_CENTER;
 8002538:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <setmotor+0x200>)
 800253a:	edd3 7a07 	vldr	s15, [r3, #28]
 800253e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800257c <setmotor+0x208>
 8002542:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002546:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002580 <setmotor+0x20c>
 800254a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800254e:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <setmotor+0x214>)
 8002550:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002554:	ee17 2a90 	vmov	r2, s15
 8002558:	641a      	str	r2, [r3, #64]	; 0x40
}
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	2000012c 	.word	0x2000012c
 8002568:	20000404 	.word	0x20000404
 800256c:	bf800000 	.word	0xbf800000
 8002570:	2000041c 	.word	0x2000041c
 8002574:	20000aec 	.word	0x20000aec
 8002578:	200000a8 	.word	0x200000a8
 800257c:	44480000 	.word	0x44480000
 8002580:	44bb8000 	.word	0x44bb8000
 8002584:	40000800 	.word	0x40000800
 8002588:	40010400 	.word	0x40010400

0800258c <OLED_Refresh_Gram>:
extern SPI_HandleTypeDef hspi1;

  
u8 OLED_GRAM[8][128];	   //GRAM
void OLED_Refresh_Gram(void) //32GRAMOLED
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
	//u8 i,n;
	for(int i=0;i<8;i++)
 8002592:	2300      	movs	r3, #0
 8002594:	607b      	str	r3, [r7, #4]
 8002596:	e01b      	b.n	80025d0 <OLED_Refresh_Gram+0x44>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	b2db      	uxtb	r3, r3
 800259c:	3b50      	subs	r3, #80	; 0x50
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2100      	movs	r1, #0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f820 	bl	80025e8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 80025a8:	2100      	movs	r1, #0
 80025aa:	2000      	movs	r0, #0
 80025ac:	f000 f81c 	bl	80025e8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //
 80025b0:	2100      	movs	r1, #0
 80025b2:	2010      	movs	r0, #16
 80025b4:	f000 f818 	bl	80025e8 <OLED_WR_Byte>
		//OLED_RS_Set();
		HAL_SPI_Transmit(&hspi1, OLED_GRAM[i], 128, 10);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	01db      	lsls	r3, r3, #7
 80025bc:	4a08      	ldr	r2, [pc, #32]	; (80025e0 <OLED_Refresh_Gram+0x54>)
 80025be:	1899      	adds	r1, r3, r2
 80025c0:	230a      	movs	r3, #10
 80025c2:	2280      	movs	r2, #128	; 0x80
 80025c4:	4807      	ldr	r0, [pc, #28]	; (80025e4 <OLED_Refresh_Gram+0x58>)
 80025c6:	f003 fb22 	bl	8005c0e <HAL_SPI_Transmit>
	for(int i=0;i<8;i++)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3301      	adds	r3, #1
 80025ce:	607b      	str	r3, [r7, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b07      	cmp	r3, #7
 80025d4:	dde0      	ble.n	8002598 <OLED_Refresh_Gram+0xc>
		//for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
	}
}
 80025d6:	bf00      	nop
 80025d8:	bf00      	nop
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20000b0c 	.word	0x20000b0c
 80025e4:	20000960 	.word	0x20000960

080025e8 <OLED_WR_Byte>:
OLED
dat:/  cmd:/ 0,;1,;
  
**************************************************************************/
void OLED_WR_Byte(u8 dat,u8 cmd)
{	
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	460a      	mov	r2, r1
 80025f2:	71fb      	strb	r3, [r7, #7]
 80025f4:	4613      	mov	r3, r2
 80025f6:	71bb      	strb	r3, [r7, #6]
	//u8 i;
	if(cmd)
 80025f8:	79bb      	ldrb	r3, [r7, #6]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d005      	beq.n	800260a <OLED_WR_Byte+0x22>
	  OLED_RS_Set();
 80025fe:	2201      	movs	r2, #1
 8002600:	2180      	movs	r1, #128	; 0x80
 8002602:	480c      	ldr	r0, [pc, #48]	; (8002634 <OLED_WR_Byte+0x4c>)
 8002604:	f002 fda0 	bl	8005148 <HAL_GPIO_WritePin>
 8002608:	e004      	b.n	8002614 <OLED_WR_Byte+0x2c>
	else 
	  OLED_RS_Clr();
 800260a:	2200      	movs	r2, #0
 800260c:	2180      	movs	r1, #128	; 0x80
 800260e:	4809      	ldr	r0, [pc, #36]	; (8002634 <OLED_WR_Byte+0x4c>)
 8002610:	f002 fd9a 	bl	8005148 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &dat, 1, 10);
 8002614:	1df9      	adds	r1, r7, #7
 8002616:	230a      	movs	r3, #10
 8002618:	2201      	movs	r2, #1
 800261a:	4807      	ldr	r0, [pc, #28]	; (8002638 <OLED_WR_Byte+0x50>)
 800261c:	f003 faf7 	bl	8005c0e <HAL_SPI_Transmit>
		   OLED_SDIN_Clr();
		OLED_SCLK_Set();
		dat<<=1;   
	}				 		  
	*/
	OLED_RS_Set();   	  
 8002620:	2201      	movs	r2, #1
 8002622:	2180      	movs	r1, #128	; 0x80
 8002624:	4803      	ldr	r0, [pc, #12]	; (8002634 <OLED_WR_Byte+0x4c>)
 8002626:	f002 fd8f 	bl	8005148 <HAL_GPIO_WritePin>
} 
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40020400 	.word	0x40020400
 8002638:	20000960 	.word	0x20000960

0800263c <OLED_Clear>:
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}	
////////////////////////////////////////////////////////////////////////////////
//,,!!!!	  
void OLED_Clear(void)  
{  
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
	u8 i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[i][n]=0X00;
 8002642:	2300      	movs	r3, #0
 8002644:	71fb      	strb	r3, [r7, #7]
 8002646:	e014      	b.n	8002672 <OLED_Clear+0x36>
 8002648:	2300      	movs	r3, #0
 800264a:	71bb      	strb	r3, [r7, #6]
 800264c:	e00a      	b.n	8002664 <OLED_Clear+0x28>
 800264e:	79fa      	ldrb	r2, [r7, #7]
 8002650:	79bb      	ldrb	r3, [r7, #6]
 8002652:	490d      	ldr	r1, [pc, #52]	; (8002688 <OLED_Clear+0x4c>)
 8002654:	01d2      	lsls	r2, r2, #7
 8002656:	440a      	add	r2, r1
 8002658:	4413      	add	r3, r2
 800265a:	2200      	movs	r2, #0
 800265c:	701a      	strb	r2, [r3, #0]
 800265e:	79bb      	ldrb	r3, [r7, #6]
 8002660:	3301      	adds	r3, #1
 8002662:	71bb      	strb	r3, [r7, #6]
 8002664:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002668:	2b00      	cmp	r3, #0
 800266a:	daf0      	bge.n	800264e <OLED_Clear+0x12>
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	3301      	adds	r3, #1
 8002670:	71fb      	strb	r3, [r7, #7]
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	2b07      	cmp	r3, #7
 8002676:	d9e7      	bls.n	8002648 <OLED_Clear+0xc>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
		//for(k=0;k<128;k++)OLED_WR_Byte(OLED_GRAM[j][k],OLED_DATA);
	}
	//OLED_Refresh_Gram();//
	 */
}
 8002678:	bf00      	nop
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	20000b0c 	.word	0x20000b0c

0800268c <OLED_DrawPoint>:
OLED
:x0~127y:0~63  t:1  0,		
  
**************************************************************************/
void OLED_DrawPoint(u8 x,u8 y,u8 t)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
 8002696:	460b      	mov	r3, r1
 8002698:	71bb      	strb	r3, [r7, #6]
 800269a:	4613      	mov	r3, r2
 800269c:	717b      	strb	r3, [r7, #5]
	u8 pos,bx,temp=0;
 800269e:	2300      	movs	r3, #0
 80026a0:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//.
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	db41      	blt.n	800272e <OLED_DrawPoint+0xa2>
 80026aa:	79bb      	ldrb	r3, [r7, #6]
 80026ac:	2b3f      	cmp	r3, #63	; 0x3f
 80026ae:	d83e      	bhi.n	800272e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80026b0:	79bb      	ldrb	r3, [r7, #6]
 80026b2:	08db      	lsrs	r3, r3, #3
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	f1c3 0307 	rsb	r3, r3, #7
 80026ba:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80026bc:	79bb      	ldrb	r3, [r7, #6]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80026c4:	7b7b      	ldrb	r3, [r7, #13]
 80026c6:	f1c3 0307 	rsb	r3, r3, #7
 80026ca:	2201      	movs	r2, #1
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[pos][x]|=temp;
 80026d2:	797b      	ldrb	r3, [r7, #5]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d012      	beq.n	80026fe <OLED_DrawPoint+0x72>
 80026d8:	7bba      	ldrb	r2, [r7, #14]
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	4917      	ldr	r1, [pc, #92]	; (800273c <OLED_DrawPoint+0xb0>)
 80026de:	01d2      	lsls	r2, r2, #7
 80026e0:	440a      	add	r2, r1
 80026e2:	4413      	add	r3, r2
 80026e4:	7818      	ldrb	r0, [r3, #0]
 80026e6:	7bba      	ldrb	r2, [r7, #14]
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	7bf9      	ldrb	r1, [r7, #15]
 80026ec:	4301      	orrs	r1, r0
 80026ee:	b2c8      	uxtb	r0, r1
 80026f0:	4912      	ldr	r1, [pc, #72]	; (800273c <OLED_DrawPoint+0xb0>)
 80026f2:	01d2      	lsls	r2, r2, #7
 80026f4:	440a      	add	r2, r1
 80026f6:	4413      	add	r3, r2
 80026f8:	4602      	mov	r2, r0
 80026fa:	701a      	strb	r2, [r3, #0]
 80026fc:	e018      	b.n	8002730 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[pos][x]&=~temp;
 80026fe:	7bba      	ldrb	r2, [r7, #14]
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	490e      	ldr	r1, [pc, #56]	; (800273c <OLED_DrawPoint+0xb0>)
 8002704:	01d2      	lsls	r2, r2, #7
 8002706:	440a      	add	r2, r1
 8002708:	4413      	add	r3, r2
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	b25a      	sxtb	r2, r3
 800270e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002712:	43db      	mvns	r3, r3
 8002714:	b25b      	sxtb	r3, r3
 8002716:	4013      	ands	r3, r2
 8002718:	b259      	sxtb	r1, r3
 800271a:	7bba      	ldrb	r2, [r7, #14]
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	b2c8      	uxtb	r0, r1
 8002720:	4906      	ldr	r1, [pc, #24]	; (800273c <OLED_DrawPoint+0xb0>)
 8002722:	01d2      	lsls	r2, r2, #7
 8002724:	440a      	add	r2, r1
 8002726:	4413      	add	r3, r2
 8002728:	4602      	mov	r2, r0
 800272a:	701a      	strb	r2, [r3, #0]
 800272c:	e000      	b.n	8002730 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//.
 800272e:	bf00      	nop
}
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000b0c 	.word	0x20000b0c

08002740 <OLED_ShowChar>:

:x0~127y:0~63 mode:0,;1,	size: 12-16		
  
**************************************************************************/
void OLED_ShowChar(u8 x,u8 y,u8 chr,u8 size,u8 mode)
{      			    
 8002740:	b590      	push	{r4, r7, lr}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	4604      	mov	r4, r0
 8002748:	4608      	mov	r0, r1
 800274a:	4611      	mov	r1, r2
 800274c:	461a      	mov	r2, r3
 800274e:	4623      	mov	r3, r4
 8002750:	71fb      	strb	r3, [r7, #7]
 8002752:	4603      	mov	r3, r0
 8002754:	71bb      	strb	r3, [r7, #6]
 8002756:	460b      	mov	r3, r1
 8002758:	717b      	strb	r3, [r7, #5]
 800275a:	4613      	mov	r3, r2
 800275c:	713b      	strb	r3, [r7, #4]
	u8 temp,t,t1;
	u8 y0=y;
 800275e:	79bb      	ldrb	r3, [r7, #6]
 8002760:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';//				   
 8002762:	797b      	ldrb	r3, [r7, #5]
 8002764:	3b20      	subs	r3, #32
 8002766:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002768:	2300      	movs	r3, #0
 800276a:	73bb      	strb	r3, [r7, #14]
 800276c:	e04d      	b.n	800280a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206
 800276e:	793b      	ldrb	r3, [r7, #4]
 8002770:	2b0c      	cmp	r3, #12
 8002772:	d10b      	bne.n	800278c <OLED_ShowChar+0x4c>
 8002774:	797a      	ldrb	r2, [r7, #5]
 8002776:	7bb9      	ldrb	r1, [r7, #14]
 8002778:	4828      	ldr	r0, [pc, #160]	; (800281c <OLED_ShowChar+0xdc>)
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4403      	add	r3, r0
 8002784:	440b      	add	r3, r1
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	73fb      	strb	r3, [r7, #15]
 800278a:	e007      	b.n	800279c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 	                          
 800278c:	797a      	ldrb	r2, [r7, #5]
 800278e:	7bbb      	ldrb	r3, [r7, #14]
 8002790:	4923      	ldr	r1, [pc, #140]	; (8002820 <OLED_ShowChar+0xe0>)
 8002792:	0112      	lsls	r2, r2, #4
 8002794:	440a      	add	r2, r1
 8002796:	4413      	add	r3, r2
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800279c:	2300      	movs	r3, #0
 800279e:	737b      	strb	r3, [r7, #13]
 80027a0:	e02d      	b.n	80027fe <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	da07      	bge.n	80027ba <OLED_ShowChar+0x7a>
 80027aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80027ae:	79b9      	ldrb	r1, [r7, #6]
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff ff6a 	bl	800268c <OLED_DrawPoint>
 80027b8:	e00c      	b.n	80027d4 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80027ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	bf0c      	ite	eq
 80027c2:	2301      	moveq	r3, #1
 80027c4:	2300      	movne	r3, #0
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	461a      	mov	r2, r3
 80027ca:	79b9      	ldrb	r1, [r7, #6]
 80027cc:	79fb      	ldrb	r3, [r7, #7]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff5c 	bl	800268c <OLED_DrawPoint>
			temp<<=1;
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	73fb      	strb	r3, [r7, #15]
			y++;
 80027da:	79bb      	ldrb	r3, [r7, #6]
 80027dc:	3301      	adds	r3, #1
 80027de:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80027e0:	79ba      	ldrb	r2, [r7, #6]
 80027e2:	7b3b      	ldrb	r3, [r7, #12]
 80027e4:	1ad2      	subs	r2, r2, r3
 80027e6:	793b      	ldrb	r3, [r7, #4]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d105      	bne.n	80027f8 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80027ec:	7b3b      	ldrb	r3, [r7, #12]
 80027ee:	71bb      	strb	r3, [r7, #6]
				x++;
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	3301      	adds	r3, #1
 80027f4:	71fb      	strb	r3, [r7, #7]
				break;
 80027f6:	e005      	b.n	8002804 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 80027f8:	7b7b      	ldrb	r3, [r7, #13]
 80027fa:	3301      	adds	r3, #1
 80027fc:	737b      	strb	r3, [r7, #13]
 80027fe:	7b7b      	ldrb	r3, [r7, #13]
 8002800:	2b07      	cmp	r3, #7
 8002802:	d9ce      	bls.n	80027a2 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002804:	7bbb      	ldrb	r3, [r7, #14]
 8002806:	3301      	adds	r3, #1
 8002808:	73bb      	strb	r3, [r7, #14]
 800280a:	7bba      	ldrb	r2, [r7, #14]
 800280c:	793b      	ldrb	r3, [r7, #4]
 800280e:	429a      	cmp	r2, r3
 8002810:	d3ad      	bcc.n	800276e <OLED_ShowChar+0x2e>
			}
		}
    }          
}
 8002812:	bf00      	nop
 8002814:	bf00      	nop
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	bd90      	pop	{r4, r7, pc}
 800281c:	0800c1a0 	.word	0x0800c1a0
 8002820:	0800c614 	.word	0x0800c614

08002824 <oled_pow>:

//m^n
u32 oled_pow(u8 m,u8 n)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	460a      	mov	r2, r1
 800282e:	71fb      	strb	r3, [r7, #7]
 8002830:	4613      	mov	r3, r2
 8002832:	71bb      	strb	r3, [r7, #6]
	u32 result=1;	 
 8002834:	2301      	movs	r3, #1
 8002836:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 8002838:	e004      	b.n	8002844 <oled_pow+0x20>
 800283a:	79fa      	ldrb	r2, [r7, #7]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	fb02 f303 	mul.w	r3, r2, r3
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	79bb      	ldrb	r3, [r7, #6]
 8002846:	1e5a      	subs	r2, r3, #1
 8002848:	71ba      	strb	r2, [r7, #6]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f5      	bne.n	800283a <oled_pow+0x16>
	return result;
 800284e:	68fb      	ldr	r3, [r7, #12]
}	
 8002850:	4618      	mov	r0, r3
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <OLED_ShowNumber>:
2
:x0~127y:0~63 num:(0~4294967295)mode:0, 1, size: 12-16		
  
**************************************************************************/  
void OLED_ShowNumber(u8 x,u8 y,u32 num,u8 len,u8 size)
{         	
 800285c:	b590      	push	{r4, r7, lr}
 800285e:	b087      	sub	sp, #28
 8002860:	af02      	add	r7, sp, #8
 8002862:	603a      	str	r2, [r7, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	4603      	mov	r3, r0
 8002868:	71fb      	strb	r3, [r7, #7]
 800286a:	460b      	mov	r3, r1
 800286c:	71bb      	strb	r3, [r7, #6]
 800286e:	4613      	mov	r3, r2
 8002870:	717b      	strb	r3, [r7, #5]
	u8 t,temp;
	u8 enshow=0;						   
 8002872:	2300      	movs	r3, #0
 8002874:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 8002876:	2300      	movs	r3, #0
 8002878:	73fb      	strb	r3, [r7, #15]
 800287a:	e051      	b.n	8002920 <OLED_ShowNumber+0xc4>
	{
		temp=(num/oled_pow(10,len-t-1))%10;
 800287c:	797a      	ldrb	r2, [r7, #5]
 800287e:	7bfb      	ldrb	r3, [r7, #15]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	b2db      	uxtb	r3, r3
 8002884:	3b01      	subs	r3, #1
 8002886:	b2db      	uxtb	r3, r3
 8002888:	4619      	mov	r1, r3
 800288a:	200a      	movs	r0, #10
 800288c:	f7ff ffca 	bl	8002824 <oled_pow>
 8002890:	4602      	mov	r2, r0
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	fbb3 f1f2 	udiv	r1, r3, r2
 8002898:	4b26      	ldr	r3, [pc, #152]	; (8002934 <OLED_ShowNumber+0xd8>)
 800289a:	fba3 2301 	umull	r2, r3, r3, r1
 800289e:	08da      	lsrs	r2, r3, #3
 80028a0:	4613      	mov	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	4413      	add	r3, r2
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	1aca      	subs	r2, r1, r3
 80028aa:	4613      	mov	r3, r2
 80028ac:	737b      	strb	r3, [r7, #13]
		if(enshow==0&&t<(len-1))
 80028ae:	7bbb      	ldrb	r3, [r7, #14]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d11d      	bne.n	80028f0 <OLED_ShowNumber+0x94>
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	797b      	ldrb	r3, [r7, #5]
 80028b8:	3b01      	subs	r3, #1
 80028ba:	429a      	cmp	r2, r3
 80028bc:	da18      	bge.n	80028f0 <OLED_ShowNumber+0x94>
		{
			if(temp==0)
 80028be:	7b7b      	ldrb	r3, [r7, #13]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d113      	bne.n	80028ec <OLED_ShowNumber+0x90>
			{
				OLED_ShowChar(x+(size/2)*t,y,' ',size,1);
 80028c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028c8:	085b      	lsrs	r3, r3, #1
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	7bfa      	ldrb	r2, [r7, #15]
 80028ce:	fb12 f303 	smulbb	r3, r2, r3
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	4413      	add	r3, r2
 80028d8:	b2d8      	uxtb	r0, r3
 80028da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028de:	79b9      	ldrb	r1, [r7, #6]
 80028e0:	2201      	movs	r2, #1
 80028e2:	9200      	str	r2, [sp, #0]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f7ff ff2b 	bl	8002740 <OLED_ShowChar>
				continue;
 80028ea:	e016      	b.n	800291a <OLED_ShowNumber+0xbe>
			}else enshow=1; 
 80028ec:	2301      	movs	r3, #1
 80028ee:	73bb      	strb	r3, [r7, #14]
		 	 
		}
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0',size,1); 
 80028f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028f4:	085b      	lsrs	r3, r3, #1
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	7bfa      	ldrb	r2, [r7, #15]
 80028fa:	fb12 f303 	smulbb	r3, r2, r3
 80028fe:	b2da      	uxtb	r2, r3
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	4413      	add	r3, r2
 8002904:	b2d8      	uxtb	r0, r3
 8002906:	7b7b      	ldrb	r3, [r7, #13]
 8002908:	3330      	adds	r3, #48	; 0x30
 800290a:	b2da      	uxtb	r2, r3
 800290c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002910:	79b9      	ldrb	r1, [r7, #6]
 8002912:	2401      	movs	r4, #1
 8002914:	9400      	str	r4, [sp, #0]
 8002916:	f7ff ff13 	bl	8002740 <OLED_ShowChar>
	for(t=0;t<len;t++)
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	3301      	adds	r3, #1
 800291e:	73fb      	strb	r3, [r7, #15]
 8002920:	7bfa      	ldrb	r2, [r7, #15]
 8002922:	797b      	ldrb	r3, [r7, #5]
 8002924:	429a      	cmp	r2, r3
 8002926:	d3a9      	bcc.n	800287c <OLED_ShowNumber+0x20>
	}
} 
 8002928:	bf00      	nop
 800292a:	bf00      	nop
 800292c:	3714      	adds	r7, #20
 800292e:	46bd      	mov	sp, r7
 8002930:	bd90      	pop	{r4, r7, pc}
 8002932:	bf00      	nop
 8002934:	cccccccd 	.word	0xcccccccd

08002938 <OLED_ShowString>:

:x0~127y:0~63 *p:
  
**************************************************************************/  
void OLED_ShowString(u8 x,u8 y,const char *p)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af02      	add	r7, sp, #8
 800293e:	4603      	mov	r3, r0
 8002940:	603a      	str	r2, [r7, #0]
 8002942:	71fb      	strb	r3, [r7, #7]
 8002944:	460b      	mov	r3, r1
 8002946:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002948:	e01f      	b.n	800298a <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	2b7a      	cmp	r3, #122	; 0x7a
 800294e:	d904      	bls.n	800295a <OLED_ShowString+0x22>
 8002950:	2300      	movs	r3, #0
 8002952:	71fb      	strb	r3, [r7, #7]
 8002954:	79bb      	ldrb	r3, [r7, #6]
 8002956:	3310      	adds	r3, #16
 8002958:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800295a:	79bb      	ldrb	r3, [r7, #6]
 800295c:	2b3a      	cmp	r3, #58	; 0x3a
 800295e:	d905      	bls.n	800296c <OLED_ShowString+0x34>
 8002960:	2300      	movs	r3, #0
 8002962:	71fb      	strb	r3, [r7, #7]
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	71bb      	strb	r3, [r7, #6]
 8002968:	f7ff fe68 	bl	800263c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	781a      	ldrb	r2, [r3, #0]
 8002970:	79b9      	ldrb	r1, [r7, #6]
 8002972:	79f8      	ldrb	r0, [r7, #7]
 8002974:	2301      	movs	r3, #1
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	230c      	movs	r3, #12
 800297a:	f7ff fee1 	bl	8002740 <OLED_ShowChar>
        x+=8;
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	3308      	adds	r3, #8
 8002982:	71fb      	strb	r3, [r7, #7]
        p++;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	3301      	adds	r3, #1
 8002988:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1db      	bne.n	800294a <OLED_ShowString+0x12>
    }  
}	
 8002992:	bf00      	nop
 8002994:	bf00      	nop
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <OLED_Init>:
OLED

  
**************************************************************************/ 
void OLED_Init(void)
{ 	 	 
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
	OLED_RST_Clr();
 80029a2:	2200      	movs	r2, #0
 80029a4:	2140      	movs	r1, #64	; 0x40
 80029a6:	4851      	ldr	r0, [pc, #324]	; (8002aec <OLED_Init+0x150>)
 80029a8:	f002 fbce 	bl	8005148 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80029ac:	2001      	movs	r0, #1
 80029ae:	f001 fab9 	bl	8003f24 <HAL_Delay>
	OLED_RST_Set();   //OLED
 80029b2:	2201      	movs	r2, #1
 80029b4:	2140      	movs	r1, #64	; 0x40
 80029b6:	484d      	ldr	r0, [pc, #308]	; (8002aec <OLED_Init+0x150>)
 80029b8:	f002 fbc6 	bl	8005148 <HAL_GPIO_WritePin>
					  
	OLED_WR_Byte(0xAE,OLED_CMD); //
 80029bc:	2100      	movs	r1, #0
 80029be:	20ae      	movs	r0, #174	; 0xae
 80029c0:	f7ff fe12 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD5,OLED_CMD); //,
 80029c4:	2100      	movs	r1, #0
 80029c6:	20d5      	movs	r0, #213	; 0xd5
 80029c8:	f7ff fe0e 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);   //[3:0],;[7:4],
 80029cc:	2100      	movs	r1, #0
 80029ce:	2050      	movs	r0, #80	; 0x50
 80029d0:	f7ff fe0a 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //
 80029d4:	2100      	movs	r1, #0
 80029d6:	20a8      	movs	r0, #168	; 0xa8
 80029d8:	f7ff fe06 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //0X3F(1/64) 
 80029dc:	2100      	movs	r1, #0
 80029de:	203f      	movs	r0, #63	; 0x3f
 80029e0:	f7ff fe02 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD); //
 80029e4:	2100      	movs	r1, #0
 80029e6:	20d3      	movs	r0, #211	; 0xd3
 80029e8:	f7ff fdfe 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80029ec:	2100      	movs	r1, #0
 80029ee:	2000      	movs	r0, #0
 80029f0:	f7ff fdfa 	bl	80025e8 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); // [5:0],.
 80029f4:	2100      	movs	r1, #0
 80029f6:	2040      	movs	r0, #64	; 0x40
 80029f8:	f7ff fdf6 	bl	80025e8 <OLED_WR_Byte>
													    
	OLED_WR_Byte(0x8D,OLED_CMD); //
 80029fc:	2100      	movs	r1, #0
 80029fe:	208d      	movs	r0, #141	; 0x8d
 8002a00:	f7ff fdf2 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //bit2/
 8002a04:	2100      	movs	r1, #0
 8002a06:	2014      	movs	r0, #20
 8002a08:	f7ff fdee 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	2020      	movs	r0, #32
 8002a10:	f7ff fdea 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //[1:0],00;01;10,;10;
 8002a14:	2100      	movs	r1, #0
 8002a16:	2002      	movs	r0, #2
 8002a18:	f7ff fde6 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //,bit0:0,0->0;1,0->127;
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	20a1      	movs	r0, #161	; 0xa1
 8002a20:	f7ff fde2 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //COM;bit3:0,;1, COM[N-1]->COM0;N:
 8002a24:	2100      	movs	r1, #0
 8002a26:	20c0      	movs	r0, #192	; 0xc0
 8002a28:	f7ff fdde 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //COM
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	20da      	movs	r0, #218	; 0xda
 8002a30:	f7ff fdda 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4]
 8002a34:	2100      	movs	r1, #0
 8002a36:	2012      	movs	r0, #18
 8002a38:	f7ff fdd6 	bl	80025e8 <OLED_WR_Byte>
		 
	OLED_WR_Byte(0x81,OLED_CMD); //
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	2081      	movs	r0, #129	; 0x81
 8002a40:	f7ff fdd2 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~255;0X7F (,)
 8002a44:	2100      	movs	r1, #0
 8002a46:	20ef      	movs	r0, #239	; 0xef
 8002a48:	f7ff fdce 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	20d9      	movs	r0, #217	; 0xd9
 8002a50:	f7ff fdca 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8002a54:	2100      	movs	r1, #0
 8002a56:	20f1      	movs	r0, #241	; 0xf1
 8002a58:	f7ff fdc6 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //VCOMH 
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	20db      	movs	r0, #219	; 0xdb
 8002a60:	f7ff fdc2 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002a64:	2100      	movs	r1, #0
 8002a66:	2030      	movs	r0, #48	; 0x30
 8002a68:	f7ff fdbe 	bl	80025e8 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //;bit0:1,;0,;(/)
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	20a4      	movs	r0, #164	; 0xa4
 8002a70:	f7ff fdba 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //;bit0:1,;0,	    						   
 8002a74:	2100      	movs	r1, #0
 8002a76:	20a6      	movs	r0, #166	; 0xa6
 8002a78:	f7ff fdb6 	bl	80025e8 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //	 
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	20af      	movs	r0, #175	; 0xaf
 8002a80:	f7ff fdb2 	bl	80025e8 <OLED_WR_Byte>
	OLED_Clear();                //
 8002a84:	f7ff fdda 	bl	800263c <OLED_Clear>
	u8 i,n;		    
	for(i=0;i<8;i++)  
 8002a88:	2300      	movs	r3, #0
 8002a8a:	71fb      	strb	r3, [r7, #7]
 8002a8c:	e026      	b.n	8002adc <OLED_Init+0x140>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8002a8e:	79fb      	ldrb	r3, [r7, #7]
 8002a90:	3b50      	subs	r3, #80	; 0x50
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2100      	movs	r1, #0
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff fda6 	bl	80025e8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	f7ff fda2 	bl	80025e8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	2010      	movs	r0, #16
 8002aa8:	f7ff fd9e 	bl	80025e8 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[i][n],OLED_DATA);
 8002aac:	2300      	movs	r3, #0
 8002aae:	71bb      	strb	r3, [r7, #6]
 8002ab0:	e00d      	b.n	8002ace <OLED_Init+0x132>
 8002ab2:	79fa      	ldrb	r2, [r7, #7]
 8002ab4:	79bb      	ldrb	r3, [r7, #6]
 8002ab6:	490e      	ldr	r1, [pc, #56]	; (8002af0 <OLED_Init+0x154>)
 8002ab8:	01d2      	lsls	r2, r2, #7
 8002aba:	440a      	add	r2, r1
 8002abc:	4413      	add	r3, r2
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	2101      	movs	r1, #1
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fd90 	bl	80025e8 <OLED_WR_Byte>
 8002ac8:	79bb      	ldrb	r3, [r7, #6]
 8002aca:	3301      	adds	r3, #1
 8002acc:	71bb      	strb	r3, [r7, #6]
 8002ace:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	daed      	bge.n	8002ab2 <OLED_Init+0x116>
	for(i=0;i<8;i++)  
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	71fb      	strb	r3, [r7, #7]
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	2b07      	cmp	r3, #7
 8002ae0:	d9d5      	bls.n	8002a8e <OLED_Init+0xf2>
	}   
}  
 8002ae2:	bf00      	nop
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40020400 	.word	0x40020400
 8002af0:	20000b0c 	.word	0x20000b0c

08002af4 <raspiInit>:
//0x5a 0xa5 Yaw Factor Throttle Factor Forward Factor Lateral Factor LED lock



void raspiInit(UART_HandleTypeDef *huart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f042 0210 	orr.w	r2, r2, #16
 8002b0a:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, raspiBuffer, 12);
 8002b0c:	220c      	movs	r2, #12
 8002b0e:	4904      	ldr	r1, [pc, #16]	; (8002b20 <raspiInit+0x2c>)
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f004 fc8b 	bl	800742c <HAL_UART_Receive_DMA>
}
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000420 	.word	0x20000420
 8002b24:	00000000 	.word	0x00000000

08002b28 <raspiUpdate>:
//   ch_float
void raspiUpdate()
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af02      	add	r7, sp, #8
	short * date = (short *)(raspiBuffer + 2);
 8002b2e:	4b54      	ldr	r3, [pc, #336]	; (8002c80 <raspiUpdate+0x158>)
 8002b30:	603b      	str	r3, [r7, #0]
	for(int i=0;i<4;i++)
 8002b32:	2300      	movs	r3, #0
 8002b34:	607b      	str	r3, [r7, #4]
 8002b36:	e01c      	b.n	8002b72 <raspiUpdate+0x4a>
		raspich_float[i]=1.0*date[i]/0x7fff;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	683a      	ldr	r2, [r7, #0]
 8002b3e:	4413      	add	r3, r2
 8002b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fd fced 	bl	8000524 <__aeabi_i2d>
 8002b4a:	a34b      	add	r3, pc, #300	; (adr r3, 8002c78 <raspiUpdate+0x150>)
 8002b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b50:	f7fd fe7c 	bl	800084c <__aeabi_ddiv>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	4610      	mov	r0, r2
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f7fe f81c 	bl	8000b98 <__aeabi_d2f>
 8002b60:	4602      	mov	r2, r0
 8002b62:	4948      	ldr	r1, [pc, #288]	; (8002c84 <raspiUpdate+0x15c>)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	601a      	str	r2, [r3, #0]
	for(int i=0;i<4;i++)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	607b      	str	r3, [r7, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	dddf      	ble.n	8002b38 <raspiUpdate+0x10>
    target_ver[2] = yaw + raspich_float[0]*180;
    target_ver[3] = raspich_float[1];
    target_ver[4] = raspich_float[2];
    target_ver[5] = raspich_float[3];*/

    target_ver[2] += raspich_float[0]*90;
 8002b78:	4b43      	ldr	r3, [pc, #268]	; (8002c88 <raspiUpdate+0x160>)
 8002b7a:	ed93 7a02 	vldr	s14, [r3, #8]
 8002b7e:	4b41      	ldr	r3, [pc, #260]	; (8002c84 <raspiUpdate+0x15c>)
 8002b80:	edd3 7a00 	vldr	s15, [r3]
 8002b84:	eddf 6a41 	vldr	s13, [pc, #260]	; 8002c8c <raspiUpdate+0x164>
 8002b88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b90:	4b3d      	ldr	r3, [pc, #244]	; (8002c88 <raspiUpdate+0x160>)
 8002b92:	edc3 7a02 	vstr	s15, [r3, #8]
    target_ver[3] = raspich_float[1];
 8002b96:	4b3b      	ldr	r3, [pc, #236]	; (8002c84 <raspiUpdate+0x15c>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	4a3b      	ldr	r2, [pc, #236]	; (8002c88 <raspiUpdate+0x160>)
 8002b9c:	60d3      	str	r3, [r2, #12]
    target_ver[4] = raspich_float[2];
 8002b9e:	4b39      	ldr	r3, [pc, #228]	; (8002c84 <raspiUpdate+0x15c>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	4a39      	ldr	r2, [pc, #228]	; (8002c88 <raspiUpdate+0x160>)
 8002ba4:	6113      	str	r3, [r2, #16]
    target_ver[5] += raspich_float[3];
 8002ba6:	4b38      	ldr	r3, [pc, #224]	; (8002c88 <raspiUpdate+0x160>)
 8002ba8:	ed93 7a05 	vldr	s14, [r3, #20]
 8002bac:	4b35      	ldr	r3, [pc, #212]	; (8002c84 <raspiUpdate+0x15c>)
 8002bae:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bb6:	4b34      	ldr	r3, [pc, #208]	; (8002c88 <raspiUpdate+0x160>)
 8002bb8:	edc3 7a05 	vstr	s15, [r3, #20]
    switch(raspiBuffer[10])
 8002bbc:	4b34      	ldr	r3, [pc, #208]	; (8002c90 <raspiUpdate+0x168>)
 8002bbe:	7a9b      	ldrb	r3, [r3, #10]
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d014      	beq.n	8002bee <raspiUpdate+0xc6>
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	dc19      	bgt.n	8002bfc <raspiUpdate+0xd4>
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d002      	beq.n	8002bd2 <raspiUpdate+0xaa>
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d007      	beq.n	8002be0 <raspiUpdate+0xb8>
 8002bd0:	e014      	b.n	8002bfc <raspiUpdate+0xd4>
    {
    case 0:
    	TIM12->CCR1=0;
 8002bd2:	4b30      	ldr	r3, [pc, #192]	; (8002c94 <raspiUpdate+0x16c>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=0;
 8002bd8:	4b2e      	ldr	r3, [pc, #184]	; (8002c94 <raspiUpdate+0x16c>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002bde:	e014      	b.n	8002c0a <raspiUpdate+0xe2>
    case 1:
    	TIM12->CCR1=255;
 8002be0:	4b2c      	ldr	r3, [pc, #176]	; (8002c94 <raspiUpdate+0x16c>)
 8002be2:	22ff      	movs	r2, #255	; 0xff
 8002be4:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=0;
 8002be6:	4b2b      	ldr	r3, [pc, #172]	; (8002c94 <raspiUpdate+0x16c>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002bec:	e00d      	b.n	8002c0a <raspiUpdate+0xe2>
    case 2:
    	TIM12->CCR1=0;
 8002bee:	4b29      	ldr	r3, [pc, #164]	; (8002c94 <raspiUpdate+0x16c>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=255;
 8002bf4:	4b27      	ldr	r3, [pc, #156]	; (8002c94 <raspiUpdate+0x16c>)
 8002bf6:	22ff      	movs	r2, #255	; 0xff
 8002bf8:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002bfa:	e006      	b.n	8002c0a <raspiUpdate+0xe2>
    default:
    	TIM12->CCR1=255;
 8002bfc:	4b25      	ldr	r3, [pc, #148]	; (8002c94 <raspiUpdate+0x16c>)
 8002bfe:	22ff      	movs	r2, #255	; 0xff
 8002c00:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=255;
 8002c02:	4b24      	ldr	r3, [pc, #144]	; (8002c94 <raspiUpdate+0x16c>)
 8002c04:	22ff      	movs	r2, #255	; 0xff
 8002c06:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002c08:	bf00      	nop
    }
    if(raspiBuffer[10]==0)
 8002c0a:	4b21      	ldr	r3, [pc, #132]	; (8002c90 <raspiUpdate+0x168>)
 8002c0c:	7a9b      	ldrb	r3, [r3, #10]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d106      	bne.n	8002c20 <raspiUpdate+0xf8>
    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002c12:	2201      	movs	r2, #1
 8002c14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c18:	481f      	ldr	r0, [pc, #124]	; (8002c98 <raspiUpdate+0x170>)
 8002c1a:	f002 fa95 	bl	8005148 <HAL_GPIO_WritePin>
 8002c1e:	e005      	b.n	8002c2c <raspiUpdate+0x104>
    else
    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002c20:	2200      	movs	r2, #0
 8002c22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c26:	481c      	ldr	r0, [pc, #112]	; (8002c98 <raspiUpdate+0x170>)
 8002c28:	f002 fa8e 	bl	8005148 <HAL_GPIO_WritePin>
    lock=raspiBuffer[11];
 8002c2c:	4b18      	ldr	r3, [pc, #96]	; (8002c90 <raspiUpdate+0x168>)
 8002c2e:	7adb      	ldrb	r3, [r3, #11]
 8002c30:	461a      	mov	r2, r3
 8002c32:	4b1a      	ldr	r3, [pc, #104]	; (8002c9c <raspiUpdate+0x174>)
 8002c34:	601a      	str	r2, [r3, #0]

    frame.fdata[28]=target_ver[2];
 8002c36:	4b14      	ldr	r3, [pc, #80]	; (8002c88 <raspiUpdate+0x160>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	4a19      	ldr	r2, [pc, #100]	; (8002ca0 <raspiUpdate+0x178>)
 8002c3c:	6713      	str	r3, [r2, #112]	; 0x70
    frame.fdata[29]=target_ver[3];
 8002c3e:	4b12      	ldr	r3, [pc, #72]	; (8002c88 <raspiUpdate+0x160>)
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	4a17      	ldr	r2, [pc, #92]	; (8002ca0 <raspiUpdate+0x178>)
 8002c44:	6753      	str	r3, [r2, #116]	; 0x74
    frame.fdata[30]=target_ver[4];
 8002c46:	4b10      	ldr	r3, [pc, #64]	; (8002c88 <raspiUpdate+0x160>)
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	4a15      	ldr	r2, [pc, #84]	; (8002ca0 <raspiUpdate+0x178>)
 8002c4c:	6793      	str	r3, [r2, #120]	; 0x78
    frame.fdata[31]=target_ver[5];//
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	; (8002c88 <raspiUpdate+0x160>)
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	4a13      	ldr	r2, [pc, #76]	; (8002ca0 <raspiUpdate+0x178>)
 8002c54:	67d3      	str	r3, [r2, #124]	; 0x7c

    OLED_ShowNumber(64, 24, raspiBuffer[10], 3, 12);
 8002c56:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <raspiUpdate+0x168>)
 8002c58:	7a9b      	ldrb	r3, [r3, #10]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	230c      	movs	r3, #12
 8002c5e:	9300      	str	r3, [sp, #0]
 8002c60:	2303      	movs	r3, #3
 8002c62:	2118      	movs	r1, #24
 8002c64:	2040      	movs	r0, #64	; 0x40
 8002c66:	f7ff fdf9 	bl	800285c <OLED_ShowNumber>
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	f3af 8000 	nop.w
 8002c78:	00000000 	.word	0x00000000
 8002c7c:	40dfffc0 	.word	0x40dfffc0
 8002c80:	20000422 	.word	0x20000422
 8002c84:	20000440 	.word	0x20000440
 8002c88:	200003e8 	.word	0x200003e8
 8002c8c:	42b40000 	.word	0x42b40000
 8002c90:	20000420 	.word	0x20000420
 8002c94:	40001800 	.word	0x40001800
 8002c98:	40020c00 	.word	0x40020c00
 8002c9c:	2000041c 	.word	0x2000041c
 8002ca0:	200000a8 	.word	0x200000a8

08002ca4 <raspierr>:
void raspierr(UART_HandleTypeDef *huart)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f004 fbed 	bl	800748c <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, raspiBuffer, 12);
 8002cb2:	220c      	movs	r2, #12
 8002cb4:	4903      	ldr	r1, [pc, #12]	; (8002cc4 <raspierr+0x20>)
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f004 fbb8 	bl	800742c <HAL_UART_Receive_DMA>
}
 8002cbc:	bf00      	nop
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	20000420 	.word	0x20000420

08002cc8 <remoteInit>:
float val=0;
float yawa = 0;
extern UART_HandleTypeDef huart5;
extern UART_HandleTypeDef huart1;
void remoteInit(UART_HandleTypeDef *huart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
    if(&huart1==huart)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a0f      	ldr	r2, [pc, #60]	; (8002d10 <remoteInit+0x48>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d106      	bne.n	8002ce6 <remoteInit+0x1e>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer+16, 25);
 8002cd8:	4b0e      	ldr	r3, [pc, #56]	; (8002d14 <remoteInit+0x4c>)
 8002cda:	2219      	movs	r2, #25
 8002cdc:	4619      	mov	r1, r3
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f004 fba4 	bl	800742c <HAL_UART_Receive_DMA>
 8002ce4:	e008      	b.n	8002cf8 <remoteInit+0x30>
	}else if(&huart5==huart)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a0b      	ldr	r2, [pc, #44]	; (8002d18 <remoteInit+0x50>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d104      	bne.n	8002cf8 <remoteInit+0x30>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
 8002cee:	2219      	movs	r2, #25
 8002cf0:	490a      	ldr	r1, [pc, #40]	; (8002d1c <remoteInit+0x54>)
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f004 fb9a 	bl	800742c <HAL_UART_Receive_DMA>
	}
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68da      	ldr	r2, [r3, #12]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0210 	orr.w	r2, r2, #16
 8002d06:	60da      	str	r2, [r3, #12]
}
 8002d08:	bf00      	nop
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20000890 	.word	0x20000890
 8002d14:	20000460 	.word	0x20000460
 8002d18:	200007a4 	.word	0x200007a4
 8002d1c:	20000450 	.word	0x20000450

08002d20 <remoteUpdate>:
//   ch_float
void remoteUpdate(uint8_t * remoteBuffer)
{
 8002d20:	b590      	push	{r4, r7, lr}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
	float *dat = (float*)(remoteBuffer+4);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	60fb      	str	r3, [r7, #12]
	if(remoteBuffer[3]==0x00)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3303      	adds	r3, #3
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d108      	bne.n	8002d4a <remoteUpdate+0x2a>
	{
		ch_float[4]=dat[1];
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4a70      	ldr	r2, [pc, #448]	; (8002f00 <remoteUpdate+0x1e0>)
 8002d3e:	6113      	str	r3, [r2, #16]
		ch_float[5]=dat[0];
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a6e      	ldr	r2, [pc, #440]	; (8002f00 <remoteUpdate+0x1e0>)
 8002d46:	6153      	str	r3, [r2, #20]
 8002d48:	e089      	b.n	8002e5e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x01)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	3303      	adds	r3, #3
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d108      	bne.n	8002d66 <remoteUpdate+0x46>
	{
		ch_float[0]=dat[0];
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a69      	ldr	r2, [pc, #420]	; (8002f00 <remoteUpdate+0x1e0>)
 8002d5a:	6013      	str	r3, [r2, #0]
		ch_float[1]=dat[1];
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	4a67      	ldr	r2, [pc, #412]	; (8002f00 <remoteUpdate+0x1e0>)
 8002d62:	6053      	str	r3, [r2, #4]
 8002d64:	e07b      	b.n	8002e5e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x02)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3303      	adds	r3, #3
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d106      	bne.n	8002d7e <remoteUpdate+0x5e>
	{
		lock = remoteBuffer[7];
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3307      	adds	r3, #7
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	4b62      	ldr	r3, [pc, #392]	; (8002f04 <remoteUpdate+0x1e4>)
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	e06f      	b.n	8002e5e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x03)//
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	3303      	adds	r3, #3
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b03      	cmp	r3, #3
 8002d86:	d12d      	bne.n	8002de4 <remoteUpdate+0xc4>
	{
		i_conf=(int)dat[0];
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	edd3 7a00 	vldr	s15, [r3]
 8002d8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d92:	ee17 2a90 	vmov	r2, s15
 8002d96:	4b5c      	ldr	r3, [pc, #368]	; (8002f08 <remoteUpdate+0x1e8>)
 8002d98:	601a      	str	r2, [r3, #0]
		val=pid_ver[i_conf/3][i_conf%3];
 8002d9a:	4b5b      	ldr	r3, [pc, #364]	; (8002f08 <remoteUpdate+0x1e8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a5b      	ldr	r2, [pc, #364]	; (8002f0c <remoteUpdate+0x1ec>)
 8002da0:	fb82 1203 	smull	r1, r2, r2, r3
 8002da4:	17db      	asrs	r3, r3, #31
 8002da6:	1ad0      	subs	r0, r2, r3
 8002da8:	4b57      	ldr	r3, [pc, #348]	; (8002f08 <remoteUpdate+0x1e8>)
 8002daa:	6819      	ldr	r1, [r3, #0]
 8002dac:	4b57      	ldr	r3, [pc, #348]	; (8002f0c <remoteUpdate+0x1ec>)
 8002dae:	fb83 3201 	smull	r3, r2, r3, r1
 8002db2:	17cb      	asrs	r3, r1, #31
 8002db4:	1ad2      	subs	r2, r2, r3
 8002db6:	4613      	mov	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4413      	add	r3, r2
 8002dbc:	1aca      	subs	r2, r1, r3
 8002dbe:	4954      	ldr	r1, [pc, #336]	; (8002f10 <remoteUpdate+0x1f0>)
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	1a1b      	subs	r3, r3, r0
 8002dc6:	4413      	add	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	440b      	add	r3, r1
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a51      	ldr	r2, [pc, #324]	; (8002f14 <remoteUpdate+0x1f4>)
 8002dd0:	6013      	str	r3, [r2, #0]
		frame.fdata[24]=dat[0];
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a50      	ldr	r2, [pc, #320]	; (8002f18 <remoteUpdate+0x1f8>)
 8002dd8:	6613      	str	r3, [r2, #96]	; 0x60
		frame.fdata[25]=val;
 8002dda:	4b4e      	ldr	r3, [pc, #312]	; (8002f14 <remoteUpdate+0x1f4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a4e      	ldr	r2, [pc, #312]	; (8002f18 <remoteUpdate+0x1f8>)
 8002de0:	6653      	str	r3, [r2, #100]	; 0x64
 8002de2:	e03c      	b.n	8002e5e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x04)//
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	3303      	adds	r3, #3
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d124      	bne.n	8002e38 <remoteUpdate+0x118>
	{
		val=dat[0];
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a48      	ldr	r2, [pc, #288]	; (8002f14 <remoteUpdate+0x1f4>)
 8002df4:	6013      	str	r3, [r2, #0]
		pid_ver[i_conf/3][i_conf%3]=val;
 8002df6:	4b44      	ldr	r3, [pc, #272]	; (8002f08 <remoteUpdate+0x1e8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a44      	ldr	r2, [pc, #272]	; (8002f0c <remoteUpdate+0x1ec>)
 8002dfc:	fb82 1203 	smull	r1, r2, r2, r3
 8002e00:	17db      	asrs	r3, r3, #31
 8002e02:	1ad0      	subs	r0, r2, r3
 8002e04:	4b40      	ldr	r3, [pc, #256]	; (8002f08 <remoteUpdate+0x1e8>)
 8002e06:	6819      	ldr	r1, [r3, #0]
 8002e08:	4b40      	ldr	r3, [pc, #256]	; (8002f0c <remoteUpdate+0x1ec>)
 8002e0a:	fb83 3201 	smull	r3, r2, r3, r1
 8002e0e:	17cb      	asrs	r3, r1, #31
 8002e10:	1ad2      	subs	r2, r2, r3
 8002e12:	4613      	mov	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	4413      	add	r3, r2
 8002e18:	1aca      	subs	r2, r1, r3
 8002e1a:	4b3e      	ldr	r3, [pc, #248]	; (8002f14 <remoteUpdate+0x1f4>)
 8002e1c:	6819      	ldr	r1, [r3, #0]
 8002e1e:	4c3c      	ldr	r4, [pc, #240]	; (8002f10 <remoteUpdate+0x1f0>)
 8002e20:	4603      	mov	r3, r0
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	1a1b      	subs	r3, r3, r0
 8002e26:	4413      	add	r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	4423      	add	r3, r4
 8002e2c:	6019      	str	r1, [r3, #0]
		frame.fdata[25]=val;
 8002e2e:	4b39      	ldr	r3, [pc, #228]	; (8002f14 <remoteUpdate+0x1f4>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a39      	ldr	r2, [pc, #228]	; (8002f18 <remoteUpdate+0x1f8>)
 8002e34:	6653      	str	r3, [r2, #100]	; 0x64
 8002e36:	e012      	b.n	8002e5e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x05)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3303      	adds	r3, #3
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b05      	cmp	r3, #5
 8002e40:	d104      	bne.n	8002e4c <remoteUpdate+0x12c>
	{
		ch_float[2]=dat[0];
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a2e      	ldr	r2, [pc, #184]	; (8002f00 <remoteUpdate+0x1e0>)
 8002e48:	6093      	str	r3, [r2, #8]
 8002e4a:	e008      	b.n	8002e5e <remoteUpdate+0x13e>
		//ch_float[3]=dat[1];
	}else if(remoteBuffer[3]==0x06)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3303      	adds	r3, #3
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b06      	cmp	r3, #6
 8002e54:	d103      	bne.n	8002e5e <remoteUpdate+0x13e>
	{
		ch_float[3]=dat[0];
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a29      	ldr	r2, [pc, #164]	; (8002f00 <remoteUpdate+0x1e0>)
 8002e5c:	60d3      	str	r3, [r2, #12]
	}
    target_ver[0] = ch_float[0]*30;
 8002e5e:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <remoteUpdate+0x1e0>)
 8002e60:	edd3 7a00 	vldr	s15, [r3]
 8002e64:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e6c:	4b2b      	ldr	r3, [pc, #172]	; (8002f1c <remoteUpdate+0x1fc>)
 8002e6e:	edc3 7a00 	vstr	s15, [r3]
    target_ver[1] = ch_float[1]*30;
 8002e72:	4b23      	ldr	r3, [pc, #140]	; (8002f00 <remoteUpdate+0x1e0>)
 8002e74:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e78:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002e7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e80:	4b26      	ldr	r3, [pc, #152]	; (8002f1c <remoteUpdate+0x1fc>)
 8002e82:	edc3 7a01 	vstr	s15, [r3, #4]
    yawa = -0.02*ch_float[2]*30;
 8002e86:	4b1e      	ldr	r3, [pc, #120]	; (8002f00 <remoteUpdate+0x1e0>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fd fb5c 	bl	8000548 <__aeabi_f2d>
 8002e90:	a319      	add	r3, pc, #100	; (adr r3, 8002ef8 <remoteUpdate+0x1d8>)
 8002e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e96:	f7fd fbaf 	bl	80005f8 <__aeabi_dmul>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	4b1e      	ldr	r3, [pc, #120]	; (8002f20 <remoteUpdate+0x200>)
 8002ea8:	f7fd fba6 	bl	80005f8 <__aeabi_dmul>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4610      	mov	r0, r2
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	f7fd fe70 	bl	8000b98 <__aeabi_d2f>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	4a1a      	ldr	r2, [pc, #104]	; (8002f24 <remoteUpdate+0x204>)
 8002ebc:	6013      	str	r3, [r2, #0]
    target_ver[3] = ch_float[3];
 8002ebe:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <remoteUpdate+0x1e0>)
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	4a16      	ldr	r2, [pc, #88]	; (8002f1c <remoteUpdate+0x1fc>)
 8002ec4:	60d3      	str	r3, [r2, #12]
    target_ver[4] = ch_float[4];
 8002ec6:	4b0e      	ldr	r3, [pc, #56]	; (8002f00 <remoteUpdate+0x1e0>)
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	4a14      	ldr	r2, [pc, #80]	; (8002f1c <remoteUpdate+0x1fc>)
 8002ecc:	6113      	str	r3, [r2, #16]
    target_ver[5] = ch_float[5];
 8002ece:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <remoteUpdate+0x1e0>)
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	4a12      	ldr	r2, [pc, #72]	; (8002f1c <remoteUpdate+0x1fc>)
 8002ed4:	6153      	str	r3, [r2, #20]
    frame.fdata[26]=target_ver[i_conf/3];
 8002ed6:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <remoteUpdate+0x1e8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a0c      	ldr	r2, [pc, #48]	; (8002f0c <remoteUpdate+0x1ec>)
 8002edc:	fb82 1203 	smull	r1, r2, r2, r3
 8002ee0:	17db      	asrs	r3, r3, #31
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	4a0d      	ldr	r2, [pc, #52]	; (8002f1c <remoteUpdate+0x1fc>)
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	4413      	add	r3, r2
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a0a      	ldr	r2, [pc, #40]	; (8002f18 <remoteUpdate+0x1f8>)
 8002eee:	6693      	str	r3, [r2, #104]	; 0x68
}
 8002ef0:	bf00      	nop
 8002ef2:	3714      	adds	r7, #20
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd90      	pop	{r4, r7, pc}
 8002ef8:	47ae147b 	.word	0x47ae147b
 8002efc:	bf947ae1 	.word	0xbf947ae1
 8002f00:	20000470 	.word	0x20000470
 8002f04:	2000041c 	.word	0x2000041c
 8002f08:	20000f0c 	.word	0x20000f0c
 8002f0c:	55555556 	.word	0x55555556
 8002f10:	20000000 	.word	0x20000000
 8002f14:	20000488 	.word	0x20000488
 8002f18:	200000a8 	.word	0x200000a8
 8002f1c:	200003e8 	.word	0x200003e8
 8002f20:	403e0000 	.word	0x403e0000
 8002f24:	2000048c 	.word	0x2000048c

08002f28 <remoteerr>:
void remoteerr(UART_HandleTypeDef *huart)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
    //HAL_UART_AbortReceive(huart);
    if(&huart1==huart)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a0b      	ldr	r2, [pc, #44]	; (8002f60 <remoteerr+0x38>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d106      	bne.n	8002f46 <remoteerr+0x1e>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer+16, 25);
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <remoteerr+0x3c>)
 8002f3a:	2219      	movs	r2, #25
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f004 fa74 	bl	800742c <HAL_UART_Receive_DMA>
	}else if(&huart5==huart)
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
	}
    //HAL_UART_Receive_DMA(huart, remoteBuffer, 16);
}
 8002f44:	e008      	b.n	8002f58 <remoteerr+0x30>
	}else if(&huart5==huart)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a07      	ldr	r2, [pc, #28]	; (8002f68 <remoteerr+0x40>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d104      	bne.n	8002f58 <remoteerr+0x30>
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
 8002f4e:	2219      	movs	r2, #25
 8002f50:	4906      	ldr	r1, [pc, #24]	; (8002f6c <remoteerr+0x44>)
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f004 fa6a 	bl	800742c <HAL_UART_Receive_DMA>
}
 8002f58:	bf00      	nop
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	20000890 	.word	0x20000890
 8002f64:	20000460 	.word	0x20000460
 8002f68:	200007a4 	.word	0x200007a4
 8002f6c:	20000450 	.word	0x20000450

08002f70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	4b10      	ldr	r3, [pc, #64]	; (8002fbc <HAL_MspInit+0x4c>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7e:	4a0f      	ldr	r2, [pc, #60]	; (8002fbc <HAL_MspInit+0x4c>)
 8002f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f84:	6453      	str	r3, [r2, #68]	; 0x44
 8002f86:	4b0d      	ldr	r3, [pc, #52]	; (8002fbc <HAL_MspInit+0x4c>)
 8002f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f8e:	607b      	str	r3, [r7, #4]
 8002f90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	603b      	str	r3, [r7, #0]
 8002f96:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <HAL_MspInit+0x4c>)
 8002f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9a:	4a08      	ldr	r2, [pc, #32]	; (8002fbc <HAL_MspInit+0x4c>)
 8002f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fa2:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <HAL_MspInit+0x4c>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002faa:	603b      	str	r3, [r7, #0]
 8002fac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	40023800 	.word	0x40023800

08002fc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08a      	sub	sp, #40	; 0x28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc8:	f107 0314 	add.w	r3, r7, #20
 8002fcc:	2200      	movs	r2, #0
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	605a      	str	r2, [r3, #4]
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	60da      	str	r2, [r3, #12]
 8002fd6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a17      	ldr	r2, [pc, #92]	; (800303c <HAL_ADC_MspInit+0x7c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d127      	bne.n	8003032 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	4b16      	ldr	r3, [pc, #88]	; (8003040 <HAL_ADC_MspInit+0x80>)
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fea:	4a15      	ldr	r2, [pc, #84]	; (8003040 <HAL_ADC_MspInit+0x80>)
 8002fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff2:	4b13      	ldr	r3, [pc, #76]	; (8003040 <HAL_ADC_MspInit+0x80>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffa:	613b      	str	r3, [r7, #16]
 8002ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <HAL_ADC_MspInit+0x80>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	4a0e      	ldr	r2, [pc, #56]	; (8003040 <HAL_ADC_MspInit+0x80>)
 8003008:	f043 0301 	orr.w	r3, r3, #1
 800300c:	6313      	str	r3, [r2, #48]	; 0x30
 800300e:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <HAL_ADC_MspInit+0x80>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800301a:	2310      	movs	r3, #16
 800301c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800301e:	2303      	movs	r3, #3
 8003020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	2300      	movs	r3, #0
 8003024:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003026:	f107 0314 	add.w	r3, r7, #20
 800302a:	4619      	mov	r1, r3
 800302c:	4805      	ldr	r0, [pc, #20]	; (8003044 <HAL_ADC_MspInit+0x84>)
 800302e:	f001 feef 	bl	8004e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003032:	bf00      	nop
 8003034:	3728      	adds	r7, #40	; 0x28
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40012000 	.word	0x40012000
 8003040:	40023800 	.word	0x40023800
 8003044:	40020000 	.word	0x40020000

08003048 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08a      	sub	sp, #40	; 0x28
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003050:	f107 0314 	add.w	r3, r7, #20
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	609a      	str	r2, [r3, #8]
 800305c:	60da      	str	r2, [r3, #12]
 800305e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a28      	ldr	r2, [pc, #160]	; (8003108 <HAL_SPI_MspInit+0xc0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d149      	bne.n	80030fe <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	4b27      	ldr	r3, [pc, #156]	; (800310c <HAL_SPI_MspInit+0xc4>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003072:	4a26      	ldr	r2, [pc, #152]	; (800310c <HAL_SPI_MspInit+0xc4>)
 8003074:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003078:	6453      	str	r3, [r2, #68]	; 0x44
 800307a:	4b24      	ldr	r3, [pc, #144]	; (800310c <HAL_SPI_MspInit+0xc4>)
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	4b20      	ldr	r3, [pc, #128]	; (800310c <HAL_SPI_MspInit+0xc4>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308e:	4a1f      	ldr	r2, [pc, #124]	; (800310c <HAL_SPI_MspInit+0xc4>)
 8003090:	f043 0301 	orr.w	r3, r3, #1
 8003094:	6313      	str	r3, [r2, #48]	; 0x30
 8003096:	4b1d      	ldr	r3, [pc, #116]	; (800310c <HAL_SPI_MspInit+0xc4>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	4b19      	ldr	r3, [pc, #100]	; (800310c <HAL_SPI_MspInit+0xc4>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	4a18      	ldr	r2, [pc, #96]	; (800310c <HAL_SPI_MspInit+0xc4>)
 80030ac:	f043 0302 	orr.w	r3, r3, #2
 80030b0:	6313      	str	r3, [r2, #48]	; 0x30
 80030b2:	4b16      	ldr	r3, [pc, #88]	; (800310c <HAL_SPI_MspInit+0xc4>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80030be:	2320      	movs	r3, #32
 80030c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c2:	2302      	movs	r3, #2
 80030c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ca:	2303      	movs	r3, #3
 80030cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030ce:	2305      	movs	r3, #5
 80030d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d2:	f107 0314 	add.w	r3, r7, #20
 80030d6:	4619      	mov	r1, r3
 80030d8:	480d      	ldr	r0, [pc, #52]	; (8003110 <HAL_SPI_MspInit+0xc8>)
 80030da:	f001 fe99 	bl	8004e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80030de:	2330      	movs	r3, #48	; 0x30
 80030e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e2:	2302      	movs	r3, #2
 80030e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ea:	2303      	movs	r3, #3
 80030ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030ee:	2305      	movs	r3, #5
 80030f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f2:	f107 0314 	add.w	r3, r7, #20
 80030f6:	4619      	mov	r1, r3
 80030f8:	4806      	ldr	r0, [pc, #24]	; (8003114 <HAL_SPI_MspInit+0xcc>)
 80030fa:	f001 fe89 	bl	8004e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80030fe:	bf00      	nop
 8003100:	3728      	adds	r7, #40	; 0x28
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40013000 	.word	0x40013000
 800310c:	40023800 	.word	0x40023800
 8003110:	40020000 	.word	0x40020000
 8003114:	40020400 	.word	0x40020400

08003118 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a40      	ldr	r2, [pc, #256]	; (8003228 <HAL_TIM_Base_MspInit+0x110>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d116      	bne.n	8003158 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
 800312e:	4b3f      	ldr	r3, [pc, #252]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003132:	4a3e      	ldr	r2, [pc, #248]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003134:	f043 0301 	orr.w	r3, r3, #1
 8003138:	6453      	str	r3, [r2, #68]	; 0x44
 800313a:	4b3c      	ldr	r3, [pc, #240]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	61fb      	str	r3, [r7, #28]
 8003144:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003146:	2200      	movs	r2, #0
 8003148:	2100      	movs	r1, #0
 800314a:	2019      	movs	r0, #25
 800314c:	f001 fa28 	bl	80045a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003150:	2019      	movs	r0, #25
 8003152:	f001 fa41 	bl	80045d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003156:	e062      	b.n	800321e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003160:	d10e      	bne.n	8003180 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	61bb      	str	r3, [r7, #24]
 8003166:	4b31      	ldr	r3, [pc, #196]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	4a30      	ldr	r2, [pc, #192]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 800316c:	f043 0301 	orr.w	r3, r3, #1
 8003170:	6413      	str	r3, [r2, #64]	; 0x40
 8003172:	4b2e      	ldr	r3, [pc, #184]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	61bb      	str	r3, [r7, #24]
 800317c:	69bb      	ldr	r3, [r7, #24]
}
 800317e:	e04e      	b.n	800321e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM3)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a2a      	ldr	r2, [pc, #168]	; (8003230 <HAL_TIM_Base_MspInit+0x118>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d10e      	bne.n	80031a8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	4b27      	ldr	r3, [pc, #156]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	4a26      	ldr	r2, [pc, #152]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003194:	f043 0302 	orr.w	r3, r3, #2
 8003198:	6413      	str	r3, [r2, #64]	; 0x40
 800319a:	4b24      	ldr	r3, [pc, #144]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	697b      	ldr	r3, [r7, #20]
}
 80031a6:	e03a      	b.n	800321e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM4)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a21      	ldr	r2, [pc, #132]	; (8003234 <HAL_TIM_Base_MspInit+0x11c>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d10e      	bne.n	80031d0 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031b2:	2300      	movs	r3, #0
 80031b4:	613b      	str	r3, [r7, #16]
 80031b6:	4b1d      	ldr	r3, [pc, #116]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 80031b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ba:	4a1c      	ldr	r2, [pc, #112]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 80031bc:	f043 0304 	orr.w	r3, r3, #4
 80031c0:	6413      	str	r3, [r2, #64]	; 0x40
 80031c2:	4b1a      	ldr	r3, [pc, #104]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	f003 0304 	and.w	r3, r3, #4
 80031ca:	613b      	str	r3, [r7, #16]
 80031cc:	693b      	ldr	r3, [r7, #16]
}
 80031ce:	e026      	b.n	800321e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM8)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a18      	ldr	r2, [pc, #96]	; (8003238 <HAL_TIM_Base_MspInit+0x120>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d10e      	bne.n	80031f8 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	60fb      	str	r3, [r7, #12]
 80031de:	4b13      	ldr	r3, [pc, #76]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 80031e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e2:	4a12      	ldr	r2, [pc, #72]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 80031e4:	f043 0302 	orr.w	r3, r3, #2
 80031e8:	6453      	str	r3, [r2, #68]	; 0x44
 80031ea:	4b10      	ldr	r3, [pc, #64]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	68fb      	ldr	r3, [r7, #12]
}
 80031f6:	e012      	b.n	800321e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM12)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a0f      	ldr	r2, [pc, #60]	; (800323c <HAL_TIM_Base_MspInit+0x124>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d10d      	bne.n	800321e <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003202:	2300      	movs	r3, #0
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	4b09      	ldr	r3, [pc, #36]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	4a08      	ldr	r2, [pc, #32]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 800320c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003210:	6413      	str	r3, [r2, #64]	; 0x40
 8003212:	4b06      	ldr	r3, [pc, #24]	; (800322c <HAL_TIM_Base_MspInit+0x114>)
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800321a:	60bb      	str	r3, [r7, #8]
 800321c:	68bb      	ldr	r3, [r7, #8]
}
 800321e:	bf00      	nop
 8003220:	3720      	adds	r7, #32
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40010000 	.word	0x40010000
 800322c:	40023800 	.word	0x40023800
 8003230:	40000400 	.word	0x40000400
 8003234:	40000800 	.word	0x40000800
 8003238:	40010400 	.word	0x40010400
 800323c:	40001800 	.word	0x40001800

08003240 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b08a      	sub	sp, #40	; 0x28
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003248:	f107 0314 	add.w	r3, r7, #20
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	605a      	str	r2, [r3, #4]
 8003252:	609a      	str	r2, [r3, #8]
 8003254:	60da      	str	r2, [r3, #12]
 8003256:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM5)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a19      	ldr	r2, [pc, #100]	; (80032c4 <HAL_TIM_PWM_MspInit+0x84>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d12b      	bne.n	80032ba <HAL_TIM_PWM_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003262:	2300      	movs	r3, #0
 8003264:	613b      	str	r3, [r7, #16]
 8003266:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <HAL_TIM_PWM_MspInit+0x88>)
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	4a17      	ldr	r2, [pc, #92]	; (80032c8 <HAL_TIM_PWM_MspInit+0x88>)
 800326c:	f043 0308 	orr.w	r3, r3, #8
 8003270:	6413      	str	r3, [r2, #64]	; 0x40
 8003272:	4b15      	ldr	r3, [pc, #84]	; (80032c8 <HAL_TIM_PWM_MspInit+0x88>)
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	613b      	str	r3, [r7, #16]
 800327c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	4b11      	ldr	r3, [pc, #68]	; (80032c8 <HAL_TIM_PWM_MspInit+0x88>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	4a10      	ldr	r2, [pc, #64]	; (80032c8 <HAL_TIM_PWM_MspInit+0x88>)
 8003288:	f043 0301 	orr.w	r3, r3, #1
 800328c:	6313      	str	r3, [r2, #48]	; 0x30
 800328e:	4b0e      	ldr	r3, [pc, #56]	; (80032c8 <HAL_TIM_PWM_MspInit+0x88>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800329a:	2303      	movs	r3, #3
 800329c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800329e:	2302      	movs	r3, #2
 80032a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a6:	2300      	movs	r3, #0
 80032a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80032aa:	2302      	movs	r3, #2
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ae:	f107 0314 	add.w	r3, r7, #20
 80032b2:	4619      	mov	r1, r3
 80032b4:	4805      	ldr	r0, [pc, #20]	; (80032cc <HAL_TIM_PWM_MspInit+0x8c>)
 80032b6:	f001 fdab 	bl	8004e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80032ba:	bf00      	nop
 80032bc:	3728      	adds	r7, #40	; 0x28
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40000c00 	.word	0x40000c00
 80032c8:	40023800 	.word	0x40023800
 80032cc:	40020000 	.word	0x40020000

080032d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08e      	sub	sp, #56	; 0x38
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	605a      	str	r2, [r3, #4]
 80032e2:	609a      	str	r2, [r3, #8]
 80032e4:	60da      	str	r2, [r3, #12]
 80032e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a6a      	ldr	r2, [pc, #424]	; (8003498 <HAL_TIM_MspPostInit+0x1c8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d13c      	bne.n	800336c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032f2:	2300      	movs	r3, #0
 80032f4:	623b      	str	r3, [r7, #32]
 80032f6:	4b69      	ldr	r3, [pc, #420]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fa:	4a68      	ldr	r2, [pc, #416]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 80032fc:	f043 0301 	orr.w	r3, r3, #1
 8003300:	6313      	str	r3, [r2, #48]	; 0x30
 8003302:	4b66      	ldr	r3, [pc, #408]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	623b      	str	r3, [r7, #32]
 800330c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800330e:	2300      	movs	r3, #0
 8003310:	61fb      	str	r3, [r7, #28]
 8003312:	4b62      	ldr	r3, [pc, #392]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003316:	4a61      	ldr	r2, [pc, #388]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003318:	f043 0302 	orr.w	r3, r3, #2
 800331c:	6313      	str	r3, [r2, #48]	; 0x30
 800331e:	4b5f      	ldr	r3, [pc, #380]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	61fb      	str	r3, [r7, #28]
 8003328:	69fb      	ldr	r3, [r7, #28]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800332a:	23c0      	movs	r3, #192	; 0xc0
 800332c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332e:	2302      	movs	r3, #2
 8003330:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003332:	2300      	movs	r3, #0
 8003334:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003336:	2300      	movs	r3, #0
 8003338:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800333a:	2302      	movs	r3, #2
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003342:	4619      	mov	r1, r3
 8003344:	4856      	ldr	r0, [pc, #344]	; (80034a0 <HAL_TIM_MspPostInit+0x1d0>)
 8003346:	f001 fd63 	bl	8004e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800334a:	2303      	movs	r3, #3
 800334c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334e:	2302      	movs	r3, #2
 8003350:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003356:	2300      	movs	r3, #0
 8003358:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800335a:	2302      	movs	r3, #2
 800335c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800335e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003362:	4619      	mov	r1, r3
 8003364:	484f      	ldr	r0, [pc, #316]	; (80034a4 <HAL_TIM_MspPostInit+0x1d4>)
 8003366:	f001 fd53 	bl	8004e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800336a:	e091      	b.n	8003490 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM4)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a4d      	ldr	r2, [pc, #308]	; (80034a8 <HAL_TIM_MspPostInit+0x1d8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d11f      	bne.n	80033b6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003376:	2300      	movs	r3, #0
 8003378:	61bb      	str	r3, [r7, #24]
 800337a:	4b48      	ldr	r3, [pc, #288]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 800337c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337e:	4a47      	ldr	r2, [pc, #284]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003380:	f043 0308 	orr.w	r3, r3, #8
 8003384:	6313      	str	r3, [r2, #48]	; 0x30
 8003386:	4b45      	ldr	r3, [pc, #276]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003392:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003396:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003398:	2302      	movs	r3, #2
 800339a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339c:	2300      	movs	r3, #0
 800339e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033a0:	2300      	movs	r3, #0
 80033a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80033a4:	2302      	movs	r3, #2
 80033a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ac:	4619      	mov	r1, r3
 80033ae:	483f      	ldr	r0, [pc, #252]	; (80034ac <HAL_TIM_MspPostInit+0x1dc>)
 80033b0:	f001 fd2e 	bl	8004e10 <HAL_GPIO_Init>
}
 80033b4:	e06c      	b.n	8003490 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM5)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a3d      	ldr	r2, [pc, #244]	; (80034b0 <HAL_TIM_MspPostInit+0x1e0>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d11e      	bne.n	80033fe <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c0:	2300      	movs	r3, #0
 80033c2:	617b      	str	r3, [r7, #20]
 80033c4:	4b35      	ldr	r3, [pc, #212]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 80033c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c8:	4a34      	ldr	r2, [pc, #208]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	6313      	str	r3, [r2, #48]	; 0x30
 80033d0:	4b32      	ldr	r3, [pc, #200]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 80033d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80033dc:	230c      	movs	r3, #12
 80033de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e0:	2302      	movs	r3, #2
 80033e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e8:	2300      	movs	r3, #0
 80033ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80033ec:	2302      	movs	r3, #2
 80033ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f4:	4619      	mov	r1, r3
 80033f6:	482a      	ldr	r0, [pc, #168]	; (80034a0 <HAL_TIM_MspPostInit+0x1d0>)
 80033f8:	f001 fd0a 	bl	8004e10 <HAL_GPIO_Init>
}
 80033fc:	e048      	b.n	8003490 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM8)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a2c      	ldr	r2, [pc, #176]	; (80034b4 <HAL_TIM_MspPostInit+0x1e4>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d11f      	bne.n	8003448 <HAL_TIM_MspPostInit+0x178>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	4b23      	ldr	r3, [pc, #140]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 800340e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003410:	4a22      	ldr	r2, [pc, #136]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003412:	f043 0304 	orr.w	r3, r3, #4
 8003416:	6313      	str	r3, [r2, #48]	; 0x30
 8003418:	4b20      	ldr	r3, [pc, #128]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 800341a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	613b      	str	r3, [r7, #16]
 8003422:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003424:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003428:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800342a:	2302      	movs	r3, #2
 800342c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342e:	2300      	movs	r3, #0
 8003430:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003432:	2300      	movs	r3, #0
 8003434:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003436:	2303      	movs	r3, #3
 8003438:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800343a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800343e:	4619      	mov	r1, r3
 8003440:	481d      	ldr	r0, [pc, #116]	; (80034b8 <HAL_TIM_MspPostInit+0x1e8>)
 8003442:	f001 fce5 	bl	8004e10 <HAL_GPIO_Init>
}
 8003446:	e023      	b.n	8003490 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM12)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a1b      	ldr	r2, [pc, #108]	; (80034bc <HAL_TIM_MspPostInit+0x1ec>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d11e      	bne.n	8003490 <HAL_TIM_MspPostInit+0x1c0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003452:	2300      	movs	r3, #0
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	4b11      	ldr	r3, [pc, #68]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	4a10      	ldr	r2, [pc, #64]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 800345c:	f043 0302 	orr.w	r3, r3, #2
 8003460:	6313      	str	r3, [r2, #48]	; 0x30
 8003462:	4b0e      	ldr	r3, [pc, #56]	; (800349c <HAL_TIM_MspPostInit+0x1cc>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800346e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003472:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003474:	2302      	movs	r3, #2
 8003476:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003478:	2300      	movs	r3, #0
 800347a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800347c:	2300      	movs	r3, #0
 800347e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003480:	2309      	movs	r3, #9
 8003482:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003484:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003488:	4619      	mov	r1, r3
 800348a:	4806      	ldr	r0, [pc, #24]	; (80034a4 <HAL_TIM_MspPostInit+0x1d4>)
 800348c:	f001 fcc0 	bl	8004e10 <HAL_GPIO_Init>
}
 8003490:	bf00      	nop
 8003492:	3738      	adds	r7, #56	; 0x38
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40000400 	.word	0x40000400
 800349c:	40023800 	.word	0x40023800
 80034a0:	40020000 	.word	0x40020000
 80034a4:	40020400 	.word	0x40020400
 80034a8:	40000800 	.word	0x40000800
 80034ac:	40020c00 	.word	0x40020c00
 80034b0:	40000c00 	.word	0x40000c00
 80034b4:	40010400 	.word	0x40010400
 80034b8:	40020800 	.word	0x40020800
 80034bc:	40001800 	.word	0x40001800

080034c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b092      	sub	sp, #72	; 0x48
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a78      	ldr	r2, [pc, #480]	; (80036c0 <HAL_UART_MspInit+0x200>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d164      	bne.n	80035ac <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	633b      	str	r3, [r7, #48]	; 0x30
 80034e6:	4b77      	ldr	r3, [pc, #476]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	4a76      	ldr	r2, [pc, #472]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80034ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80034f0:	6413      	str	r3, [r2, #64]	; 0x40
 80034f2:	4b74      	ldr	r3, [pc, #464]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034fa:	633b      	str	r3, [r7, #48]	; 0x30
 80034fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003502:	4b70      	ldr	r3, [pc, #448]	; (80036c4 <HAL_UART_MspInit+0x204>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	4a6f      	ldr	r2, [pc, #444]	; (80036c4 <HAL_UART_MspInit+0x204>)
 8003508:	f043 0304 	orr.w	r3, r3, #4
 800350c:	6313      	str	r3, [r2, #48]	; 0x30
 800350e:	4b6d      	ldr	r3, [pc, #436]	; (80036c4 <HAL_UART_MspInit+0x204>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800351a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800351e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003520:	2302      	movs	r3, #2
 8003522:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003524:	2301      	movs	r3, #1
 8003526:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003528:	2303      	movs	r3, #3
 800352a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800352c:	2308      	movs	r3, #8
 800352e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003530:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003534:	4619      	mov	r1, r3
 8003536:	4864      	ldr	r0, [pc, #400]	; (80036c8 <HAL_UART_MspInit+0x208>)
 8003538:	f001 fc6a 	bl	8004e10 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800353c:	4b63      	ldr	r3, [pc, #396]	; (80036cc <HAL_UART_MspInit+0x20c>)
 800353e:	4a64      	ldr	r2, [pc, #400]	; (80036d0 <HAL_UART_MspInit+0x210>)
 8003540:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8003542:	4b62      	ldr	r3, [pc, #392]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003544:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003548:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800354a:	4b60      	ldr	r3, [pc, #384]	; (80036cc <HAL_UART_MspInit+0x20c>)
 800354c:	2200      	movs	r2, #0
 800354e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003550:	4b5e      	ldr	r3, [pc, #376]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003552:	2200      	movs	r2, #0
 8003554:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003556:	4b5d      	ldr	r3, [pc, #372]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003558:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800355c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800355e:	4b5b      	ldr	r3, [pc, #364]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003560:	2200      	movs	r2, #0
 8003562:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003564:	4b59      	ldr	r3, [pc, #356]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003566:	2200      	movs	r2, #0
 8003568:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800356a:	4b58      	ldr	r3, [pc, #352]	; (80036cc <HAL_UART_MspInit+0x20c>)
 800356c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003570:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003572:	4b56      	ldr	r3, [pc, #344]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003574:	2200      	movs	r2, #0
 8003576:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003578:	4b54      	ldr	r3, [pc, #336]	; (80036cc <HAL_UART_MspInit+0x20c>)
 800357a:	2200      	movs	r2, #0
 800357c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800357e:	4853      	ldr	r0, [pc, #332]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003580:	f001 f838 	bl	80045f4 <HAL_DMA_Init>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800358a:	f7fe fec5 	bl	8002318 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a4e      	ldr	r2, [pc, #312]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003592:	639a      	str	r2, [r3, #56]	; 0x38
 8003594:	4a4d      	ldr	r2, [pc, #308]	; (80036cc <HAL_UART_MspInit+0x20c>)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800359a:	2200      	movs	r2, #0
 800359c:	2100      	movs	r1, #0
 800359e:	2034      	movs	r0, #52	; 0x34
 80035a0:	f000 fffe 	bl	80045a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80035a4:	2034      	movs	r0, #52	; 0x34
 80035a6:	f001 f817 	bl	80045d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80035aa:	e1d7      	b.n	800395c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==UART5)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a48      	ldr	r2, [pc, #288]	; (80036d4 <HAL_UART_MspInit+0x214>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	f040 8096 	bne.w	80036e4 <HAL_UART_MspInit+0x224>
    __HAL_RCC_UART5_CLK_ENABLE();
 80035b8:	2300      	movs	r3, #0
 80035ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80035bc:	4b41      	ldr	r3, [pc, #260]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c0:	4a40      	ldr	r2, [pc, #256]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035c6:	6413      	str	r3, [r2, #64]	; 0x40
 80035c8:	4b3e      	ldr	r3, [pc, #248]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80035d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d4:	2300      	movs	r3, #0
 80035d6:	627b      	str	r3, [r7, #36]	; 0x24
 80035d8:	4b3a      	ldr	r3, [pc, #232]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035dc:	4a39      	ldr	r2, [pc, #228]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035de:	f043 0304 	orr.w	r3, r3, #4
 80035e2:	6313      	str	r3, [r2, #48]	; 0x30
 80035e4:	4b37      	ldr	r3, [pc, #220]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	f003 0304 	and.w	r3, r3, #4
 80035ec:	627b      	str	r3, [r7, #36]	; 0x24
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035f0:	2300      	movs	r3, #0
 80035f2:	623b      	str	r3, [r7, #32]
 80035f4:	4b33      	ldr	r3, [pc, #204]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f8:	4a32      	ldr	r2, [pc, #200]	; (80036c4 <HAL_UART_MspInit+0x204>)
 80035fa:	f043 0308 	orr.w	r3, r3, #8
 80035fe:	6313      	str	r3, [r2, #48]	; 0x30
 8003600:	4b30      	ldr	r3, [pc, #192]	; (80036c4 <HAL_UART_MspInit+0x204>)
 8003602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	623b      	str	r3, [r7, #32]
 800360a:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800360c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003610:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003612:	2302      	movs	r3, #2
 8003614:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003616:	2301      	movs	r3, #1
 8003618:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800361a:	2303      	movs	r3, #3
 800361c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800361e:	2308      	movs	r3, #8
 8003620:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003622:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003626:	4619      	mov	r1, r3
 8003628:	4827      	ldr	r0, [pc, #156]	; (80036c8 <HAL_UART_MspInit+0x208>)
 800362a:	f001 fbf1 	bl	8004e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800362e:	2304      	movs	r3, #4
 8003630:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003632:	2302      	movs	r3, #2
 8003634:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003636:	2301      	movs	r3, #1
 8003638:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800363a:	2303      	movs	r3, #3
 800363c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800363e:	2308      	movs	r3, #8
 8003640:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003642:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003646:	4619      	mov	r1, r3
 8003648:	4823      	ldr	r0, [pc, #140]	; (80036d8 <HAL_UART_MspInit+0x218>)
 800364a:	f001 fbe1 	bl	8004e10 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800364e:	4b23      	ldr	r3, [pc, #140]	; (80036dc <HAL_UART_MspInit+0x21c>)
 8003650:	4a23      	ldr	r2, [pc, #140]	; (80036e0 <HAL_UART_MspInit+0x220>)
 8003652:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8003654:	4b21      	ldr	r3, [pc, #132]	; (80036dc <HAL_UART_MspInit+0x21c>)
 8003656:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800365a:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800365c:	4b1f      	ldr	r3, [pc, #124]	; (80036dc <HAL_UART_MspInit+0x21c>)
 800365e:	2200      	movs	r2, #0
 8003660:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003662:	4b1e      	ldr	r3, [pc, #120]	; (80036dc <HAL_UART_MspInit+0x21c>)
 8003664:	2200      	movs	r2, #0
 8003666:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003668:	4b1c      	ldr	r3, [pc, #112]	; (80036dc <HAL_UART_MspInit+0x21c>)
 800366a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800366e:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003670:	4b1a      	ldr	r3, [pc, #104]	; (80036dc <HAL_UART_MspInit+0x21c>)
 8003672:	2200      	movs	r2, #0
 8003674:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003676:	4b19      	ldr	r3, [pc, #100]	; (80036dc <HAL_UART_MspInit+0x21c>)
 8003678:	2200      	movs	r2, #0
 800367a:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800367c:	4b17      	ldr	r3, [pc, #92]	; (80036dc <HAL_UART_MspInit+0x21c>)
 800367e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003682:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003684:	4b15      	ldr	r3, [pc, #84]	; (80036dc <HAL_UART_MspInit+0x21c>)
 8003686:	2200      	movs	r2, #0
 8003688:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800368a:	4b14      	ldr	r3, [pc, #80]	; (80036dc <HAL_UART_MspInit+0x21c>)
 800368c:	2200      	movs	r2, #0
 800368e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8003690:	4812      	ldr	r0, [pc, #72]	; (80036dc <HAL_UART_MspInit+0x21c>)
 8003692:	f000 ffaf 	bl	80045f4 <HAL_DMA_Init>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 800369c:	f7fe fe3c 	bl	8002318 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a0e      	ldr	r2, [pc, #56]	; (80036dc <HAL_UART_MspInit+0x21c>)
 80036a4:	639a      	str	r2, [r3, #56]	; 0x38
 80036a6:	4a0d      	ldr	r2, [pc, #52]	; (80036dc <HAL_UART_MspInit+0x21c>)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80036ac:	2200      	movs	r2, #0
 80036ae:	2100      	movs	r1, #0
 80036b0:	2035      	movs	r0, #53	; 0x35
 80036b2:	f000 ff75 	bl	80045a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80036b6:	2035      	movs	r0, #53	; 0x35
 80036b8:	f000 ff8e 	bl	80045d8 <HAL_NVIC_EnableIRQ>
}
 80036bc:	e14e      	b.n	800395c <HAL_UART_MspInit+0x49c>
 80036be:	bf00      	nop
 80036c0:	40004c00 	.word	0x40004c00
 80036c4:	40023800 	.word	0x40023800
 80036c8:	40020800 	.word	0x40020800
 80036cc:	20000520 	.word	0x20000520
 80036d0:	40026040 	.word	0x40026040
 80036d4:	40005000 	.word	0x40005000
 80036d8:	40020c00 	.word	0x40020c00
 80036dc:	20000a44 	.word	0x20000a44
 80036e0:	40026010 	.word	0x40026010
  else if(huart->Instance==USART1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a9e      	ldr	r2, [pc, #632]	; (8003964 <HAL_UART_MspInit+0x4a4>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d164      	bne.n	80037b8 <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ee:	2300      	movs	r3, #0
 80036f0:	61fb      	str	r3, [r7, #28]
 80036f2:	4b9d      	ldr	r3, [pc, #628]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80036f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f6:	4a9c      	ldr	r2, [pc, #624]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80036f8:	f043 0310 	orr.w	r3, r3, #16
 80036fc:	6453      	str	r3, [r2, #68]	; 0x44
 80036fe:	4b9a      	ldr	r3, [pc, #616]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 8003700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003702:	f003 0310 	and.w	r3, r3, #16
 8003706:	61fb      	str	r3, [r7, #28]
 8003708:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800370a:	2300      	movs	r3, #0
 800370c:	61bb      	str	r3, [r7, #24]
 800370e:	4b96      	ldr	r3, [pc, #600]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003712:	4a95      	ldr	r2, [pc, #596]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 8003714:	f043 0301 	orr.w	r3, r3, #1
 8003718:	6313      	str	r3, [r2, #48]	; 0x30
 800371a:	4b93      	ldr	r3, [pc, #588]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 800371c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	61bb      	str	r3, [r7, #24]
 8003724:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003726:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800372a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372c:	2302      	movs	r3, #2
 800372e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003730:	2300      	movs	r3, #0
 8003732:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003734:	2303      	movs	r3, #3
 8003736:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003738:	2307      	movs	r3, #7
 800373a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800373c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003740:	4619      	mov	r1, r3
 8003742:	488a      	ldr	r0, [pc, #552]	; (800396c <HAL_UART_MspInit+0x4ac>)
 8003744:	f001 fb64 	bl	8004e10 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003748:	4b89      	ldr	r3, [pc, #548]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 800374a:	4a8a      	ldr	r2, [pc, #552]	; (8003974 <HAL_UART_MspInit+0x4b4>)
 800374c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800374e:	4b88      	ldr	r3, [pc, #544]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 8003750:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003754:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003756:	4b86      	ldr	r3, [pc, #536]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 8003758:	2200      	movs	r2, #0
 800375a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800375c:	4b84      	ldr	r3, [pc, #528]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 800375e:	2200      	movs	r2, #0
 8003760:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003762:	4b83      	ldr	r3, [pc, #524]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 8003764:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003768:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800376a:	4b81      	ldr	r3, [pc, #516]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 800376c:	2200      	movs	r2, #0
 800376e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003770:	4b7f      	ldr	r3, [pc, #508]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 8003772:	2200      	movs	r2, #0
 8003774:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003776:	4b7e      	ldr	r3, [pc, #504]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 8003778:	f44f 7280 	mov.w	r2, #256	; 0x100
 800377c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800377e:	4b7c      	ldr	r3, [pc, #496]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 8003780:	2200      	movs	r2, #0
 8003782:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003784:	4b7a      	ldr	r3, [pc, #488]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 8003786:	2200      	movs	r2, #0
 8003788:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800378a:	4879      	ldr	r0, [pc, #484]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 800378c:	f000 ff32 	bl	80045f4 <HAL_DMA_Init>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <HAL_UART_MspInit+0x2da>
      Error_Handler();
 8003796:	f7fe fdbf 	bl	8002318 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a74      	ldr	r2, [pc, #464]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 800379e:	639a      	str	r2, [r3, #56]	; 0x38
 80037a0:	4a73      	ldr	r2, [pc, #460]	; (8003970 <HAL_UART_MspInit+0x4b0>)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80037a6:	2200      	movs	r2, #0
 80037a8:	2100      	movs	r1, #0
 80037aa:	2025      	movs	r0, #37	; 0x25
 80037ac:	f000 fef8 	bl	80045a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80037b0:	2025      	movs	r0, #37	; 0x25
 80037b2:	f000 ff11 	bl	80045d8 <HAL_NVIC_EnableIRQ>
}
 80037b6:	e0d1      	b.n	800395c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==USART2)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a6e      	ldr	r2, [pc, #440]	; (8003978 <HAL_UART_MspInit+0x4b8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d163      	bne.n	800388a <HAL_UART_MspInit+0x3ca>
    __HAL_RCC_USART2_CLK_ENABLE();
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	4b68      	ldr	r3, [pc, #416]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80037c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ca:	4a67      	ldr	r2, [pc, #412]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80037cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037d0:	6413      	str	r3, [r2, #64]	; 0x40
 80037d2:	4b65      	ldr	r3, [pc, #404]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037de:	2300      	movs	r3, #0
 80037e0:	613b      	str	r3, [r7, #16]
 80037e2:	4b61      	ldr	r3, [pc, #388]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e6:	4a60      	ldr	r2, [pc, #384]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80037e8:	f043 0308 	orr.w	r3, r3, #8
 80037ec:	6313      	str	r3, [r2, #48]	; 0x30
 80037ee:	4b5e      	ldr	r3, [pc, #376]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80037f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	613b      	str	r3, [r7, #16]
 80037f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80037fa:	2360      	movs	r3, #96	; 0x60
 80037fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037fe:	2302      	movs	r3, #2
 8003800:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003802:	2300      	movs	r3, #0
 8003804:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003806:	2303      	movs	r3, #3
 8003808:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800380a:	2307      	movs	r3, #7
 800380c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800380e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003812:	4619      	mov	r1, r3
 8003814:	4859      	ldr	r0, [pc, #356]	; (800397c <HAL_UART_MspInit+0x4bc>)
 8003816:	f001 fafb 	bl	8004e10 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800381a:	4b59      	ldr	r3, [pc, #356]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 800381c:	4a59      	ldr	r2, [pc, #356]	; (8003984 <HAL_UART_MspInit+0x4c4>)
 800381e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003820:	4b57      	ldr	r3, [pc, #348]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003822:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003826:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003828:	4b55      	ldr	r3, [pc, #340]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 800382a:	2200      	movs	r2, #0
 800382c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800382e:	4b54      	ldr	r3, [pc, #336]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003830:	2200      	movs	r2, #0
 8003832:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003834:	4b52      	ldr	r3, [pc, #328]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003836:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800383a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800383c:	4b50      	ldr	r3, [pc, #320]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 800383e:	2200      	movs	r2, #0
 8003840:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003842:	4b4f      	ldr	r3, [pc, #316]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003844:	2200      	movs	r2, #0
 8003846:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003848:	4b4d      	ldr	r3, [pc, #308]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 800384a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800384e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003850:	4b4b      	ldr	r3, [pc, #300]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003852:	2200      	movs	r2, #0
 8003854:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003856:	4b4a      	ldr	r3, [pc, #296]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003858:	2200      	movs	r2, #0
 800385a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800385c:	4848      	ldr	r0, [pc, #288]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 800385e:	f000 fec9 	bl	80045f4 <HAL_DMA_Init>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <HAL_UART_MspInit+0x3ac>
      Error_Handler();
 8003868:	f7fe fd56 	bl	8002318 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a44      	ldr	r2, [pc, #272]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003870:	639a      	str	r2, [r3, #56]	; 0x38
 8003872:	4a43      	ldr	r2, [pc, #268]	; (8003980 <HAL_UART_MspInit+0x4c0>)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003878:	2200      	movs	r2, #0
 800387a:	2100      	movs	r1, #0
 800387c:	2026      	movs	r0, #38	; 0x26
 800387e:	f000 fe8f 	bl	80045a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003882:	2026      	movs	r0, #38	; 0x26
 8003884:	f000 fea8 	bl	80045d8 <HAL_NVIC_EnableIRQ>
}
 8003888:	e068      	b.n	800395c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==USART3)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a3e      	ldr	r2, [pc, #248]	; (8003988 <HAL_UART_MspInit+0x4c8>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d163      	bne.n	800395c <HAL_UART_MspInit+0x49c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003894:	2300      	movs	r3, #0
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	4b33      	ldr	r3, [pc, #204]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 800389a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389c:	4a32      	ldr	r2, [pc, #200]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 800389e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038a2:	6413      	str	r3, [r2, #64]	; 0x40
 80038a4:	4b30      	ldr	r3, [pc, #192]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038ac:	60fb      	str	r3, [r7, #12]
 80038ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038b0:	2300      	movs	r3, #0
 80038b2:	60bb      	str	r3, [r7, #8]
 80038b4:	4b2c      	ldr	r3, [pc, #176]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80038b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b8:	4a2b      	ldr	r2, [pc, #172]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80038ba:	f043 0302 	orr.w	r3, r3, #2
 80038be:	6313      	str	r3, [r2, #48]	; 0x30
 80038c0:	4b29      	ldr	r3, [pc, #164]	; (8003968 <HAL_UART_MspInit+0x4a8>)
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80038cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80038d0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038d2:	2302      	movs	r3, #2
 80038d4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038da:	2303      	movs	r3, #3
 80038dc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038de:	2307      	movs	r3, #7
 80038e0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80038e6:	4619      	mov	r1, r3
 80038e8:	4828      	ldr	r0, [pc, #160]	; (800398c <HAL_UART_MspInit+0x4cc>)
 80038ea:	f001 fa91 	bl	8004e10 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80038ee:	4b28      	ldr	r3, [pc, #160]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 80038f0:	4a28      	ldr	r2, [pc, #160]	; (8003994 <HAL_UART_MspInit+0x4d4>)
 80038f2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80038f4:	4b26      	ldr	r3, [pc, #152]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 80038f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038fa:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038fc:	4b24      	ldr	r3, [pc, #144]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 80038fe:	2200      	movs	r2, #0
 8003900:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003902:	4b23      	ldr	r3, [pc, #140]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 8003904:	2200      	movs	r2, #0
 8003906:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003908:	4b21      	ldr	r3, [pc, #132]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 800390a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800390e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003910:	4b1f      	ldr	r3, [pc, #124]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 8003912:	2200      	movs	r2, #0
 8003914:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003916:	4b1e      	ldr	r3, [pc, #120]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 8003918:	2200      	movs	r2, #0
 800391a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800391c:	4b1c      	ldr	r3, [pc, #112]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 800391e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003922:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003924:	4b1a      	ldr	r3, [pc, #104]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 8003926:	2200      	movs	r2, #0
 8003928:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800392a:	4b19      	ldr	r3, [pc, #100]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 800392c:	2200      	movs	r2, #0
 800392e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003930:	4817      	ldr	r0, [pc, #92]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 8003932:	f000 fe5f 	bl	80045f4 <HAL_DMA_Init>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <HAL_UART_MspInit+0x480>
      Error_Handler();
 800393c:	f7fe fcec 	bl	8002318 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a13      	ldr	r2, [pc, #76]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 8003944:	639a      	str	r2, [r3, #56]	; 0x38
 8003946:	4a12      	ldr	r2, [pc, #72]	; (8003990 <HAL_UART_MspInit+0x4d0>)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800394c:	2200      	movs	r2, #0
 800394e:	2100      	movs	r1, #0
 8003950:	2027      	movs	r0, #39	; 0x27
 8003952:	f000 fe25 	bl	80045a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003956:	2027      	movs	r0, #39	; 0x27
 8003958:	f000 fe3e 	bl	80045d8 <HAL_NVIC_EnableIRQ>
}
 800395c:	bf00      	nop
 800395e:	3748      	adds	r7, #72	; 0x48
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40011000 	.word	0x40011000
 8003968:	40023800 	.word	0x40023800
 800396c:	40020000 	.word	0x40020000
 8003970:	20000830 	.word	0x20000830
 8003974:	40026440 	.word	0x40026440
 8003978:	40004400 	.word	0x40004400
 800397c:	40020c00 	.word	0x40020c00
 8003980:	20000580 	.word	0x20000580
 8003984:	40026088 	.word	0x40026088
 8003988:	40004800 	.word	0x40004800
 800398c:	40020400 	.word	0x40020400
 8003990:	20000670 	.word	0x20000670
 8003994:	40026028 	.word	0x40026028

08003998 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b08c      	sub	sp, #48	; 0x30
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80039a0:	2300      	movs	r3, #0
 80039a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80039a4:	2300      	movs	r3, #0
 80039a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80039a8:	2200      	movs	r2, #0
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	2037      	movs	r0, #55	; 0x37
 80039ae:	f000 fdf7 	bl	80045a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80039b2:	2037      	movs	r0, #55	; 0x37
 80039b4:	f000 fe10 	bl	80045d8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80039b8:	2300      	movs	r3, #0
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	4b1f      	ldr	r3, [pc, #124]	; (8003a3c <HAL_InitTick+0xa4>)
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	4a1e      	ldr	r2, [pc, #120]	; (8003a3c <HAL_InitTick+0xa4>)
 80039c2:	f043 0320 	orr.w	r3, r3, #32
 80039c6:	6413      	str	r3, [r2, #64]	; 0x40
 80039c8:	4b1c      	ldr	r3, [pc, #112]	; (8003a3c <HAL_InitTick+0xa4>)
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	f003 0320 	and.w	r3, r3, #32
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80039d4:	f107 0210 	add.w	r2, r7, #16
 80039d8:	f107 0314 	add.w	r3, r7, #20
 80039dc:	4611      	mov	r1, r2
 80039de:	4618      	mov	r0, r3
 80039e0:	f002 f85a 	bl	8005a98 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80039e4:	f002 f830 	bl	8005a48 <HAL_RCC_GetPCLK1Freq>
 80039e8:	4603      	mov	r3, r0
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80039ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f0:	4a13      	ldr	r2, [pc, #76]	; (8003a40 <HAL_InitTick+0xa8>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	0c9b      	lsrs	r3, r3, #18
 80039f8:	3b01      	subs	r3, #1
 80039fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80039fc:	4b11      	ldr	r3, [pc, #68]	; (8003a44 <HAL_InitTick+0xac>)
 80039fe:	4a12      	ldr	r2, [pc, #72]	; (8003a48 <HAL_InitTick+0xb0>)
 8003a00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003a02:	4b10      	ldr	r3, [pc, #64]	; (8003a44 <HAL_InitTick+0xac>)
 8003a04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003a08:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003a0a:	4a0e      	ldr	r2, [pc, #56]	; (8003a44 <HAL_InitTick+0xac>)
 8003a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a0e:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003a10:	4b0c      	ldr	r3, [pc, #48]	; (8003a44 <HAL_InitTick+0xac>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a16:	4b0b      	ldr	r3, [pc, #44]	; (8003a44 <HAL_InitTick+0xac>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003a1c:	4809      	ldr	r0, [pc, #36]	; (8003a44 <HAL_InitTick+0xac>)
 8003a1e:	f002 fafd 	bl	800601c <HAL_TIM_Base_Init>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d104      	bne.n	8003a32 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003a28:	4806      	ldr	r0, [pc, #24]	; (8003a44 <HAL_InitTick+0xac>)
 8003a2a:	f002 fbaf 	bl	800618c <HAL_TIM_Base_Start_IT>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	e000      	b.n	8003a34 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3730      	adds	r7, #48	; 0x30
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	431bde83 	.word	0x431bde83
 8003a44:	20000f10 	.word	0x20000f10
 8003a48:	40001400 	.word	0x40001400

08003a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a50:	e7fe      	b.n	8003a50 <NMI_Handler+0x4>

08003a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a52:	b480      	push	{r7}
 8003a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a56:	e7fe      	b.n	8003a56 <HardFault_Handler+0x4>

08003a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a5c:	e7fe      	b.n	8003a5c <MemManage_Handler+0x4>

08003a5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a62:	e7fe      	b.n	8003a62 <BusFault_Handler+0x4>

08003a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a68:	e7fe      	b.n	8003a68 <UsageFault_Handler+0x4>

08003a6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a6e:	bf00      	nop
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a7c:	bf00      	nop
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a86:	b480      	push	{r7}
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a8a:	bf00      	nop
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a98:	bf00      	nop
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
	...

08003aa4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8003aa8:	4802      	ldr	r0, [pc, #8]	; (8003ab4 <DMA1_Stream0_IRQHandler+0x10>)
 8003aaa:	f000 ff3b 	bl	8004924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000a44 	.word	0x20000a44

08003ab8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003abc:	4802      	ldr	r0, [pc, #8]	; (8003ac8 <DMA1_Stream1_IRQHandler+0x10>)
 8003abe:	f000 ff31 	bl	8004924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003ac2:	bf00      	nop
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20000670 	.word	0x20000670

08003acc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003ad0:	4802      	ldr	r0, [pc, #8]	; (8003adc <DMA1_Stream2_IRQHandler+0x10>)
 8003ad2:	f000 ff27 	bl	8004924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003ad6:	bf00      	nop
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	20000520 	.word	0x20000520

08003ae0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003ae4:	4802      	ldr	r0, [pc, #8]	; (8003af0 <DMA1_Stream5_IRQHandler+0x10>)
 8003ae6:	f000 ff1d 	bl	8004924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003aea:	bf00      	nop
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	20000580 	.word	0x20000580

08003af4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003af8:	4802      	ldr	r0, [pc, #8]	; (8003b04 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003afa:	f002 fccf 	bl	800649c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003afe:	bf00      	nop
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	200008d4 	.word	0x200008d4

08003b08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0

	        	remoteUpdate(remoteBuffer + 16);
	        }
	    }*/
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003b0c:	4802      	ldr	r0, [pc, #8]	; (8003b18 <USART1_IRQHandler+0x10>)
 8003b0e:	f003 fd19 	bl	8007544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003b12:	bf00      	nop
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000890 	.word	0x20000890

08003b1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    extern unsigned char ch110[82];
    if(USART2->SR & 0x10)
 8003b22:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <USART2_IRQHandler+0x50>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0310 	and.w	r3, r3, #16
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d016      	beq.n	8003b5c <USART2_IRQHandler+0x40>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	607b      	str	r3, [r7, #4]
 8003b32:	4b0f      	ldr	r3, [pc, #60]	; (8003b70 <USART2_IRQHandler+0x54>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	607b      	str	r3, [r7, #4]
 8003b3a:	4b0d      	ldr	r3, [pc, #52]	; (8003b70 <USART2_IRQHandler+0x54>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	607b      	str	r3, [r7, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
        if(ch110[0] != 0x5a)
 8003b44:	4b0b      	ldr	r3, [pc, #44]	; (8003b74 <USART2_IRQHandler+0x58>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	2b5a      	cmp	r3, #90	; 0x5a
 8003b4a:	d007      	beq.n	8003b5c <USART2_IRQHandler+0x40>
        {
            HAL_UART_AbortReceive(&huart2);
 8003b4c:	4808      	ldr	r0, [pc, #32]	; (8003b70 <USART2_IRQHandler+0x54>)
 8003b4e:	f003 fc9d 	bl	800748c <HAL_UART_AbortReceive>
            HAL_UART_Receive_DMA(&huart2, ch110, 82);
 8003b52:	2252      	movs	r2, #82	; 0x52
 8003b54:	4907      	ldr	r1, [pc, #28]	; (8003b74 <USART2_IRQHandler+0x58>)
 8003b56:	4806      	ldr	r0, [pc, #24]	; (8003b70 <USART2_IRQHandler+0x54>)
 8003b58:	f003 fc68 	bl	800742c <HAL_UART_Receive_DMA>
        }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b5c:	4804      	ldr	r0, [pc, #16]	; (8003b70 <USART2_IRQHandler+0x54>)
 8003b5e:	f003 fcf1 	bl	8007544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b62:	bf00      	nop
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40004400 	.word	0x40004400
 8003b70:	20000a00 	.word	0x20000a00
 8003b74:	200004a4 	.word	0x200004a4

08003b78 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

    extern unsigned char deepSensorBuff[20];
    if(USART3->SR & 0x10)
 8003b7e:	4b15      	ldr	r3, [pc, #84]	; (8003bd4 <USART3_IRQHandler+0x5c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d01d      	beq.n	8003bc6 <USART3_IRQHandler+0x4e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	607b      	str	r3, [r7, #4]
 8003b8e:	4b12      	ldr	r3, [pc, #72]	; (8003bd8 <USART3_IRQHandler+0x60>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	607b      	str	r3, [r7, #4]
 8003b96:	4b10      	ldr	r3, [pc, #64]	; (8003bd8 <USART3_IRQHandler+0x60>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	607b      	str	r3, [r7, #4]
 8003b9e:	687b      	ldr	r3, [r7, #4]
        HAL_UART_AbortReceive(&huart3);
 8003ba0:	480d      	ldr	r0, [pc, #52]	; (8003bd8 <USART3_IRQHandler+0x60>)
 8003ba2:	f003 fc73 	bl	800748c <HAL_UART_AbortReceive>
        HAL_UART_Receive_DMA(&huart3, deepSensorBuff, 20);
 8003ba6:	2214      	movs	r2, #20
 8003ba8:	490c      	ldr	r1, [pc, #48]	; (8003bdc <USART3_IRQHandler+0x64>)
 8003baa:	480b      	ldr	r0, [pc, #44]	; (8003bd8 <USART3_IRQHandler+0x60>)
 8003bac:	f003 fc3e 	bl	800742c <HAL_UART_Receive_DMA>
        if (0x54 == deepSensorBuff[0]&&0x3D == deepSensorBuff[1])
 8003bb0:	4b0a      	ldr	r3, [pc, #40]	; (8003bdc <USART3_IRQHandler+0x64>)
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	2b54      	cmp	r3, #84	; 0x54
 8003bb6:	d106      	bne.n	8003bc6 <USART3_IRQHandler+0x4e>
 8003bb8:	4b08      	ldr	r3, [pc, #32]	; (8003bdc <USART3_IRQHandler+0x64>)
 8003bba:	785b      	ldrb	r3, [r3, #1]
 8003bbc:	2b3d      	cmp	r3, #61	; 0x3d
 8003bbe:	d102      	bne.n	8003bc6 <USART3_IRQHandler+0x4e>
        {
        	void deepSensorUpdate(uint8_t * deepSensorBuff);

        	deepSensorUpdate(deepSensorBuff);
 8003bc0:	4806      	ldr	r0, [pc, #24]	; (8003bdc <USART3_IRQHandler+0x64>)
 8003bc2:	f7fd fbe9 	bl	8001398 <deepSensorUpdate>
        }
    }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003bc6:	4804      	ldr	r0, [pc, #16]	; (8003bd8 <USART3_IRQHandler+0x60>)
 8003bc8:	f003 fcbc 	bl	8007544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003bcc:	bf00      	nop
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40004800 	.word	0x40004800
 8003bd8:	200006d0 	.word	0x200006d0
 8003bdc:	2000050c 	.word	0x2000050c

08003be0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
    extern unsigned char raspiBuffer[82];
    if(UART4->SR & 0x10)
 8003be6:	4b12      	ldr	r3, [pc, #72]	; (8003c30 <UART4_IRQHandler+0x50>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d016      	beq.n	8003c20 <UART4_IRQHandler+0x40>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	607b      	str	r3, [r7, #4]
 8003bf6:	4b0f      	ldr	r3, [pc, #60]	; (8003c34 <UART4_IRQHandler+0x54>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	607b      	str	r3, [r7, #4]
 8003bfe:	4b0d      	ldr	r3, [pc, #52]	; (8003c34 <UART4_IRQHandler+0x54>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	607b      	str	r3, [r7, #4]
 8003c06:	687b      	ldr	r3, [r7, #4]
        if(raspiBuffer[0] != 0x5a)
 8003c08:	4b0b      	ldr	r3, [pc, #44]	; (8003c38 <UART4_IRQHandler+0x58>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b5a      	cmp	r3, #90	; 0x5a
 8003c0e:	d007      	beq.n	8003c20 <UART4_IRQHandler+0x40>
        {
            HAL_UART_AbortReceive(&huart4);
 8003c10:	4808      	ldr	r0, [pc, #32]	; (8003c34 <UART4_IRQHandler+0x54>)
 8003c12:	f003 fc3b 	bl	800748c <HAL_UART_AbortReceive>
            HAL_UART_Receive_DMA(&huart4, raspiBuffer, 12);
 8003c16:	220c      	movs	r2, #12
 8003c18:	4907      	ldr	r1, [pc, #28]	; (8003c38 <UART4_IRQHandler+0x58>)
 8003c1a:	4806      	ldr	r0, [pc, #24]	; (8003c34 <UART4_IRQHandler+0x54>)
 8003c1c:	f003 fc06 	bl	800742c <HAL_UART_Receive_DMA>
        }
    }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003c20:	4804      	ldr	r0, [pc, #16]	; (8003c34 <UART4_IRQHandler+0x54>)
 8003c22:	f003 fc8f 	bl	8007544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003c26:	bf00      	nop
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40004c00 	.word	0x40004c00
 8003c34:	2000091c 	.word	0x2000091c
 8003c38:	20000420 	.word	0x20000420

08003c3c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

    extern unsigned char remoteBuffer[32];
    if(UART5->SR & 0x10)
 8003c42:	4b15      	ldr	r3, [pc, #84]	; (8003c98 <UART5_IRQHandler+0x5c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d01d      	beq.n	8003c8a <UART5_IRQHandler+0x4e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart5);
 8003c4e:	2300      	movs	r3, #0
 8003c50:	607b      	str	r3, [r7, #4]
 8003c52:	4b12      	ldr	r3, [pc, #72]	; (8003c9c <UART5_IRQHandler+0x60>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	607b      	str	r3, [r7, #4]
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <UART5_IRQHandler+0x60>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	607b      	str	r3, [r7, #4]
 8003c62:	687b      	ldr	r3, [r7, #4]
        HAL_UART_AbortReceive(&huart5);
 8003c64:	480d      	ldr	r0, [pc, #52]	; (8003c9c <UART5_IRQHandler+0x60>)
 8003c66:	f003 fc11 	bl	800748c <HAL_UART_AbortReceive>
        HAL_UART_Receive_DMA(&huart5, remoteBuffer, 25);
 8003c6a:	2219      	movs	r2, #25
 8003c6c:	490c      	ldr	r1, [pc, #48]	; (8003ca0 <UART5_IRQHandler+0x64>)
 8003c6e:	480b      	ldr	r0, [pc, #44]	; (8003c9c <UART5_IRQHandler+0x60>)
 8003c70:	f003 fbdc 	bl	800742c <HAL_UART_Receive_DMA>
        if (0x5a == remoteBuffer[0]&&0xa5 == remoteBuffer[1])
 8003c74:	4b0a      	ldr	r3, [pc, #40]	; (8003ca0 <UART5_IRQHandler+0x64>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b5a      	cmp	r3, #90	; 0x5a
 8003c7a:	d106      	bne.n	8003c8a <UART5_IRQHandler+0x4e>
 8003c7c:	4b08      	ldr	r3, [pc, #32]	; (8003ca0 <UART5_IRQHandler+0x64>)
 8003c7e:	785b      	ldrb	r3, [r3, #1]
 8003c80:	2ba5      	cmp	r3, #165	; 0xa5
 8003c82:	d102      	bne.n	8003c8a <UART5_IRQHandler+0x4e>
        {
        	void remoteUpdate(uint8_t * remoteBuffer);

        	remoteUpdate(remoteBuffer);
 8003c84:	4806      	ldr	r0, [pc, #24]	; (8003ca0 <UART5_IRQHandler+0x64>)
 8003c86:	f7ff f84b 	bl	8002d20 <remoteUpdate>
        }
    }
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003c8a:	4804      	ldr	r0, [pc, #16]	; (8003c9c <UART5_IRQHandler+0x60>)
 8003c8c:	f003 fc5a 	bl	8007544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003c90:	bf00      	nop
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	40005000 	.word	0x40005000
 8003c9c:	200007a4 	.word	0x200007a4
 8003ca0:	20000450 	.word	0x20000450

08003ca4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ca8:	4802      	ldr	r0, [pc, #8]	; (8003cb4 <TIM7_IRQHandler+0x10>)
 8003caa:	f002 fbf7 	bl	800649c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003cae:	bf00      	nop
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	20000f10 	.word	0x20000f10

08003cb8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003cbc:	4802      	ldr	r0, [pc, #8]	; (8003cc8 <DMA2_Stream2_IRQHandler+0x10>)
 8003cbe:	f000 fe31 	bl	8004924 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003cc2:	bf00      	nop
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	20000830 	.word	0x20000830

08003ccc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
	return 1;
 8003cd0:	2301      	movs	r3, #1
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <_kill>:

int _kill(int pid, int sig)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003ce6:	f004 fa75 	bl	80081d4 <__errno>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2216      	movs	r2, #22
 8003cee:	601a      	str	r2, [r3, #0]
	return -1;
 8003cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <_exit>:

void _exit (int status)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003d04:	f04f 31ff 	mov.w	r1, #4294967295
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f7ff ffe7 	bl	8003cdc <_kill>
	while (1) {}		/* Make sure we hang here */
 8003d0e:	e7fe      	b.n	8003d0e <_exit+0x12>

08003d10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	e00a      	b.n	8003d38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003d22:	f3af 8000 	nop.w
 8003d26:	4601      	mov	r1, r0
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	60ba      	str	r2, [r7, #8]
 8003d2e:	b2ca      	uxtb	r2, r1
 8003d30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	3301      	adds	r3, #1
 8003d36:	617b      	str	r3, [r7, #20]
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	dbf0      	blt.n	8003d22 <_read+0x12>
	}

return len;
 8003d40:	687b      	ldr	r3, [r7, #4]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3718      	adds	r7, #24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <_close>:
	}
	return len;
}

int _close(int file)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b083      	sub	sp, #12
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
	return -1;
 8003d52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr

08003d62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d62:	b480      	push	{r7}
 8003d64:	b083      	sub	sp, #12
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	6078      	str	r0, [r7, #4]
 8003d6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d72:	605a      	str	r2, [r3, #4]
	return 0;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <_isatty>:

int _isatty(int file)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b083      	sub	sp, #12
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
	return 1;
 8003d8a:	2301      	movs	r3, #1
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
	return 0;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dbc:	4a14      	ldr	r2, [pc, #80]	; (8003e10 <_sbrk+0x5c>)
 8003dbe:	4b15      	ldr	r3, [pc, #84]	; (8003e14 <_sbrk+0x60>)
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003dc8:	4b13      	ldr	r3, [pc, #76]	; (8003e18 <_sbrk+0x64>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d102      	bne.n	8003dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dd0:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <_sbrk+0x64>)
 8003dd2:	4a12      	ldr	r2, [pc, #72]	; (8003e1c <_sbrk+0x68>)
 8003dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dd6:	4b10      	ldr	r3, [pc, #64]	; (8003e18 <_sbrk+0x64>)
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4413      	add	r3, r2
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d207      	bcs.n	8003df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003de4:	f004 f9f6 	bl	80081d4 <__errno>
 8003de8:	4603      	mov	r3, r0
 8003dea:	220c      	movs	r2, #12
 8003dec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dee:	f04f 33ff 	mov.w	r3, #4294967295
 8003df2:	e009      	b.n	8003e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003df4:	4b08      	ldr	r3, [pc, #32]	; (8003e18 <_sbrk+0x64>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dfa:	4b07      	ldr	r3, [pc, #28]	; (8003e18 <_sbrk+0x64>)
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4413      	add	r3, r2
 8003e02:	4a05      	ldr	r2, [pc, #20]	; (8003e18 <_sbrk+0x64>)
 8003e04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e06:	68fb      	ldr	r3, [r7, #12]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3718      	adds	r7, #24
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	20020000 	.word	0x20020000
 8003e14:	00000400 	.word	0x00000400
 8003e18:	20000490 	.word	0x20000490
 8003e1c:	20000f70 	.word	0x20000f70

08003e20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e24:	4b08      	ldr	r3, [pc, #32]	; (8003e48 <SystemInit+0x28>)
 8003e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2a:	4a07      	ldr	r2, [pc, #28]	; (8003e48 <SystemInit+0x28>)
 8003e2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003e34:	4b04      	ldr	r3, [pc, #16]	; (8003e48 <SystemInit+0x28>)
 8003e36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e3a:	609a      	str	r2, [r3, #8]
#endif
}
 8003e3c:	bf00      	nop
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003e4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003e50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003e52:	e003      	b.n	8003e5c <LoopCopyDataInit>

08003e54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003e54:	4b0c      	ldr	r3, [pc, #48]	; (8003e88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003e56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003e58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003e5a:	3104      	adds	r1, #4

08003e5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003e5c:	480b      	ldr	r0, [pc, #44]	; (8003e8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003e5e:	4b0c      	ldr	r3, [pc, #48]	; (8003e90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003e60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003e62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003e64:	d3f6      	bcc.n	8003e54 <CopyDataInit>
  ldr  r2, =_sbss
 8003e66:	4a0b      	ldr	r2, [pc, #44]	; (8003e94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003e68:	e002      	b.n	8003e70 <LoopFillZerobss>

08003e6a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003e6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003e6c:	f842 3b04 	str.w	r3, [r2], #4

08003e70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003e70:	4b09      	ldr	r3, [pc, #36]	; (8003e98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003e72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003e74:	d3f9      	bcc.n	8003e6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003e76:	f7ff ffd3 	bl	8003e20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e7a:	f004 f9b1 	bl	80081e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e7e:	f7fd fb3f 	bl	8001500 <main>
  bx  lr    
 8003e82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e84:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003e88:	0800d098 	.word	0x0800d098
  ldr  r0, =_sdata
 8003e8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003e90:	200003cc 	.word	0x200003cc
  ldr  r2, =_sbss
 8003e94:	200003cc 	.word	0x200003cc
  ldr  r3, = _ebss
 8003e98:	20000f6c 	.word	0x20000f6c

08003e9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e9c:	e7fe      	b.n	8003e9c <ADC_IRQHandler>
	...

08003ea0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ea4:	4b0e      	ldr	r3, [pc, #56]	; (8003ee0 <HAL_Init+0x40>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a0d      	ldr	r2, [pc, #52]	; (8003ee0 <HAL_Init+0x40>)
 8003eaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003eb0:	4b0b      	ldr	r3, [pc, #44]	; (8003ee0 <HAL_Init+0x40>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a0a      	ldr	r2, [pc, #40]	; (8003ee0 <HAL_Init+0x40>)
 8003eb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003eba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ebc:	4b08      	ldr	r3, [pc, #32]	; (8003ee0 <HAL_Init+0x40>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a07      	ldr	r2, [pc, #28]	; (8003ee0 <HAL_Init+0x40>)
 8003ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ec6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ec8:	2003      	movs	r0, #3
 8003eca:	f000 fb5e 	bl	800458a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ece:	2000      	movs	r0, #0
 8003ed0:	f7ff fd62 	bl	8003998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ed4:	f7ff f84c 	bl	8002f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	40023c00 	.word	0x40023c00

08003ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ee8:	4b06      	ldr	r3, [pc, #24]	; (8003f04 <HAL_IncTick+0x20>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	461a      	mov	r2, r3
 8003eee:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <HAL_IncTick+0x24>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	4a04      	ldr	r2, [pc, #16]	; (8003f08 <HAL_IncTick+0x24>)
 8003ef6:	6013      	str	r3, [r2, #0]
}
 8003ef8:	bf00      	nop
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	200001f4 	.word	0x200001f4
 8003f08:	20000f58 	.word	0x20000f58

08003f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f10:	4b03      	ldr	r3, [pc, #12]	; (8003f20 <HAL_GetTick+0x14>)
 8003f12:	681b      	ldr	r3, [r3, #0]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	20000f58 	.word	0x20000f58

08003f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f2c:	f7ff ffee 	bl	8003f0c <HAL_GetTick>
 8003f30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3c:	d005      	beq.n	8003f4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f3e:	4b0a      	ldr	r3, [pc, #40]	; (8003f68 <HAL_Delay+0x44>)
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	461a      	mov	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	4413      	add	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f4a:	bf00      	nop
 8003f4c:	f7ff ffde 	bl	8003f0c <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d8f7      	bhi.n	8003f4c <HAL_Delay+0x28>
  {
  }
}
 8003f5c:	bf00      	nop
 8003f5e:	bf00      	nop
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	200001f4 	.word	0x200001f4

08003f6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f74:	2300      	movs	r3, #0
 8003f76:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e033      	b.n	8003fea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d109      	bne.n	8003f9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff f818 	bl	8002fc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	f003 0310 	and.w	r3, r3, #16
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d118      	bne.n	8003fdc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fb2:	f023 0302 	bic.w	r3, r3, #2
 8003fb6:	f043 0202 	orr.w	r2, r3, #2
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 f93a 	bl	8004238 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f023 0303 	bic.w	r3, r3, #3
 8003fd2:	f043 0201 	orr.w	r2, r3, #1
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	641a      	str	r2, [r3, #64]	; 0x40
 8003fda:	e001      	b.n	8003fe0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004008:	2b01      	cmp	r3, #1
 800400a:	d101      	bne.n	8004010 <HAL_ADC_ConfigChannel+0x1c>
 800400c:	2302      	movs	r3, #2
 800400e:	e105      	b.n	800421c <HAL_ADC_ConfigChannel+0x228>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2b09      	cmp	r3, #9
 800401e:	d925      	bls.n	800406c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68d9      	ldr	r1, [r3, #12]
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	b29b      	uxth	r3, r3
 800402c:	461a      	mov	r2, r3
 800402e:	4613      	mov	r3, r2
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	4413      	add	r3, r2
 8004034:	3b1e      	subs	r3, #30
 8004036:	2207      	movs	r2, #7
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	43da      	mvns	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	400a      	ands	r2, r1
 8004044:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68d9      	ldr	r1, [r3, #12]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	b29b      	uxth	r3, r3
 8004056:	4618      	mov	r0, r3
 8004058:	4603      	mov	r3, r0
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	4403      	add	r3, r0
 800405e:	3b1e      	subs	r3, #30
 8004060:	409a      	lsls	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	60da      	str	r2, [r3, #12]
 800406a:	e022      	b.n	80040b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6919      	ldr	r1, [r3, #16]
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	b29b      	uxth	r3, r3
 8004078:	461a      	mov	r2, r3
 800407a:	4613      	mov	r3, r2
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	4413      	add	r3, r2
 8004080:	2207      	movs	r2, #7
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43da      	mvns	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	400a      	ands	r2, r1
 800408e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6919      	ldr	r1, [r3, #16]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	b29b      	uxth	r3, r3
 80040a0:	4618      	mov	r0, r3
 80040a2:	4603      	mov	r3, r0
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	4403      	add	r3, r0
 80040a8:	409a      	lsls	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	2b06      	cmp	r3, #6
 80040b8:	d824      	bhi.n	8004104 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	4613      	mov	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	3b05      	subs	r3, #5
 80040cc:	221f      	movs	r2, #31
 80040ce:	fa02 f303 	lsl.w	r3, r2, r3
 80040d2:	43da      	mvns	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	400a      	ands	r2, r1
 80040da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	4618      	mov	r0, r3
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	3b05      	subs	r3, #5
 80040f6:	fa00 f203 	lsl.w	r2, r0, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	635a      	str	r2, [r3, #52]	; 0x34
 8004102:	e04c      	b.n	800419e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b0c      	cmp	r3, #12
 800410a:	d824      	bhi.n	8004156 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	4613      	mov	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4413      	add	r3, r2
 800411c:	3b23      	subs	r3, #35	; 0x23
 800411e:	221f      	movs	r2, #31
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	43da      	mvns	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	400a      	ands	r2, r1
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	b29b      	uxth	r3, r3
 800413a:	4618      	mov	r0, r3
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	4613      	mov	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	4413      	add	r3, r2
 8004146:	3b23      	subs	r3, #35	; 0x23
 8004148:	fa00 f203 	lsl.w	r2, r0, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	430a      	orrs	r2, r1
 8004152:	631a      	str	r2, [r3, #48]	; 0x30
 8004154:	e023      	b.n	800419e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	4613      	mov	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	3b41      	subs	r3, #65	; 0x41
 8004168:	221f      	movs	r2, #31
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	43da      	mvns	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	400a      	ands	r2, r1
 8004176:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	b29b      	uxth	r3, r3
 8004184:	4618      	mov	r0, r3
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	4613      	mov	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4413      	add	r3, r2
 8004190:	3b41      	subs	r3, #65	; 0x41
 8004192:	fa00 f203 	lsl.w	r2, r0, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	430a      	orrs	r2, r1
 800419c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800419e:	4b22      	ldr	r3, [pc, #136]	; (8004228 <HAL_ADC_ConfigChannel+0x234>)
 80041a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a21      	ldr	r2, [pc, #132]	; (800422c <HAL_ADC_ConfigChannel+0x238>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d109      	bne.n	80041c0 <HAL_ADC_ConfigChannel+0x1cc>
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b12      	cmp	r3, #18
 80041b2:	d105      	bne.n	80041c0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a19      	ldr	r2, [pc, #100]	; (800422c <HAL_ADC_ConfigChannel+0x238>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d123      	bne.n	8004212 <HAL_ADC_ConfigChannel+0x21e>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b10      	cmp	r3, #16
 80041d0:	d003      	beq.n	80041da <HAL_ADC_ConfigChannel+0x1e6>
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2b11      	cmp	r3, #17
 80041d8:	d11b      	bne.n	8004212 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2b10      	cmp	r3, #16
 80041ec:	d111      	bne.n	8004212 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041ee:	4b10      	ldr	r3, [pc, #64]	; (8004230 <HAL_ADC_ConfigChannel+0x23c>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a10      	ldr	r2, [pc, #64]	; (8004234 <HAL_ADC_ConfigChannel+0x240>)
 80041f4:	fba2 2303 	umull	r2, r3, r2, r3
 80041f8:	0c9a      	lsrs	r2, r3, #18
 80041fa:	4613      	mov	r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4413      	add	r3, r2
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004204:	e002      	b.n	800420c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	3b01      	subs	r3, #1
 800420a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f9      	bne.n	8004206 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr
 8004228:	40012300 	.word	0x40012300
 800422c:	40012000 	.word	0x40012000
 8004230:	200001ec 	.word	0x200001ec
 8004234:	431bde83 	.word	0x431bde83

08004238 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004240:	4b79      	ldr	r3, [pc, #484]	; (8004428 <ADC_Init+0x1f0>)
 8004242:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	431a      	orrs	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685a      	ldr	r2, [r3, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800426c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6859      	ldr	r1, [r3, #4]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	021a      	lsls	r2, r3, #8
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004290:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6859      	ldr	r1, [r3, #4]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	430a      	orrs	r2, r1
 80042a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6899      	ldr	r1, [r3, #8]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68da      	ldr	r2, [r3, #12]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ca:	4a58      	ldr	r2, [pc, #352]	; (800442c <ADC_Init+0x1f4>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d022      	beq.n	8004316 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689a      	ldr	r2, [r3, #8]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6899      	ldr	r1, [r3, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004300:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6899      	ldr	r1, [r3, #8]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	609a      	str	r2, [r3, #8]
 8004314:	e00f      	b.n	8004336 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004324:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689a      	ldr	r2, [r3, #8]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004334:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689a      	ldr	r2, [r3, #8]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0202 	bic.w	r2, r2, #2
 8004344:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6899      	ldr	r1, [r3, #8]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	7e1b      	ldrb	r3, [r3, #24]
 8004350:	005a      	lsls	r2, r3, #1
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01b      	beq.n	800439c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004372:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004382:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6859      	ldr	r1, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438e:	3b01      	subs	r3, #1
 8004390:	035a      	lsls	r2, r3, #13
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	605a      	str	r2, [r3, #4]
 800439a:	e007      	b.n	80043ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685a      	ldr	r2, [r3, #4]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80043ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	051a      	lsls	r2, r3, #20
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80043e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6899      	ldr	r1, [r3, #8]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80043ee:	025a      	lsls	r2, r3, #9
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	430a      	orrs	r2, r1
 80043f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689a      	ldr	r2, [r3, #8]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004406:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6899      	ldr	r1, [r3, #8]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	029a      	lsls	r2, r3, #10
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	609a      	str	r2, [r3, #8]
}
 800441c:	bf00      	nop
 800441e:	3714      	adds	r7, #20
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr
 8004428:	40012300 	.word	0x40012300
 800442c:	0f000001 	.word	0x0f000001

08004430 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f003 0307 	and.w	r3, r3, #7
 800443e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004440:	4b0c      	ldr	r3, [pc, #48]	; (8004474 <__NVIC_SetPriorityGrouping+0x44>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800444c:	4013      	ands	r3, r2
 800444e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004458:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800445c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004462:	4a04      	ldr	r2, [pc, #16]	; (8004474 <__NVIC_SetPriorityGrouping+0x44>)
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	60d3      	str	r3, [r2, #12]
}
 8004468:	bf00      	nop
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	e000ed00 	.word	0xe000ed00

08004478 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800447c:	4b04      	ldr	r3, [pc, #16]	; (8004490 <__NVIC_GetPriorityGrouping+0x18>)
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	0a1b      	lsrs	r3, r3, #8
 8004482:	f003 0307 	and.w	r3, r3, #7
}
 8004486:	4618      	mov	r0, r3
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	e000ed00 	.word	0xe000ed00

08004494 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	4603      	mov	r3, r0
 800449c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800449e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	db0b      	blt.n	80044be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	f003 021f 	and.w	r2, r3, #31
 80044ac:	4907      	ldr	r1, [pc, #28]	; (80044cc <__NVIC_EnableIRQ+0x38>)
 80044ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044b2:	095b      	lsrs	r3, r3, #5
 80044b4:	2001      	movs	r0, #1
 80044b6:	fa00 f202 	lsl.w	r2, r0, r2
 80044ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	e000e100 	.word	0xe000e100

080044d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	6039      	str	r1, [r7, #0]
 80044da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	db0a      	blt.n	80044fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	b2da      	uxtb	r2, r3
 80044e8:	490c      	ldr	r1, [pc, #48]	; (800451c <__NVIC_SetPriority+0x4c>)
 80044ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ee:	0112      	lsls	r2, r2, #4
 80044f0:	b2d2      	uxtb	r2, r2
 80044f2:	440b      	add	r3, r1
 80044f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044f8:	e00a      	b.n	8004510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	b2da      	uxtb	r2, r3
 80044fe:	4908      	ldr	r1, [pc, #32]	; (8004520 <__NVIC_SetPriority+0x50>)
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	f003 030f 	and.w	r3, r3, #15
 8004506:	3b04      	subs	r3, #4
 8004508:	0112      	lsls	r2, r2, #4
 800450a:	b2d2      	uxtb	r2, r2
 800450c:	440b      	add	r3, r1
 800450e:	761a      	strb	r2, [r3, #24]
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr
 800451c:	e000e100 	.word	0xe000e100
 8004520:	e000ed00 	.word	0xe000ed00

08004524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004524:	b480      	push	{r7}
 8004526:	b089      	sub	sp, #36	; 0x24
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	f1c3 0307 	rsb	r3, r3, #7
 800453e:	2b04      	cmp	r3, #4
 8004540:	bf28      	it	cs
 8004542:	2304      	movcs	r3, #4
 8004544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	3304      	adds	r3, #4
 800454a:	2b06      	cmp	r3, #6
 800454c:	d902      	bls.n	8004554 <NVIC_EncodePriority+0x30>
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	3b03      	subs	r3, #3
 8004552:	e000      	b.n	8004556 <NVIC_EncodePriority+0x32>
 8004554:	2300      	movs	r3, #0
 8004556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004558:	f04f 32ff 	mov.w	r2, #4294967295
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	fa02 f303 	lsl.w	r3, r2, r3
 8004562:	43da      	mvns	r2, r3
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	401a      	ands	r2, r3
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800456c:	f04f 31ff 	mov.w	r1, #4294967295
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	fa01 f303 	lsl.w	r3, r1, r3
 8004576:	43d9      	mvns	r1, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800457c:	4313      	orrs	r3, r2
         );
}
 800457e:	4618      	mov	r0, r3
 8004580:	3724      	adds	r7, #36	; 0x24
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b082      	sub	sp, #8
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7ff ff4c 	bl	8004430 <__NVIC_SetPriorityGrouping>
}
 8004598:	bf00      	nop
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	4603      	mov	r3, r0
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
 80045ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045ae:	2300      	movs	r3, #0
 80045b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045b2:	f7ff ff61 	bl	8004478 <__NVIC_GetPriorityGrouping>
 80045b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	68b9      	ldr	r1, [r7, #8]
 80045bc:	6978      	ldr	r0, [r7, #20]
 80045be:	f7ff ffb1 	bl	8004524 <NVIC_EncodePriority>
 80045c2:	4602      	mov	r2, r0
 80045c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045c8:	4611      	mov	r1, r2
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7ff ff80 	bl	80044d0 <__NVIC_SetPriority>
}
 80045d0:	bf00      	nop
 80045d2:	3718      	adds	r7, #24
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	4603      	mov	r3, r0
 80045e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7ff ff54 	bl	8004494 <__NVIC_EnableIRQ>
}
 80045ec:	bf00      	nop
 80045ee:	3708      	adds	r7, #8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004600:	f7ff fc84 	bl	8003f0c <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e099      	b.n	8004744 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2202      	movs	r2, #2
 800461c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 0201 	bic.w	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004630:	e00f      	b.n	8004652 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004632:	f7ff fc6b 	bl	8003f0c <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b05      	cmp	r3, #5
 800463e:	d908      	bls.n	8004652 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2220      	movs	r2, #32
 8004644:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2203      	movs	r2, #3
 800464a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e078      	b.n	8004744 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1e8      	bne.n	8004632 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	4b38      	ldr	r3, [pc, #224]	; (800474c <HAL_DMA_Init+0x158>)
 800466c:	4013      	ands	r3, r2
 800466e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685a      	ldr	r2, [r3, #4]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800467e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800468a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004696:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a8:	2b04      	cmp	r3, #4
 80046aa:	d107      	bne.n	80046bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b4:	4313      	orrs	r3, r2
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	697a      	ldr	r2, [r7, #20]
 80046c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	f023 0307 	bic.w	r3, r3, #7
 80046d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	4313      	orrs	r3, r2
 80046dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d117      	bne.n	8004716 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00e      	beq.n	8004716 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f000 fb0d 	bl	8004d18 <DMA_CheckFifoParam>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d008      	beq.n	8004716 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2240      	movs	r2, #64	; 0x40
 8004708:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004712:	2301      	movs	r3, #1
 8004714:	e016      	b.n	8004744 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 fac4 	bl	8004cac <DMA_CalcBaseAndBitshift>
 8004724:	4603      	mov	r3, r0
 8004726:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800472c:	223f      	movs	r2, #63	; 0x3f
 800472e:	409a      	lsls	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	f010803f 	.word	0xf010803f

08004750 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004766:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <HAL_DMA_Start_IT+0x26>
 8004772:	2302      	movs	r3, #2
 8004774:	e040      	b.n	80047f8 <HAL_DMA_Start_IT+0xa8>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b01      	cmp	r3, #1
 8004788:	d12f      	bne.n	80047ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2202      	movs	r2, #2
 800478e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	68b9      	ldr	r1, [r7, #8]
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 fa56 	bl	8004c50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a8:	223f      	movs	r2, #63	; 0x3f
 80047aa:	409a      	lsls	r2, r3
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f042 0216 	orr.w	r2, r2, #22
 80047be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d007      	beq.n	80047d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0208 	orr.w	r2, r2, #8
 80047d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0201 	orr.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	e005      	b.n	80047f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80047f2:	2302      	movs	r3, #2
 80047f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80047f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800480c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800480e:	f7ff fb7d 	bl	8003f0c <HAL_GetTick>
 8004812:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d008      	beq.n	8004832 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2280      	movs	r2, #128	; 0x80
 8004824:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e052      	b.n	80048d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0216 	bic.w	r2, r2, #22
 8004840:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	695a      	ldr	r2, [r3, #20]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004850:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004856:	2b00      	cmp	r3, #0
 8004858:	d103      	bne.n	8004862 <HAL_DMA_Abort+0x62>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800485e:	2b00      	cmp	r3, #0
 8004860:	d007      	beq.n	8004872 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0208 	bic.w	r2, r2, #8
 8004870:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0201 	bic.w	r2, r2, #1
 8004880:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004882:	e013      	b.n	80048ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004884:	f7ff fb42 	bl	8003f0c <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b05      	cmp	r3, #5
 8004890:	d90c      	bls.n	80048ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2220      	movs	r2, #32
 8004896:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2203      	movs	r2, #3
 80048a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e015      	b.n	80048d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1e4      	bne.n	8004884 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048be:	223f      	movs	r2, #63	; 0x3f
 80048c0:	409a      	lsls	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d004      	beq.n	80048fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2280      	movs	r2, #128	; 0x80
 80048f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e00c      	b.n	8004918 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2205      	movs	r2, #5
 8004902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0201 	bic.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b086      	sub	sp, #24
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004930:	4b92      	ldr	r3, [pc, #584]	; (8004b7c <HAL_DMA_IRQHandler+0x258>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a92      	ldr	r2, [pc, #584]	; (8004b80 <HAL_DMA_IRQHandler+0x25c>)
 8004936:	fba2 2303 	umull	r2, r3, r2, r3
 800493a:	0a9b      	lsrs	r3, r3, #10
 800493c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004942:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800494e:	2208      	movs	r2, #8
 8004950:	409a      	lsls	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4013      	ands	r3, r2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d01a      	beq.n	8004990 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d013      	beq.n	8004990 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0204 	bic.w	r2, r2, #4
 8004976:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800497c:	2208      	movs	r2, #8
 800497e:	409a      	lsls	r2, r3
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004988:	f043 0201 	orr.w	r2, r3, #1
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004994:	2201      	movs	r2, #1
 8004996:	409a      	lsls	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4013      	ands	r3, r2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d012      	beq.n	80049c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00b      	beq.n	80049c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049b2:	2201      	movs	r2, #1
 80049b4:	409a      	lsls	r2, r3
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049be:	f043 0202 	orr.w	r2, r3, #2
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ca:	2204      	movs	r2, #4
 80049cc:	409a      	lsls	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4013      	ands	r3, r2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d012      	beq.n	80049fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00b      	beq.n	80049fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e8:	2204      	movs	r2, #4
 80049ea:	409a      	lsls	r2, r3
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049f4:	f043 0204 	orr.w	r2, r3, #4
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a00:	2210      	movs	r2, #16
 8004a02:	409a      	lsls	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4013      	ands	r3, r2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d043      	beq.n	8004a94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0308 	and.w	r3, r3, #8
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d03c      	beq.n	8004a94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a1e:	2210      	movs	r2, #16
 8004a20:	409a      	lsls	r2, r3
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d018      	beq.n	8004a66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d108      	bne.n	8004a54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d024      	beq.n	8004a94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	4798      	blx	r3
 8004a52:	e01f      	b.n	8004a94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d01b      	beq.n	8004a94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	4798      	blx	r3
 8004a64:	e016      	b.n	8004a94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d107      	bne.n	8004a84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 0208 	bic.w	r2, r2, #8
 8004a82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a98:	2220      	movs	r2, #32
 8004a9a:	409a      	lsls	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 808e 	beq.w	8004bc2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0310 	and.w	r3, r3, #16
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f000 8086 	beq.w	8004bc2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aba:	2220      	movs	r2, #32
 8004abc:	409a      	lsls	r2, r3
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b05      	cmp	r3, #5
 8004acc:	d136      	bne.n	8004b3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 0216 	bic.w	r2, r2, #22
 8004adc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695a      	ldr	r2, [r3, #20]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004aec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d103      	bne.n	8004afe <HAL_DMA_IRQHandler+0x1da>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d007      	beq.n	8004b0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f022 0208 	bic.w	r2, r2, #8
 8004b0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b12:	223f      	movs	r2, #63	; 0x3f
 8004b14:	409a      	lsls	r2, r3
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d07d      	beq.n	8004c2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	4798      	blx	r3
        }
        return;
 8004b3a:	e078      	b.n	8004c2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d01c      	beq.n	8004b84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d108      	bne.n	8004b6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d030      	beq.n	8004bc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	4798      	blx	r3
 8004b68:	e02b      	b.n	8004bc2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d027      	beq.n	8004bc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	4798      	blx	r3
 8004b7a:	e022      	b.n	8004bc2 <HAL_DMA_IRQHandler+0x29e>
 8004b7c:	200001ec 	.word	0x200001ec
 8004b80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10f      	bne.n	8004bb2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0210 	bic.w	r2, r2, #16
 8004ba0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d032      	beq.n	8004c30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d022      	beq.n	8004c1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2205      	movs	r2, #5
 8004bda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0201 	bic.w	r2, r2, #1
 8004bec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d307      	bcc.n	8004c0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d1f2      	bne.n	8004bee <HAL_DMA_IRQHandler+0x2ca>
 8004c08:	e000      	b.n	8004c0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004c0a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d005      	beq.n	8004c30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	4798      	blx	r3
 8004c2c:	e000      	b.n	8004c30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004c2e:	bf00      	nop
    }
  }
}
 8004c30:	3718      	adds	r7, #24
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop

08004c38 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b085      	sub	sp, #20
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
 8004c5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	2b40      	cmp	r3, #64	; 0x40
 8004c7c:	d108      	bne.n	8004c90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c8e:	e007      	b.n	8004ca0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	60da      	str	r2, [r3, #12]
}
 8004ca0:	bf00      	nop
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	3b10      	subs	r3, #16
 8004cbc:	4a14      	ldr	r2, [pc, #80]	; (8004d10 <DMA_CalcBaseAndBitshift+0x64>)
 8004cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc2:	091b      	lsrs	r3, r3, #4
 8004cc4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cc6:	4a13      	ldr	r2, [pc, #76]	; (8004d14 <DMA_CalcBaseAndBitshift+0x68>)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	4413      	add	r3, r2
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2b03      	cmp	r3, #3
 8004cd8:	d909      	bls.n	8004cee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ce2:	f023 0303 	bic.w	r3, r3, #3
 8004ce6:	1d1a      	adds	r2, r3, #4
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	659a      	str	r2, [r3, #88]	; 0x58
 8004cec:	e007      	b.n	8004cfe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cf6:	f023 0303 	bic.w	r3, r3, #3
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	aaaaaaab 	.word	0xaaaaaaab
 8004d14:	0800cc1c 	.word	0x0800cc1c

08004d18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d11f      	bne.n	8004d72 <DMA_CheckFifoParam+0x5a>
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	2b03      	cmp	r3, #3
 8004d36:	d856      	bhi.n	8004de6 <DMA_CheckFifoParam+0xce>
 8004d38:	a201      	add	r2, pc, #4	; (adr r2, 8004d40 <DMA_CheckFifoParam+0x28>)
 8004d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3e:	bf00      	nop
 8004d40:	08004d51 	.word	0x08004d51
 8004d44:	08004d63 	.word	0x08004d63
 8004d48:	08004d51 	.word	0x08004d51
 8004d4c:	08004de7 	.word	0x08004de7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d046      	beq.n	8004dea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d60:	e043      	b.n	8004dea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d6a:	d140      	bne.n	8004dee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d70:	e03d      	b.n	8004dee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d7a:	d121      	bne.n	8004dc0 <DMA_CheckFifoParam+0xa8>
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2b03      	cmp	r3, #3
 8004d80:	d837      	bhi.n	8004df2 <DMA_CheckFifoParam+0xda>
 8004d82:	a201      	add	r2, pc, #4	; (adr r2, 8004d88 <DMA_CheckFifoParam+0x70>)
 8004d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d88:	08004d99 	.word	0x08004d99
 8004d8c:	08004d9f 	.word	0x08004d9f
 8004d90:	08004d99 	.word	0x08004d99
 8004d94:	08004db1 	.word	0x08004db1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d9c:	e030      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d025      	beq.n	8004df6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dae:	e022      	b.n	8004df6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004db8:	d11f      	bne.n	8004dfa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dbe:	e01c      	b.n	8004dfa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d903      	bls.n	8004dce <DMA_CheckFifoParam+0xb6>
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	2b03      	cmp	r3, #3
 8004dca:	d003      	beq.n	8004dd4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004dcc:	e018      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	73fb      	strb	r3, [r7, #15]
      break;
 8004dd2:	e015      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00e      	beq.n	8004dfe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	73fb      	strb	r3, [r7, #15]
      break;
 8004de4:	e00b      	b.n	8004dfe <DMA_CheckFifoParam+0xe6>
      break;
 8004de6:	bf00      	nop
 8004de8:	e00a      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      break;
 8004dea:	bf00      	nop
 8004dec:	e008      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      break;
 8004dee:	bf00      	nop
 8004df0:	e006      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      break;
 8004df2:	bf00      	nop
 8004df4:	e004      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      break;
 8004df6:	bf00      	nop
 8004df8:	e002      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      break;   
 8004dfa:	bf00      	nop
 8004dfc:	e000      	b.n	8004e00 <DMA_CheckFifoParam+0xe8>
      break;
 8004dfe:	bf00      	nop
    }
  } 
  
  return status; 
 8004e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3714      	adds	r7, #20
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop

08004e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b089      	sub	sp, #36	; 0x24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e26:	2300      	movs	r3, #0
 8004e28:	61fb      	str	r3, [r7, #28]
 8004e2a:	e16b      	b.n	8005104 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	fa02 f303 	lsl.w	r3, r2, r3
 8004e34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	f040 815a 	bne.w	80050fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f003 0303 	and.w	r3, r3, #3
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d005      	beq.n	8004e62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d130      	bne.n	8004ec4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	2203      	movs	r2, #3
 8004e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e72:	43db      	mvns	r3, r3
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	4013      	ands	r3, r2
 8004e78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	68da      	ldr	r2, [r3, #12]
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	005b      	lsls	r3, r3, #1
 8004e82:	fa02 f303 	lsl.w	r3, r2, r3
 8004e86:	69ba      	ldr	r2, [r7, #24]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e98:	2201      	movs	r2, #1
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea0:	43db      	mvns	r3, r3
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	091b      	lsrs	r3, r3, #4
 8004eae:	f003 0201 	and.w	r2, r3, #1
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f003 0303 	and.w	r3, r3, #3
 8004ecc:	2b03      	cmp	r3, #3
 8004ece:	d017      	beq.n	8004f00 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	2203      	movs	r2, #3
 8004edc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee0:	43db      	mvns	r3, r3
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	689a      	ldr	r2, [r3, #8]
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f003 0303 	and.w	r3, r3, #3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d123      	bne.n	8004f54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	08da      	lsrs	r2, r3, #3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3208      	adds	r2, #8
 8004f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	f003 0307 	and.w	r3, r3, #7
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	220f      	movs	r2, #15
 8004f24:	fa02 f303 	lsl.w	r3, r2, r3
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	691a      	ldr	r2, [r3, #16]
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	08da      	lsrs	r2, r3, #3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	3208      	adds	r2, #8
 8004f4e:	69b9      	ldr	r1, [r7, #24]
 8004f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	005b      	lsls	r3, r3, #1
 8004f5e:	2203      	movs	r2, #3
 8004f60:	fa02 f303 	lsl.w	r3, r2, r3
 8004f64:	43db      	mvns	r3, r3
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	f003 0203 	and.w	r2, r3, #3
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80b4 	beq.w	80050fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f96:	2300      	movs	r3, #0
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	4b60      	ldr	r3, [pc, #384]	; (800511c <HAL_GPIO_Init+0x30c>)
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9e:	4a5f      	ldr	r2, [pc, #380]	; (800511c <HAL_GPIO_Init+0x30c>)
 8004fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8004fa6:	4b5d      	ldr	r3, [pc, #372]	; (800511c <HAL_GPIO_Init+0x30c>)
 8004fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fae:	60fb      	str	r3, [r7, #12]
 8004fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fb2:	4a5b      	ldr	r2, [pc, #364]	; (8005120 <HAL_GPIO_Init+0x310>)
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	089b      	lsrs	r3, r3, #2
 8004fb8:	3302      	adds	r3, #2
 8004fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	220f      	movs	r2, #15
 8004fca:	fa02 f303 	lsl.w	r3, r2, r3
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	69ba      	ldr	r2, [r7, #24]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a52      	ldr	r2, [pc, #328]	; (8005124 <HAL_GPIO_Init+0x314>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d02b      	beq.n	8005036 <HAL_GPIO_Init+0x226>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a51      	ldr	r2, [pc, #324]	; (8005128 <HAL_GPIO_Init+0x318>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d025      	beq.n	8005032 <HAL_GPIO_Init+0x222>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a50      	ldr	r2, [pc, #320]	; (800512c <HAL_GPIO_Init+0x31c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d01f      	beq.n	800502e <HAL_GPIO_Init+0x21e>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a4f      	ldr	r2, [pc, #316]	; (8005130 <HAL_GPIO_Init+0x320>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d019      	beq.n	800502a <HAL_GPIO_Init+0x21a>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a4e      	ldr	r2, [pc, #312]	; (8005134 <HAL_GPIO_Init+0x324>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d013      	beq.n	8005026 <HAL_GPIO_Init+0x216>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a4d      	ldr	r2, [pc, #308]	; (8005138 <HAL_GPIO_Init+0x328>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d00d      	beq.n	8005022 <HAL_GPIO_Init+0x212>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a4c      	ldr	r2, [pc, #304]	; (800513c <HAL_GPIO_Init+0x32c>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d007      	beq.n	800501e <HAL_GPIO_Init+0x20e>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a4b      	ldr	r2, [pc, #300]	; (8005140 <HAL_GPIO_Init+0x330>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d101      	bne.n	800501a <HAL_GPIO_Init+0x20a>
 8005016:	2307      	movs	r3, #7
 8005018:	e00e      	b.n	8005038 <HAL_GPIO_Init+0x228>
 800501a:	2308      	movs	r3, #8
 800501c:	e00c      	b.n	8005038 <HAL_GPIO_Init+0x228>
 800501e:	2306      	movs	r3, #6
 8005020:	e00a      	b.n	8005038 <HAL_GPIO_Init+0x228>
 8005022:	2305      	movs	r3, #5
 8005024:	e008      	b.n	8005038 <HAL_GPIO_Init+0x228>
 8005026:	2304      	movs	r3, #4
 8005028:	e006      	b.n	8005038 <HAL_GPIO_Init+0x228>
 800502a:	2303      	movs	r3, #3
 800502c:	e004      	b.n	8005038 <HAL_GPIO_Init+0x228>
 800502e:	2302      	movs	r3, #2
 8005030:	e002      	b.n	8005038 <HAL_GPIO_Init+0x228>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <HAL_GPIO_Init+0x228>
 8005036:	2300      	movs	r3, #0
 8005038:	69fa      	ldr	r2, [r7, #28]
 800503a:	f002 0203 	and.w	r2, r2, #3
 800503e:	0092      	lsls	r2, r2, #2
 8005040:	4093      	lsls	r3, r2
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	4313      	orrs	r3, r2
 8005046:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005048:	4935      	ldr	r1, [pc, #212]	; (8005120 <HAL_GPIO_Init+0x310>)
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	089b      	lsrs	r3, r3, #2
 800504e:	3302      	adds	r3, #2
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005056:	4b3b      	ldr	r3, [pc, #236]	; (8005144 <HAL_GPIO_Init+0x334>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	43db      	mvns	r3, r3
 8005060:	69ba      	ldr	r2, [r7, #24]
 8005062:	4013      	ands	r3, r2
 8005064:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005072:	69ba      	ldr	r2, [r7, #24]
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	4313      	orrs	r3, r2
 8005078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800507a:	4a32      	ldr	r2, [pc, #200]	; (8005144 <HAL_GPIO_Init+0x334>)
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005080:	4b30      	ldr	r3, [pc, #192]	; (8005144 <HAL_GPIO_Init+0x334>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	43db      	mvns	r3, r3
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	4013      	ands	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d003      	beq.n	80050a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800509c:	69ba      	ldr	r2, [r7, #24]
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050a4:	4a27      	ldr	r2, [pc, #156]	; (8005144 <HAL_GPIO_Init+0x334>)
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050aa:	4b26      	ldr	r3, [pc, #152]	; (8005144 <HAL_GPIO_Init+0x334>)
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	43db      	mvns	r3, r3
 80050b4:	69ba      	ldr	r2, [r7, #24]
 80050b6:	4013      	ands	r3, r2
 80050b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050ce:	4a1d      	ldr	r2, [pc, #116]	; (8005144 <HAL_GPIO_Init+0x334>)
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80050d4:	4b1b      	ldr	r3, [pc, #108]	; (8005144 <HAL_GPIO_Init+0x334>)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	43db      	mvns	r3, r3
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4013      	ands	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d003      	beq.n	80050f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050f0:	69ba      	ldr	r2, [r7, #24]
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050f8:	4a12      	ldr	r2, [pc, #72]	; (8005144 <HAL_GPIO_Init+0x334>)
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	3301      	adds	r3, #1
 8005102:	61fb      	str	r3, [r7, #28]
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	2b0f      	cmp	r3, #15
 8005108:	f67f ae90 	bls.w	8004e2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800510c:	bf00      	nop
 800510e:	bf00      	nop
 8005110:	3724      	adds	r7, #36	; 0x24
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40023800 	.word	0x40023800
 8005120:	40013800 	.word	0x40013800
 8005124:	40020000 	.word	0x40020000
 8005128:	40020400 	.word	0x40020400
 800512c:	40020800 	.word	0x40020800
 8005130:	40020c00 	.word	0x40020c00
 8005134:	40021000 	.word	0x40021000
 8005138:	40021400 	.word	0x40021400
 800513c:	40021800 	.word	0x40021800
 8005140:	40021c00 	.word	0x40021c00
 8005144:	40013c00 	.word	0x40013c00

08005148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	460b      	mov	r3, r1
 8005152:	807b      	strh	r3, [r7, #2]
 8005154:	4613      	mov	r3, r2
 8005156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005158:	787b      	ldrb	r3, [r7, #1]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d003      	beq.n	8005166 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800515e:	887a      	ldrh	r2, [r7, #2]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005164:	e003      	b.n	800516e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005166:	887b      	ldrh	r3, [r7, #2]
 8005168:	041a      	lsls	r2, r3, #16
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	619a      	str	r2, [r3, #24]
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800517a:	b480      	push	{r7}
 800517c:	b085      	sub	sp, #20
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
 8005182:	460b      	mov	r3, r1
 8005184:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800518c:	887a      	ldrh	r2, [r7, #2]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4013      	ands	r3, r2
 8005192:	041a      	lsls	r2, r3, #16
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	43d9      	mvns	r1, r3
 8005198:	887b      	ldrh	r3, [r7, #2]
 800519a:	400b      	ands	r3, r1
 800519c:	431a      	orrs	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	619a      	str	r2, [r3, #24]
}
 80051a2:	bf00      	nop
 80051a4:	3714      	adds	r7, #20
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
	...

080051b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e264      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d075      	beq.n	80052ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051ce:	4ba3      	ldr	r3, [pc, #652]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f003 030c 	and.w	r3, r3, #12
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	d00c      	beq.n	80051f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051da:	4ba0      	ldr	r3, [pc, #640]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051e2:	2b08      	cmp	r3, #8
 80051e4:	d112      	bne.n	800520c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051e6:	4b9d      	ldr	r3, [pc, #628]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051f2:	d10b      	bne.n	800520c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051f4:	4b99      	ldr	r3, [pc, #612]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d05b      	beq.n	80052b8 <HAL_RCC_OscConfig+0x108>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d157      	bne.n	80052b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e23f      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005214:	d106      	bne.n	8005224 <HAL_RCC_OscConfig+0x74>
 8005216:	4b91      	ldr	r3, [pc, #580]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a90      	ldr	r2, [pc, #576]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800521c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005220:	6013      	str	r3, [r2, #0]
 8005222:	e01d      	b.n	8005260 <HAL_RCC_OscConfig+0xb0>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800522c:	d10c      	bne.n	8005248 <HAL_RCC_OscConfig+0x98>
 800522e:	4b8b      	ldr	r3, [pc, #556]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a8a      	ldr	r2, [pc, #552]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005238:	6013      	str	r3, [r2, #0]
 800523a:	4b88      	ldr	r3, [pc, #544]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a87      	ldr	r2, [pc, #540]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	e00b      	b.n	8005260 <HAL_RCC_OscConfig+0xb0>
 8005248:	4b84      	ldr	r3, [pc, #528]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a83      	ldr	r2, [pc, #524]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800524e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005252:	6013      	str	r3, [r2, #0]
 8005254:	4b81      	ldr	r3, [pc, #516]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a80      	ldr	r2, [pc, #512]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800525a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800525e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d013      	beq.n	8005290 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005268:	f7fe fe50 	bl	8003f0c <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005270:	f7fe fe4c 	bl	8003f0c <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b64      	cmp	r3, #100	; 0x64
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e204      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005282:	4b76      	ldr	r3, [pc, #472]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d0f0      	beq.n	8005270 <HAL_RCC_OscConfig+0xc0>
 800528e:	e014      	b.n	80052ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005290:	f7fe fe3c 	bl	8003f0c <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005298:	f7fe fe38 	bl	8003f0c <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b64      	cmp	r3, #100	; 0x64
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e1f0      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052aa:	4b6c      	ldr	r3, [pc, #432]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1f0      	bne.n	8005298 <HAL_RCC_OscConfig+0xe8>
 80052b6:	e000      	b.n	80052ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d063      	beq.n	800538e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052c6:	4b65      	ldr	r3, [pc, #404]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 030c 	and.w	r3, r3, #12
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00b      	beq.n	80052ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052d2:	4b62      	ldr	r3, [pc, #392]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d11c      	bne.n	8005318 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052de:	4b5f      	ldr	r3, [pc, #380]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d116      	bne.n	8005318 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052ea:	4b5c      	ldr	r3, [pc, #368]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d005      	beq.n	8005302 <HAL_RCC_OscConfig+0x152>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d001      	beq.n	8005302 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e1c4      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005302:	4b56      	ldr	r3, [pc, #344]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	4952      	ldr	r1, [pc, #328]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005312:	4313      	orrs	r3, r2
 8005314:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005316:	e03a      	b.n	800538e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d020      	beq.n	8005362 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005320:	4b4f      	ldr	r3, [pc, #316]	; (8005460 <HAL_RCC_OscConfig+0x2b0>)
 8005322:	2201      	movs	r2, #1
 8005324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005326:	f7fe fdf1 	bl	8003f0c <HAL_GetTick>
 800532a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800532c:	e008      	b.n	8005340 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800532e:	f7fe fded 	bl	8003f0c <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	2b02      	cmp	r3, #2
 800533a:	d901      	bls.n	8005340 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e1a5      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005340:	4b46      	ldr	r3, [pc, #280]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0f0      	beq.n	800532e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800534c:	4b43      	ldr	r3, [pc, #268]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	00db      	lsls	r3, r3, #3
 800535a:	4940      	ldr	r1, [pc, #256]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800535c:	4313      	orrs	r3, r2
 800535e:	600b      	str	r3, [r1, #0]
 8005360:	e015      	b.n	800538e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005362:	4b3f      	ldr	r3, [pc, #252]	; (8005460 <HAL_RCC_OscConfig+0x2b0>)
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005368:	f7fe fdd0 	bl	8003f0c <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800536e:	e008      	b.n	8005382 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005370:	f7fe fdcc 	bl	8003f0c <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e184      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005382:	4b36      	ldr	r3, [pc, #216]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1f0      	bne.n	8005370 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d030      	beq.n	80053fc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d016      	beq.n	80053d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053a2:	4b30      	ldr	r3, [pc, #192]	; (8005464 <HAL_RCC_OscConfig+0x2b4>)
 80053a4:	2201      	movs	r2, #1
 80053a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a8:	f7fe fdb0 	bl	8003f0c <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053b0:	f7fe fdac 	bl	8003f0c <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e164      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053c2:	4b26      	ldr	r3, [pc, #152]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80053c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0f0      	beq.n	80053b0 <HAL_RCC_OscConfig+0x200>
 80053ce:	e015      	b.n	80053fc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053d0:	4b24      	ldr	r3, [pc, #144]	; (8005464 <HAL_RCC_OscConfig+0x2b4>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053d6:	f7fe fd99 	bl	8003f0c <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053dc:	e008      	b.n	80053f0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053de:	f7fe fd95 	bl	8003f0c <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e14d      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053f0:	4b1a      	ldr	r3, [pc, #104]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 80053f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053f4:	f003 0302 	and.w	r3, r3, #2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1f0      	bne.n	80053de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0304 	and.w	r3, r3, #4
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 80a0 	beq.w	800554a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800540a:	2300      	movs	r3, #0
 800540c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800540e:	4b13      	ldr	r3, [pc, #76]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10f      	bne.n	800543a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800541a:	2300      	movs	r3, #0
 800541c:	60bb      	str	r3, [r7, #8]
 800541e:	4b0f      	ldr	r3, [pc, #60]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005422:	4a0e      	ldr	r2, [pc, #56]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 8005424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005428:	6413      	str	r3, [r2, #64]	; 0x40
 800542a:	4b0c      	ldr	r3, [pc, #48]	; (800545c <HAL_RCC_OscConfig+0x2ac>)
 800542c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005432:	60bb      	str	r3, [r7, #8]
 8005434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005436:	2301      	movs	r3, #1
 8005438:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800543a:	4b0b      	ldr	r3, [pc, #44]	; (8005468 <HAL_RCC_OscConfig+0x2b8>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005442:	2b00      	cmp	r3, #0
 8005444:	d121      	bne.n	800548a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005446:	4b08      	ldr	r3, [pc, #32]	; (8005468 <HAL_RCC_OscConfig+0x2b8>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a07      	ldr	r2, [pc, #28]	; (8005468 <HAL_RCC_OscConfig+0x2b8>)
 800544c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005450:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005452:	f7fe fd5b 	bl	8003f0c <HAL_GetTick>
 8005456:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005458:	e011      	b.n	800547e <HAL_RCC_OscConfig+0x2ce>
 800545a:	bf00      	nop
 800545c:	40023800 	.word	0x40023800
 8005460:	42470000 	.word	0x42470000
 8005464:	42470e80 	.word	0x42470e80
 8005468:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800546c:	f7fe fd4e 	bl	8003f0c <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b02      	cmp	r3, #2
 8005478:	d901      	bls.n	800547e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e106      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800547e:	4b85      	ldr	r3, [pc, #532]	; (8005694 <HAL_RCC_OscConfig+0x4e4>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005486:	2b00      	cmp	r3, #0
 8005488:	d0f0      	beq.n	800546c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	2b01      	cmp	r3, #1
 8005490:	d106      	bne.n	80054a0 <HAL_RCC_OscConfig+0x2f0>
 8005492:	4b81      	ldr	r3, [pc, #516]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 8005494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005496:	4a80      	ldr	r2, [pc, #512]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 8005498:	f043 0301 	orr.w	r3, r3, #1
 800549c:	6713      	str	r3, [r2, #112]	; 0x70
 800549e:	e01c      	b.n	80054da <HAL_RCC_OscConfig+0x32a>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	2b05      	cmp	r3, #5
 80054a6:	d10c      	bne.n	80054c2 <HAL_RCC_OscConfig+0x312>
 80054a8:	4b7b      	ldr	r3, [pc, #492]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ac:	4a7a      	ldr	r2, [pc, #488]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054ae:	f043 0304 	orr.w	r3, r3, #4
 80054b2:	6713      	str	r3, [r2, #112]	; 0x70
 80054b4:	4b78      	ldr	r3, [pc, #480]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b8:	4a77      	ldr	r2, [pc, #476]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054ba:	f043 0301 	orr.w	r3, r3, #1
 80054be:	6713      	str	r3, [r2, #112]	; 0x70
 80054c0:	e00b      	b.n	80054da <HAL_RCC_OscConfig+0x32a>
 80054c2:	4b75      	ldr	r3, [pc, #468]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c6:	4a74      	ldr	r2, [pc, #464]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054c8:	f023 0301 	bic.w	r3, r3, #1
 80054cc:	6713      	str	r3, [r2, #112]	; 0x70
 80054ce:	4b72      	ldr	r3, [pc, #456]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d2:	4a71      	ldr	r2, [pc, #452]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80054d4:	f023 0304 	bic.w	r3, r3, #4
 80054d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d015      	beq.n	800550e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e2:	f7fe fd13 	bl	8003f0c <HAL_GetTick>
 80054e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054e8:	e00a      	b.n	8005500 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054ea:	f7fe fd0f 	bl	8003f0c <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d901      	bls.n	8005500 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e0c5      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005500:	4b65      	ldr	r3, [pc, #404]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 8005502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0ee      	beq.n	80054ea <HAL_RCC_OscConfig+0x33a>
 800550c:	e014      	b.n	8005538 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800550e:	f7fe fcfd 	bl	8003f0c <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005514:	e00a      	b.n	800552c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005516:	f7fe fcf9 	bl	8003f0c <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	f241 3288 	movw	r2, #5000	; 0x1388
 8005524:	4293      	cmp	r3, r2
 8005526:	d901      	bls.n	800552c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e0af      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800552c:	4b5a      	ldr	r3, [pc, #360]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 800552e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1ee      	bne.n	8005516 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005538:	7dfb      	ldrb	r3, [r7, #23]
 800553a:	2b01      	cmp	r3, #1
 800553c:	d105      	bne.n	800554a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800553e:	4b56      	ldr	r3, [pc, #344]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	4a55      	ldr	r2, [pc, #340]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 8005544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005548:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 809b 	beq.w	800568a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005554:	4b50      	ldr	r3, [pc, #320]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f003 030c 	and.w	r3, r3, #12
 800555c:	2b08      	cmp	r3, #8
 800555e:	d05c      	beq.n	800561a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	2b02      	cmp	r3, #2
 8005566:	d141      	bne.n	80055ec <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005568:	4b4c      	ldr	r3, [pc, #304]	; (800569c <HAL_RCC_OscConfig+0x4ec>)
 800556a:	2200      	movs	r2, #0
 800556c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800556e:	f7fe fccd 	bl	8003f0c <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005574:	e008      	b.n	8005588 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005576:	f7fe fcc9 	bl	8003f0c <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e081      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005588:	4b43      	ldr	r3, [pc, #268]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1f0      	bne.n	8005576 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	69da      	ldr	r2, [r3, #28]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	431a      	orrs	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a2:	019b      	lsls	r3, r3, #6
 80055a4:	431a      	orrs	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055aa:	085b      	lsrs	r3, r3, #1
 80055ac:	3b01      	subs	r3, #1
 80055ae:	041b      	lsls	r3, r3, #16
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b6:	061b      	lsls	r3, r3, #24
 80055b8:	4937      	ldr	r1, [pc, #220]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055be:	4b37      	ldr	r3, [pc, #220]	; (800569c <HAL_RCC_OscConfig+0x4ec>)
 80055c0:	2201      	movs	r2, #1
 80055c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c4:	f7fe fca2 	bl	8003f0c <HAL_GetTick>
 80055c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ca:	e008      	b.n	80055de <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055cc:	f7fe fc9e 	bl	8003f0c <HAL_GetTick>
 80055d0:	4602      	mov	r2, r0
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d901      	bls.n	80055de <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e056      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055de:	4b2e      	ldr	r3, [pc, #184]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0f0      	beq.n	80055cc <HAL_RCC_OscConfig+0x41c>
 80055ea:	e04e      	b.n	800568a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ec:	4b2b      	ldr	r3, [pc, #172]	; (800569c <HAL_RCC_OscConfig+0x4ec>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f2:	f7fe fc8b 	bl	8003f0c <HAL_GetTick>
 80055f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055f8:	e008      	b.n	800560c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055fa:	f7fe fc87 	bl	8003f0c <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b02      	cmp	r3, #2
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e03f      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800560c:	4b22      	ldr	r3, [pc, #136]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1f0      	bne.n	80055fa <HAL_RCC_OscConfig+0x44a>
 8005618:	e037      	b.n	800568a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d101      	bne.n	8005626 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e032      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005626:	4b1c      	ldr	r3, [pc, #112]	; (8005698 <HAL_RCC_OscConfig+0x4e8>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d028      	beq.n	8005686 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800563e:	429a      	cmp	r2, r3
 8005640:	d121      	bne.n	8005686 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800564c:	429a      	cmp	r2, r3
 800564e:	d11a      	bne.n	8005686 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005656:	4013      	ands	r3, r2
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800565c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800565e:	4293      	cmp	r3, r2
 8005660:	d111      	bne.n	8005686 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566c:	085b      	lsrs	r3, r3, #1
 800566e:	3b01      	subs	r3, #1
 8005670:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005672:	429a      	cmp	r2, r3
 8005674:	d107      	bne.n	8005686 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005680:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005682:	429a      	cmp	r2, r3
 8005684:	d001      	beq.n	800568a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e000      	b.n	800568c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3718      	adds	r7, #24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	40007000 	.word	0x40007000
 8005698:	40023800 	.word	0x40023800
 800569c:	42470060 	.word	0x42470060

080056a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e0cc      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056b4:	4b68      	ldr	r3, [pc, #416]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0307 	and.w	r3, r3, #7
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d90c      	bls.n	80056dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056c2:	4b65      	ldr	r3, [pc, #404]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ca:	4b63      	ldr	r3, [pc, #396]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0307 	and.w	r3, r3, #7
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d001      	beq.n	80056dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e0b8      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d020      	beq.n	800572a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d005      	beq.n	8005700 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056f4:	4b59      	ldr	r3, [pc, #356]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	4a58      	ldr	r2, [pc, #352]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80056fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d005      	beq.n	8005718 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800570c:	4b53      	ldr	r3, [pc, #332]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	4a52      	ldr	r2, [pc, #328]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005712:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005716:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005718:	4b50      	ldr	r3, [pc, #320]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	494d      	ldr	r1, [pc, #308]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005726:	4313      	orrs	r3, r2
 8005728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d044      	beq.n	80057c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	2b01      	cmp	r3, #1
 800573c:	d107      	bne.n	800574e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800573e:	4b47      	ldr	r3, [pc, #284]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d119      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e07f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	2b02      	cmp	r3, #2
 8005754:	d003      	beq.n	800575e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800575a:	2b03      	cmp	r3, #3
 800575c:	d107      	bne.n	800576e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800575e:	4b3f      	ldr	r3, [pc, #252]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d109      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e06f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800576e:	4b3b      	ldr	r3, [pc, #236]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e067      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800577e:	4b37      	ldr	r3, [pc, #220]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f023 0203 	bic.w	r2, r3, #3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	4934      	ldr	r1, [pc, #208]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800578c:	4313      	orrs	r3, r2
 800578e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005790:	f7fe fbbc 	bl	8003f0c <HAL_GetTick>
 8005794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005796:	e00a      	b.n	80057ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005798:	f7fe fbb8 	bl	8003f0c <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e04f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ae:	4b2b      	ldr	r3, [pc, #172]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 020c 	and.w	r2, r3, #12
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	429a      	cmp	r2, r3
 80057be:	d1eb      	bne.n	8005798 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057c0:	4b25      	ldr	r3, [pc, #148]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d20c      	bcs.n	80057e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ce:	4b22      	ldr	r3, [pc, #136]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d6:	4b20      	ldr	r3, [pc, #128]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0307 	and.w	r3, r3, #7
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d001      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e032      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057f4:	4b19      	ldr	r3, [pc, #100]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	4916      	ldr	r1, [pc, #88]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005802:	4313      	orrs	r3, r2
 8005804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b00      	cmp	r3, #0
 8005810:	d009      	beq.n	8005826 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005812:	4b12      	ldr	r3, [pc, #72]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	490e      	ldr	r1, [pc, #56]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	4313      	orrs	r3, r2
 8005824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005826:	f000 f821 	bl	800586c <HAL_RCC_GetSysClockFreq>
 800582a:	4602      	mov	r2, r0
 800582c:	4b0b      	ldr	r3, [pc, #44]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	091b      	lsrs	r3, r3, #4
 8005832:	f003 030f 	and.w	r3, r3, #15
 8005836:	490a      	ldr	r1, [pc, #40]	; (8005860 <HAL_RCC_ClockConfig+0x1c0>)
 8005838:	5ccb      	ldrb	r3, [r1, r3]
 800583a:	fa22 f303 	lsr.w	r3, r2, r3
 800583e:	4a09      	ldr	r2, [pc, #36]	; (8005864 <HAL_RCC_ClockConfig+0x1c4>)
 8005840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005842:	4b09      	ldr	r3, [pc, #36]	; (8005868 <HAL_RCC_ClockConfig+0x1c8>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4618      	mov	r0, r3
 8005848:	f7fe f8a6 	bl	8003998 <HAL_InitTick>

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	40023c00 	.word	0x40023c00
 800585c:	40023800 	.word	0x40023800
 8005860:	0800cc04 	.word	0x0800cc04
 8005864:	200001ec 	.word	0x200001ec
 8005868:	200001f0 	.word	0x200001f0

0800586c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800586c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005870:	b084      	sub	sp, #16
 8005872:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005874:	2300      	movs	r3, #0
 8005876:	607b      	str	r3, [r7, #4]
 8005878:	2300      	movs	r3, #0
 800587a:	60fb      	str	r3, [r7, #12]
 800587c:	2300      	movs	r3, #0
 800587e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005880:	2300      	movs	r3, #0
 8005882:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005884:	4b67      	ldr	r3, [pc, #412]	; (8005a24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f003 030c 	and.w	r3, r3, #12
 800588c:	2b08      	cmp	r3, #8
 800588e:	d00d      	beq.n	80058ac <HAL_RCC_GetSysClockFreq+0x40>
 8005890:	2b08      	cmp	r3, #8
 8005892:	f200 80bd 	bhi.w	8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005896:	2b00      	cmp	r3, #0
 8005898:	d002      	beq.n	80058a0 <HAL_RCC_GetSysClockFreq+0x34>
 800589a:	2b04      	cmp	r3, #4
 800589c:	d003      	beq.n	80058a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800589e:	e0b7      	b.n	8005a10 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058a0:	4b61      	ldr	r3, [pc, #388]	; (8005a28 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80058a2:	60bb      	str	r3, [r7, #8]
       break;
 80058a4:	e0b7      	b.n	8005a16 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058a6:	4b61      	ldr	r3, [pc, #388]	; (8005a2c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80058a8:	60bb      	str	r3, [r7, #8]
      break;
 80058aa:	e0b4      	b.n	8005a16 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058ac:	4b5d      	ldr	r3, [pc, #372]	; (8005a24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058b4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058b6:	4b5b      	ldr	r3, [pc, #364]	; (8005a24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d04d      	beq.n	800595e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058c2:	4b58      	ldr	r3, [pc, #352]	; (8005a24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	099b      	lsrs	r3, r3, #6
 80058c8:	461a      	mov	r2, r3
 80058ca:	f04f 0300 	mov.w	r3, #0
 80058ce:	f240 10ff 	movw	r0, #511	; 0x1ff
 80058d2:	f04f 0100 	mov.w	r1, #0
 80058d6:	ea02 0800 	and.w	r8, r2, r0
 80058da:	ea03 0901 	and.w	r9, r3, r1
 80058de:	4640      	mov	r0, r8
 80058e0:	4649      	mov	r1, r9
 80058e2:	f04f 0200 	mov.w	r2, #0
 80058e6:	f04f 0300 	mov.w	r3, #0
 80058ea:	014b      	lsls	r3, r1, #5
 80058ec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80058f0:	0142      	lsls	r2, r0, #5
 80058f2:	4610      	mov	r0, r2
 80058f4:	4619      	mov	r1, r3
 80058f6:	ebb0 0008 	subs.w	r0, r0, r8
 80058fa:	eb61 0109 	sbc.w	r1, r1, r9
 80058fe:	f04f 0200 	mov.w	r2, #0
 8005902:	f04f 0300 	mov.w	r3, #0
 8005906:	018b      	lsls	r3, r1, #6
 8005908:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800590c:	0182      	lsls	r2, r0, #6
 800590e:	1a12      	subs	r2, r2, r0
 8005910:	eb63 0301 	sbc.w	r3, r3, r1
 8005914:	f04f 0000 	mov.w	r0, #0
 8005918:	f04f 0100 	mov.w	r1, #0
 800591c:	00d9      	lsls	r1, r3, #3
 800591e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005922:	00d0      	lsls	r0, r2, #3
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	eb12 0208 	adds.w	r2, r2, r8
 800592c:	eb43 0309 	adc.w	r3, r3, r9
 8005930:	f04f 0000 	mov.w	r0, #0
 8005934:	f04f 0100 	mov.w	r1, #0
 8005938:	0259      	lsls	r1, r3, #9
 800593a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800593e:	0250      	lsls	r0, r2, #9
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4610      	mov	r0, r2
 8005946:	4619      	mov	r1, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	461a      	mov	r2, r3
 800594c:	f04f 0300 	mov.w	r3, #0
 8005950:	f7fb f972 	bl	8000c38 <__aeabi_uldivmod>
 8005954:	4602      	mov	r2, r0
 8005956:	460b      	mov	r3, r1
 8005958:	4613      	mov	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	e04a      	b.n	80059f4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800595e:	4b31      	ldr	r3, [pc, #196]	; (8005a24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	099b      	lsrs	r3, r3, #6
 8005964:	461a      	mov	r2, r3
 8005966:	f04f 0300 	mov.w	r3, #0
 800596a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800596e:	f04f 0100 	mov.w	r1, #0
 8005972:	ea02 0400 	and.w	r4, r2, r0
 8005976:	ea03 0501 	and.w	r5, r3, r1
 800597a:	4620      	mov	r0, r4
 800597c:	4629      	mov	r1, r5
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	f04f 0300 	mov.w	r3, #0
 8005986:	014b      	lsls	r3, r1, #5
 8005988:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800598c:	0142      	lsls	r2, r0, #5
 800598e:	4610      	mov	r0, r2
 8005990:	4619      	mov	r1, r3
 8005992:	1b00      	subs	r0, r0, r4
 8005994:	eb61 0105 	sbc.w	r1, r1, r5
 8005998:	f04f 0200 	mov.w	r2, #0
 800599c:	f04f 0300 	mov.w	r3, #0
 80059a0:	018b      	lsls	r3, r1, #6
 80059a2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80059a6:	0182      	lsls	r2, r0, #6
 80059a8:	1a12      	subs	r2, r2, r0
 80059aa:	eb63 0301 	sbc.w	r3, r3, r1
 80059ae:	f04f 0000 	mov.w	r0, #0
 80059b2:	f04f 0100 	mov.w	r1, #0
 80059b6:	00d9      	lsls	r1, r3, #3
 80059b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059bc:	00d0      	lsls	r0, r2, #3
 80059be:	4602      	mov	r2, r0
 80059c0:	460b      	mov	r3, r1
 80059c2:	1912      	adds	r2, r2, r4
 80059c4:	eb45 0303 	adc.w	r3, r5, r3
 80059c8:	f04f 0000 	mov.w	r0, #0
 80059cc:	f04f 0100 	mov.w	r1, #0
 80059d0:	0299      	lsls	r1, r3, #10
 80059d2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80059d6:	0290      	lsls	r0, r2, #10
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	4610      	mov	r0, r2
 80059de:	4619      	mov	r1, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	461a      	mov	r2, r3
 80059e4:	f04f 0300 	mov.w	r3, #0
 80059e8:	f7fb f926 	bl	8000c38 <__aeabi_uldivmod>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	4613      	mov	r3, r2
 80059f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059f4:	4b0b      	ldr	r3, [pc, #44]	; (8005a24 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	0c1b      	lsrs	r3, r3, #16
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	3301      	adds	r3, #1
 8005a00:	005b      	lsls	r3, r3, #1
 8005a02:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a0c:	60bb      	str	r3, [r7, #8]
      break;
 8005a0e:	e002      	b.n	8005a16 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a10:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005a12:	60bb      	str	r3, [r7, #8]
      break;
 8005a14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a16:	68bb      	ldr	r3, [r7, #8]
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005a22:	bf00      	nop
 8005a24:	40023800 	.word	0x40023800
 8005a28:	00f42400 	.word	0x00f42400
 8005a2c:	007a1200 	.word	0x007a1200

08005a30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a30:	b480      	push	{r7}
 8005a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a34:	4b03      	ldr	r3, [pc, #12]	; (8005a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a36:	681b      	ldr	r3, [r3, #0]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	200001ec 	.word	0x200001ec

08005a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a4c:	f7ff fff0 	bl	8005a30 <HAL_RCC_GetHCLKFreq>
 8005a50:	4602      	mov	r2, r0
 8005a52:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	0a9b      	lsrs	r3, r3, #10
 8005a58:	f003 0307 	and.w	r3, r3, #7
 8005a5c:	4903      	ldr	r1, [pc, #12]	; (8005a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a5e:	5ccb      	ldrb	r3, [r1, r3]
 8005a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	40023800 	.word	0x40023800
 8005a6c:	0800cc14 	.word	0x0800cc14

08005a70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a74:	f7ff ffdc 	bl	8005a30 <HAL_RCC_GetHCLKFreq>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	4b05      	ldr	r3, [pc, #20]	; (8005a90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	0b5b      	lsrs	r3, r3, #13
 8005a80:	f003 0307 	and.w	r3, r3, #7
 8005a84:	4903      	ldr	r1, [pc, #12]	; (8005a94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a86:	5ccb      	ldrb	r3, [r1, r3]
 8005a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	40023800 	.word	0x40023800
 8005a94:	0800cc14 	.word	0x0800cc14

08005a98 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	220f      	movs	r2, #15
 8005aa6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005aa8:	4b12      	ldr	r3, [pc, #72]	; (8005af4 <HAL_RCC_GetClockConfig+0x5c>)
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	f003 0203 	and.w	r2, r3, #3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005ab4:	4b0f      	ldr	r3, [pc, #60]	; (8005af4 <HAL_RCC_GetClockConfig+0x5c>)
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005ac0:	4b0c      	ldr	r3, [pc, #48]	; (8005af4 <HAL_RCC_GetClockConfig+0x5c>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005acc:	4b09      	ldr	r3, [pc, #36]	; (8005af4 <HAL_RCC_GetClockConfig+0x5c>)
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	08db      	lsrs	r3, r3, #3
 8005ad2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ada:	4b07      	ldr	r3, [pc, #28]	; (8005af8 <HAL_RCC_GetClockConfig+0x60>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0207 	and.w	r2, r3, #7
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	601a      	str	r2, [r3, #0]
}
 8005ae6:	bf00      	nop
 8005ae8:	370c      	adds	r7, #12
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	40023800 	.word	0x40023800
 8005af8:	40023c00 	.word	0x40023c00

08005afc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e07b      	b.n	8005c06 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d108      	bne.n	8005b28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b1e:	d009      	beq.n	8005b34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	61da      	str	r2, [r3, #28]
 8005b26:	e005      	b.n	8005b34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d106      	bne.n	8005b54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f7fd fa7a 	bl	8003048 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2202      	movs	r2, #2
 8005b58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b6a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005b7c:	431a      	orrs	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b86:	431a      	orrs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	431a      	orrs	r2, r3
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	69db      	ldr	r3, [r3, #28]
 8005baa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a1b      	ldr	r3, [r3, #32]
 8005bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bb8:	ea42 0103 	orr.w	r1, r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	0c1b      	lsrs	r3, r3, #16
 8005bd2:	f003 0104 	and.w	r1, r3, #4
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bda:	f003 0210 	and.w	r2, r3, #16
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	69da      	ldr	r2, [r3, #28]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bf4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3708      	adds	r7, #8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b088      	sub	sp, #32
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	60f8      	str	r0, [r7, #12]
 8005c16:	60b9      	str	r1, [r7, #8]
 8005c18:	603b      	str	r3, [r7, #0]
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d101      	bne.n	8005c30 <HAL_SPI_Transmit+0x22>
 8005c2c:	2302      	movs	r3, #2
 8005c2e:	e126      	b.n	8005e7e <HAL_SPI_Transmit+0x270>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c38:	f7fe f968 	bl	8003f0c <HAL_GetTick>
 8005c3c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c3e:	88fb      	ldrh	r3, [r7, #6]
 8005c40:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d002      	beq.n	8005c54 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c4e:	2302      	movs	r3, #2
 8005c50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c52:	e10b      	b.n	8005e6c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <HAL_SPI_Transmit+0x52>
 8005c5a:	88fb      	ldrh	r3, [r7, #6]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d102      	bne.n	8005c66 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c64:	e102      	b.n	8005e6c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2203      	movs	r2, #3
 8005c6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	88fa      	ldrh	r2, [r7, #6]
 8005c7e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	88fa      	ldrh	r2, [r7, #6]
 8005c84:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cac:	d10f      	bne.n	8005cce <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cbc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ccc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd8:	2b40      	cmp	r3, #64	; 0x40
 8005cda:	d007      	beq.n	8005cec <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cf4:	d14b      	bne.n	8005d8e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d002      	beq.n	8005d04 <HAL_SPI_Transmit+0xf6>
 8005cfe:	8afb      	ldrh	r3, [r7, #22]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d13e      	bne.n	8005d82 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d08:	881a      	ldrh	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d14:	1c9a      	adds	r2, r3, #2
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	3b01      	subs	r3, #1
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d28:	e02b      	b.n	8005d82 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d112      	bne.n	8005d5e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3c:	881a      	ldrh	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d48:	1c9a      	adds	r2, r3, #2
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	3b01      	subs	r3, #1
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d5c:	e011      	b.n	8005d82 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d5e:	f7fe f8d5 	bl	8003f0c <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	683a      	ldr	r2, [r7, #0]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d803      	bhi.n	8005d76 <HAL_SPI_Transmit+0x168>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d74:	d102      	bne.n	8005d7c <HAL_SPI_Transmit+0x16e>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d102      	bne.n	8005d82 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d80:	e074      	b.n	8005e6c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1ce      	bne.n	8005d2a <HAL_SPI_Transmit+0x11c>
 8005d8c:	e04c      	b.n	8005e28 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <HAL_SPI_Transmit+0x18e>
 8005d96:	8afb      	ldrh	r3, [r7, #22]
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d140      	bne.n	8005e1e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	330c      	adds	r3, #12
 8005da6:	7812      	ldrb	r2, [r2, #0]
 8005da8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dae:	1c5a      	adds	r2, r3, #1
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005dc2:	e02c      	b.n	8005e1e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 0302 	and.w	r3, r3, #2
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d113      	bne.n	8005dfa <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	330c      	adds	r3, #12
 8005ddc:	7812      	ldrb	r2, [r2, #0]
 8005dde:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de4:	1c5a      	adds	r2, r3, #1
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	3b01      	subs	r3, #1
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	86da      	strh	r2, [r3, #54]	; 0x36
 8005df8:	e011      	b.n	8005e1e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dfa:	f7fe f887 	bl	8003f0c <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	683a      	ldr	r2, [r7, #0]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d803      	bhi.n	8005e12 <HAL_SPI_Transmit+0x204>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e10:	d102      	bne.n	8005e18 <HAL_SPI_Transmit+0x20a>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d102      	bne.n	8005e1e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e1c:	e026      	b.n	8005e6c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1cd      	bne.n	8005dc4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	6839      	ldr	r1, [r7, #0]
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f000 f8b3 	bl	8005f98 <SPI_EndRxTxTransaction>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d002      	beq.n	8005e3e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10a      	bne.n	8005e5c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e46:	2300      	movs	r3, #0
 8005e48:	613b      	str	r3, [r7, #16]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	613b      	str	r3, [r7, #16]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	613b      	str	r3, [r7, #16]
 8005e5a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	77fb      	strb	r3, [r7, #31]
 8005e68:	e000      	b.n	8005e6c <HAL_SPI_Transmit+0x25e>
  }

error:
 8005e6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3720      	adds	r7, #32
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
	...

08005e88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b088      	sub	sp, #32
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	603b      	str	r3, [r7, #0]
 8005e94:	4613      	mov	r3, r2
 8005e96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e98:	f7fe f838 	bl	8003f0c <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ea0:	1a9b      	subs	r3, r3, r2
 8005ea2:	683a      	ldr	r2, [r7, #0]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ea8:	f7fe f830 	bl	8003f0c <HAL_GetTick>
 8005eac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005eae:	4b39      	ldr	r3, [pc, #228]	; (8005f94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	015b      	lsls	r3, r3, #5
 8005eb4:	0d1b      	lsrs	r3, r3, #20
 8005eb6:	69fa      	ldr	r2, [r7, #28]
 8005eb8:	fb02 f303 	mul.w	r3, r2, r3
 8005ebc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ebe:	e054      	b.n	8005f6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec6:	d050      	beq.n	8005f6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ec8:	f7fe f820 	bl	8003f0c <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	69fa      	ldr	r2, [r7, #28]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d902      	bls.n	8005ede <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d13d      	bne.n	8005f5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	685a      	ldr	r2, [r3, #4]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005eec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ef6:	d111      	bne.n	8005f1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f00:	d004      	beq.n	8005f0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f0a:	d107      	bne.n	8005f1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f24:	d10f      	bne.n	8005f46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e017      	b.n	8005f8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	3b01      	subs	r3, #1
 8005f68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	4013      	ands	r3, r2
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	bf0c      	ite	eq
 8005f7a:	2301      	moveq	r3, #1
 8005f7c:	2300      	movne	r3, #0
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	79fb      	ldrb	r3, [r7, #7]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d19b      	bne.n	8005ec0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3720      	adds	r7, #32
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	200001ec 	.word	0x200001ec

08005f98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b088      	sub	sp, #32
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005fa4:	4b1b      	ldr	r3, [pc, #108]	; (8006014 <SPI_EndRxTxTransaction+0x7c>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a1b      	ldr	r2, [pc, #108]	; (8006018 <SPI_EndRxTxTransaction+0x80>)
 8005faa:	fba2 2303 	umull	r2, r3, r2, r3
 8005fae:	0d5b      	lsrs	r3, r3, #21
 8005fb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005fb4:	fb02 f303 	mul.w	r3, r2, r3
 8005fb8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fc2:	d112      	bne.n	8005fea <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	2180      	movs	r1, #128	; 0x80
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f7ff ff5a 	bl	8005e88 <SPI_WaitFlagStateUntilTimeout>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d016      	beq.n	8006008 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fde:	f043 0220 	orr.w	r2, r3, #32
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e00f      	b.n	800600a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00a      	beq.n	8006006 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006000:	2b80      	cmp	r3, #128	; 0x80
 8006002:	d0f2      	beq.n	8005fea <SPI_EndRxTxTransaction+0x52>
 8006004:	e000      	b.n	8006008 <SPI_EndRxTxTransaction+0x70>
        break;
 8006006:	bf00      	nop
  }

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3718      	adds	r7, #24
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	200001ec 	.word	0x200001ec
 8006018:	165e9f81 	.word	0x165e9f81

0800601c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b082      	sub	sp, #8
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e041      	b.n	80060b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d106      	bne.n	8006048 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f7fd f868 	bl	8003118 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	3304      	adds	r3, #4
 8006058:	4619      	mov	r1, r3
 800605a:	4610      	mov	r0, r2
 800605c:	f000 fcd0 	bl	8006a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060b0:	2300      	movs	r3, #0
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3708      	adds	r7, #8
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
	...

080060bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d001      	beq.n	80060d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e046      	b.n	8006162 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2202      	movs	r2, #2
 80060d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a23      	ldr	r2, [pc, #140]	; (8006170 <HAL_TIM_Base_Start+0xb4>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d022      	beq.n	800612c <HAL_TIM_Base_Start+0x70>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ee:	d01d      	beq.n	800612c <HAL_TIM_Base_Start+0x70>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a1f      	ldr	r2, [pc, #124]	; (8006174 <HAL_TIM_Base_Start+0xb8>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d018      	beq.n	800612c <HAL_TIM_Base_Start+0x70>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a1e      	ldr	r2, [pc, #120]	; (8006178 <HAL_TIM_Base_Start+0xbc>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d013      	beq.n	800612c <HAL_TIM_Base_Start+0x70>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a1c      	ldr	r2, [pc, #112]	; (800617c <HAL_TIM_Base_Start+0xc0>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d00e      	beq.n	800612c <HAL_TIM_Base_Start+0x70>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a1b      	ldr	r2, [pc, #108]	; (8006180 <HAL_TIM_Base_Start+0xc4>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d009      	beq.n	800612c <HAL_TIM_Base_Start+0x70>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a19      	ldr	r2, [pc, #100]	; (8006184 <HAL_TIM_Base_Start+0xc8>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d004      	beq.n	800612c <HAL_TIM_Base_Start+0x70>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a18      	ldr	r2, [pc, #96]	; (8006188 <HAL_TIM_Base_Start+0xcc>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d111      	bne.n	8006150 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f003 0307 	and.w	r3, r3, #7
 8006136:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2b06      	cmp	r3, #6
 800613c:	d010      	beq.n	8006160 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f042 0201 	orr.w	r2, r2, #1
 800614c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800614e:	e007      	b.n	8006160 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f042 0201 	orr.w	r2, r2, #1
 800615e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	40010000 	.word	0x40010000
 8006174:	40000400 	.word	0x40000400
 8006178:	40000800 	.word	0x40000800
 800617c:	40000c00 	.word	0x40000c00
 8006180:	40010400 	.word	0x40010400
 8006184:	40014000 	.word	0x40014000
 8006188:	40001800 	.word	0x40001800

0800618c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	d001      	beq.n	80061a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e04e      	b.n	8006242 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68da      	ldr	r2, [r3, #12]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f042 0201 	orr.w	r2, r2, #1
 80061ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a23      	ldr	r2, [pc, #140]	; (8006250 <HAL_TIM_Base_Start_IT+0xc4>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d022      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x80>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ce:	d01d      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x80>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a1f      	ldr	r2, [pc, #124]	; (8006254 <HAL_TIM_Base_Start_IT+0xc8>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d018      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x80>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a1e      	ldr	r2, [pc, #120]	; (8006258 <HAL_TIM_Base_Start_IT+0xcc>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d013      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x80>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1c      	ldr	r2, [pc, #112]	; (800625c <HAL_TIM_Base_Start_IT+0xd0>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d00e      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x80>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a1b      	ldr	r2, [pc, #108]	; (8006260 <HAL_TIM_Base_Start_IT+0xd4>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d009      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x80>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a19      	ldr	r2, [pc, #100]	; (8006264 <HAL_TIM_Base_Start_IT+0xd8>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d004      	beq.n	800620c <HAL_TIM_Base_Start_IT+0x80>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a18      	ldr	r2, [pc, #96]	; (8006268 <HAL_TIM_Base_Start_IT+0xdc>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d111      	bne.n	8006230 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 0307 	and.w	r3, r3, #7
 8006216:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2b06      	cmp	r3, #6
 800621c:	d010      	beq.n	8006240 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0201 	orr.w	r2, r2, #1
 800622c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800622e:	e007      	b.n	8006240 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f042 0201 	orr.w	r2, r2, #1
 800623e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	40010000 	.word	0x40010000
 8006254:	40000400 	.word	0x40000400
 8006258:	40000800 	.word	0x40000800
 800625c:	40000c00 	.word	0x40000c00
 8006260:	40010400 	.word	0x40010400
 8006264:	40014000 	.word	0x40014000
 8006268:	40001800 	.word	0x40001800

0800626c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e041      	b.n	8006302 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006284:	b2db      	uxtb	r3, r3
 8006286:	2b00      	cmp	r3, #0
 8006288:	d106      	bne.n	8006298 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7fc ffd4 	bl	8003240 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2202      	movs	r2, #2
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	3304      	adds	r3, #4
 80062a8:	4619      	mov	r1, r3
 80062aa:	4610      	mov	r0, r2
 80062ac:	f000 fba8 	bl	8006a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3708      	adds	r7, #8
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
	...

0800630c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d109      	bne.n	8006330 <HAL_TIM_PWM_Start+0x24>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006322:	b2db      	uxtb	r3, r3
 8006324:	2b01      	cmp	r3, #1
 8006326:	bf14      	ite	ne
 8006328:	2301      	movne	r3, #1
 800632a:	2300      	moveq	r3, #0
 800632c:	b2db      	uxtb	r3, r3
 800632e:	e022      	b.n	8006376 <HAL_TIM_PWM_Start+0x6a>
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2b04      	cmp	r3, #4
 8006334:	d109      	bne.n	800634a <HAL_TIM_PWM_Start+0x3e>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b01      	cmp	r3, #1
 8006340:	bf14      	ite	ne
 8006342:	2301      	movne	r3, #1
 8006344:	2300      	moveq	r3, #0
 8006346:	b2db      	uxtb	r3, r3
 8006348:	e015      	b.n	8006376 <HAL_TIM_PWM_Start+0x6a>
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	2b08      	cmp	r3, #8
 800634e:	d109      	bne.n	8006364 <HAL_TIM_PWM_Start+0x58>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006356:	b2db      	uxtb	r3, r3
 8006358:	2b01      	cmp	r3, #1
 800635a:	bf14      	ite	ne
 800635c:	2301      	movne	r3, #1
 800635e:	2300      	moveq	r3, #0
 8006360:	b2db      	uxtb	r3, r3
 8006362:	e008      	b.n	8006376 <HAL_TIM_PWM_Start+0x6a>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b01      	cmp	r3, #1
 800636e:	bf14      	ite	ne
 8006370:	2301      	movne	r3, #1
 8006372:	2300      	moveq	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d001      	beq.n	800637e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e07c      	b.n	8006478 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d104      	bne.n	800638e <HAL_TIM_PWM_Start+0x82>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800638c:	e013      	b.n	80063b6 <HAL_TIM_PWM_Start+0xaa>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b04      	cmp	r3, #4
 8006392:	d104      	bne.n	800639e <HAL_TIM_PWM_Start+0x92>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800639c:	e00b      	b.n	80063b6 <HAL_TIM_PWM_Start+0xaa>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	2b08      	cmp	r3, #8
 80063a2:	d104      	bne.n	80063ae <HAL_TIM_PWM_Start+0xa2>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063ac:	e003      	b.n	80063b6 <HAL_TIM_PWM_Start+0xaa>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2202      	movs	r2, #2
 80063b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2201      	movs	r2, #1
 80063bc:	6839      	ldr	r1, [r7, #0]
 80063be:	4618      	mov	r0, r3
 80063c0:	f000 fe08 	bl	8006fd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a2d      	ldr	r2, [pc, #180]	; (8006480 <HAL_TIM_PWM_Start+0x174>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d004      	beq.n	80063d8 <HAL_TIM_PWM_Start+0xcc>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a2c      	ldr	r2, [pc, #176]	; (8006484 <HAL_TIM_PWM_Start+0x178>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d101      	bne.n	80063dc <HAL_TIM_PWM_Start+0xd0>
 80063d8:	2301      	movs	r3, #1
 80063da:	e000      	b.n	80063de <HAL_TIM_PWM_Start+0xd2>
 80063dc:	2300      	movs	r3, #0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d007      	beq.n	80063f2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a22      	ldr	r2, [pc, #136]	; (8006480 <HAL_TIM_PWM_Start+0x174>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d022      	beq.n	8006442 <HAL_TIM_PWM_Start+0x136>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006404:	d01d      	beq.n	8006442 <HAL_TIM_PWM_Start+0x136>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a1f      	ldr	r2, [pc, #124]	; (8006488 <HAL_TIM_PWM_Start+0x17c>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d018      	beq.n	8006442 <HAL_TIM_PWM_Start+0x136>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a1d      	ldr	r2, [pc, #116]	; (800648c <HAL_TIM_PWM_Start+0x180>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d013      	beq.n	8006442 <HAL_TIM_PWM_Start+0x136>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a1c      	ldr	r2, [pc, #112]	; (8006490 <HAL_TIM_PWM_Start+0x184>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d00e      	beq.n	8006442 <HAL_TIM_PWM_Start+0x136>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a16      	ldr	r2, [pc, #88]	; (8006484 <HAL_TIM_PWM_Start+0x178>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d009      	beq.n	8006442 <HAL_TIM_PWM_Start+0x136>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a18      	ldr	r2, [pc, #96]	; (8006494 <HAL_TIM_PWM_Start+0x188>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d004      	beq.n	8006442 <HAL_TIM_PWM_Start+0x136>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a16      	ldr	r2, [pc, #88]	; (8006498 <HAL_TIM_PWM_Start+0x18c>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d111      	bne.n	8006466 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f003 0307 	and.w	r3, r3, #7
 800644c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2b06      	cmp	r3, #6
 8006452:	d010      	beq.n	8006476 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0201 	orr.w	r2, r2, #1
 8006462:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006464:	e007      	b.n	8006476 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f042 0201 	orr.w	r2, r2, #1
 8006474:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	40010000 	.word	0x40010000
 8006484:	40010400 	.word	0x40010400
 8006488:	40000400 	.word	0x40000400
 800648c:	40000800 	.word	0x40000800
 8006490:	40000c00 	.word	0x40000c00
 8006494:	40014000 	.word	0x40014000
 8006498:	40001800 	.word	0x40001800

0800649c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	f003 0302 	and.w	r3, r3, #2
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d122      	bne.n	80064f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	f003 0302 	and.w	r3, r3, #2
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d11b      	bne.n	80064f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f06f 0202 	mvn.w	r2, #2
 80064c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2201      	movs	r2, #1
 80064ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	f003 0303 	and.w	r3, r3, #3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fa70 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 80064e4:	e005      	b.n	80064f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 fa62 	bl	80069b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 fa73 	bl	80069d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f003 0304 	and.w	r3, r3, #4
 8006502:	2b04      	cmp	r3, #4
 8006504:	d122      	bne.n	800654c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f003 0304 	and.w	r3, r3, #4
 8006510:	2b04      	cmp	r3, #4
 8006512:	d11b      	bne.n	800654c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f06f 0204 	mvn.w	r2, #4
 800651c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2202      	movs	r2, #2
 8006522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fa46 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 8006538:	e005      	b.n	8006546 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fa38 	bl	80069b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 fa49 	bl	80069d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	f003 0308 	and.w	r3, r3, #8
 8006556:	2b08      	cmp	r3, #8
 8006558:	d122      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f003 0308 	and.w	r3, r3, #8
 8006564:	2b08      	cmp	r3, #8
 8006566:	d11b      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f06f 0208 	mvn.w	r2, #8
 8006570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2204      	movs	r2, #4
 8006576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	f003 0303 	and.w	r3, r3, #3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d003      	beq.n	800658e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fa1c 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 800658c:	e005      	b.n	800659a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 fa0e 	bl	80069b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fa1f 	bl	80069d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	f003 0310 	and.w	r3, r3, #16
 80065aa:	2b10      	cmp	r3, #16
 80065ac:	d122      	bne.n	80065f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	f003 0310 	and.w	r3, r3, #16
 80065b8:	2b10      	cmp	r3, #16
 80065ba:	d11b      	bne.n	80065f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f06f 0210 	mvn.w	r2, #16
 80065c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2208      	movs	r2, #8
 80065ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	69db      	ldr	r3, [r3, #28]
 80065d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d003      	beq.n	80065e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f9f2 	bl	80069c4 <HAL_TIM_IC_CaptureCallback>
 80065e0:	e005      	b.n	80065ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 f9e4 	bl	80069b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 f9f5 	bl	80069d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d10e      	bne.n	8006620 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f003 0301 	and.w	r3, r3, #1
 800660c:	2b01      	cmp	r3, #1
 800660e:	d107      	bne.n	8006620 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f06f 0201 	mvn.w	r2, #1
 8006618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7fb fe48 	bl	80022b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800662a:	2b80      	cmp	r3, #128	; 0x80
 800662c:	d10e      	bne.n	800664c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006638:	2b80      	cmp	r3, #128	; 0x80
 800663a:	d107      	bne.n	800664c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 fdc2 	bl	80071d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006656:	2b40      	cmp	r3, #64	; 0x40
 8006658:	d10e      	bne.n	8006678 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006664:	2b40      	cmp	r3, #64	; 0x40
 8006666:	d107      	bne.n	8006678 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f9ba 	bl	80069ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	f003 0320 	and.w	r3, r3, #32
 8006682:	2b20      	cmp	r3, #32
 8006684:	d10e      	bne.n	80066a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f003 0320 	and.w	r3, r3, #32
 8006690:	2b20      	cmp	r3, #32
 8006692:	d107      	bne.n	80066a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0220 	mvn.w	r2, #32
 800669c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 fd8c 	bl	80071bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066a4:	bf00      	nop
 80066a6:	3708      	adds	r7, #8
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d101      	bne.n	80066c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80066c2:	2302      	movs	r3, #2
 80066c4:	e0ac      	b.n	8006820 <HAL_TIM_PWM_ConfigChannel+0x174>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2b0c      	cmp	r3, #12
 80066d2:	f200 809f 	bhi.w	8006814 <HAL_TIM_PWM_ConfigChannel+0x168>
 80066d6:	a201      	add	r2, pc, #4	; (adr r2, 80066dc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80066d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066dc:	08006711 	.word	0x08006711
 80066e0:	08006815 	.word	0x08006815
 80066e4:	08006815 	.word	0x08006815
 80066e8:	08006815 	.word	0x08006815
 80066ec:	08006751 	.word	0x08006751
 80066f0:	08006815 	.word	0x08006815
 80066f4:	08006815 	.word	0x08006815
 80066f8:	08006815 	.word	0x08006815
 80066fc:	08006793 	.word	0x08006793
 8006700:	08006815 	.word	0x08006815
 8006704:	08006815 	.word	0x08006815
 8006708:	08006815 	.word	0x08006815
 800670c:	080067d3 	.word	0x080067d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68b9      	ldr	r1, [r7, #8]
 8006716:	4618      	mov	r0, r3
 8006718:	f000 fa12 	bl	8006b40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	699a      	ldr	r2, [r3, #24]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f042 0208 	orr.w	r2, r2, #8
 800672a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	699a      	ldr	r2, [r3, #24]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 0204 	bic.w	r2, r2, #4
 800673a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6999      	ldr	r1, [r3, #24]
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	691a      	ldr	r2, [r3, #16]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	619a      	str	r2, [r3, #24]
      break;
 800674e:	e062      	b.n	8006816 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68b9      	ldr	r1, [r7, #8]
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fa62 	bl	8006c20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	699a      	ldr	r2, [r3, #24]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800676a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	699a      	ldr	r2, [r3, #24]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800677a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	6999      	ldr	r1, [r3, #24]
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	021a      	lsls	r2, r3, #8
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	430a      	orrs	r2, r1
 800678e:	619a      	str	r2, [r3, #24]
      break;
 8006790:	e041      	b.n	8006816 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68b9      	ldr	r1, [r7, #8]
 8006798:	4618      	mov	r0, r3
 800679a:	f000 fab7 	bl	8006d0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69da      	ldr	r2, [r3, #28]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f042 0208 	orr.w	r2, r2, #8
 80067ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69da      	ldr	r2, [r3, #28]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f022 0204 	bic.w	r2, r2, #4
 80067bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	69d9      	ldr	r1, [r3, #28]
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	691a      	ldr	r2, [r3, #16]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	430a      	orrs	r2, r1
 80067ce:	61da      	str	r2, [r3, #28]
      break;
 80067d0:	e021      	b.n	8006816 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68b9      	ldr	r1, [r7, #8]
 80067d8:	4618      	mov	r0, r3
 80067da:	f000 fb0b 	bl	8006df4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	69da      	ldr	r2, [r3, #28]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	69da      	ldr	r2, [r3, #28]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	69d9      	ldr	r1, [r3, #28]
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	691b      	ldr	r3, [r3, #16]
 8006808:	021a      	lsls	r2, r3, #8
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	61da      	str	r2, [r3, #28]
      break;
 8006812:	e000      	b.n	8006816 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006814:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006838:	2b01      	cmp	r3, #1
 800683a:	d101      	bne.n	8006840 <HAL_TIM_ConfigClockSource+0x18>
 800683c:	2302      	movs	r3, #2
 800683e:	e0b3      	b.n	80069a8 <HAL_TIM_ConfigClockSource+0x180>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2202      	movs	r2, #2
 800684c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800685e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006866:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006878:	d03e      	beq.n	80068f8 <HAL_TIM_ConfigClockSource+0xd0>
 800687a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800687e:	f200 8087 	bhi.w	8006990 <HAL_TIM_ConfigClockSource+0x168>
 8006882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006886:	f000 8085 	beq.w	8006994 <HAL_TIM_ConfigClockSource+0x16c>
 800688a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800688e:	d87f      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
 8006890:	2b70      	cmp	r3, #112	; 0x70
 8006892:	d01a      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0xa2>
 8006894:	2b70      	cmp	r3, #112	; 0x70
 8006896:	d87b      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
 8006898:	2b60      	cmp	r3, #96	; 0x60
 800689a:	d050      	beq.n	800693e <HAL_TIM_ConfigClockSource+0x116>
 800689c:	2b60      	cmp	r3, #96	; 0x60
 800689e:	d877      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
 80068a0:	2b50      	cmp	r3, #80	; 0x50
 80068a2:	d03c      	beq.n	800691e <HAL_TIM_ConfigClockSource+0xf6>
 80068a4:	2b50      	cmp	r3, #80	; 0x50
 80068a6:	d873      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
 80068a8:	2b40      	cmp	r3, #64	; 0x40
 80068aa:	d058      	beq.n	800695e <HAL_TIM_ConfigClockSource+0x136>
 80068ac:	2b40      	cmp	r3, #64	; 0x40
 80068ae:	d86f      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
 80068b0:	2b30      	cmp	r3, #48	; 0x30
 80068b2:	d064      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x156>
 80068b4:	2b30      	cmp	r3, #48	; 0x30
 80068b6:	d86b      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	d060      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x156>
 80068bc:	2b20      	cmp	r3, #32
 80068be:	d867      	bhi.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d05c      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x156>
 80068c4:	2b10      	cmp	r3, #16
 80068c6:	d05a      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80068c8:	e062      	b.n	8006990 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6818      	ldr	r0, [r3, #0]
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	6899      	ldr	r1, [r3, #8]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685a      	ldr	r2, [r3, #4]
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	f000 fb5b 	bl	8006f94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80068ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	609a      	str	r2, [r3, #8]
      break;
 80068f6:	e04e      	b.n	8006996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6818      	ldr	r0, [r3, #0]
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	6899      	ldr	r1, [r3, #8]
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	685a      	ldr	r2, [r3, #4]
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	f000 fb44 	bl	8006f94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689a      	ldr	r2, [r3, #8]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800691a:	609a      	str	r2, [r3, #8]
      break;
 800691c:	e03b      	b.n	8006996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6818      	ldr	r0, [r3, #0]
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	6859      	ldr	r1, [r3, #4]
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	461a      	mov	r2, r3
 800692c:	f000 fab8 	bl	8006ea0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2150      	movs	r1, #80	; 0x50
 8006936:	4618      	mov	r0, r3
 8006938:	f000 fb11 	bl	8006f5e <TIM_ITRx_SetConfig>
      break;
 800693c:	e02b      	b.n	8006996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6818      	ldr	r0, [r3, #0]
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	6859      	ldr	r1, [r3, #4]
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	461a      	mov	r2, r3
 800694c:	f000 fad7 	bl	8006efe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2160      	movs	r1, #96	; 0x60
 8006956:	4618      	mov	r0, r3
 8006958:	f000 fb01 	bl	8006f5e <TIM_ITRx_SetConfig>
      break;
 800695c:	e01b      	b.n	8006996 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6818      	ldr	r0, [r3, #0]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	6859      	ldr	r1, [r3, #4]
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	461a      	mov	r2, r3
 800696c:	f000 fa98 	bl	8006ea0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2140      	movs	r1, #64	; 0x40
 8006976:	4618      	mov	r0, r3
 8006978:	f000 faf1 	bl	8006f5e <TIM_ITRx_SetConfig>
      break;
 800697c:	e00b      	b.n	8006996 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4619      	mov	r1, r3
 8006988:	4610      	mov	r0, r2
 800698a:	f000 fae8 	bl	8006f5e <TIM_ITRx_SetConfig>
        break;
 800698e:	e002      	b.n	8006996 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006990:	bf00      	nop
 8006992:	e000      	b.n	8006996 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006994:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2201      	movs	r2, #1
 800699a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b085      	sub	sp, #20
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a40      	ldr	r2, [pc, #256]	; (8006b14 <TIM_Base_SetConfig+0x114>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d013      	beq.n	8006a40 <TIM_Base_SetConfig+0x40>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a1e:	d00f      	beq.n	8006a40 <TIM_Base_SetConfig+0x40>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a3d      	ldr	r2, [pc, #244]	; (8006b18 <TIM_Base_SetConfig+0x118>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d00b      	beq.n	8006a40 <TIM_Base_SetConfig+0x40>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a3c      	ldr	r2, [pc, #240]	; (8006b1c <TIM_Base_SetConfig+0x11c>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d007      	beq.n	8006a40 <TIM_Base_SetConfig+0x40>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a3b      	ldr	r2, [pc, #236]	; (8006b20 <TIM_Base_SetConfig+0x120>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d003      	beq.n	8006a40 <TIM_Base_SetConfig+0x40>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a3a      	ldr	r2, [pc, #232]	; (8006b24 <TIM_Base_SetConfig+0x124>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d108      	bne.n	8006a52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a2f      	ldr	r2, [pc, #188]	; (8006b14 <TIM_Base_SetConfig+0x114>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d02b      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a60:	d027      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a2c      	ldr	r2, [pc, #176]	; (8006b18 <TIM_Base_SetConfig+0x118>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d023      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a2b      	ldr	r2, [pc, #172]	; (8006b1c <TIM_Base_SetConfig+0x11c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d01f      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a2a      	ldr	r2, [pc, #168]	; (8006b20 <TIM_Base_SetConfig+0x120>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d01b      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a29      	ldr	r2, [pc, #164]	; (8006b24 <TIM_Base_SetConfig+0x124>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d017      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a28      	ldr	r2, [pc, #160]	; (8006b28 <TIM_Base_SetConfig+0x128>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d013      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a27      	ldr	r2, [pc, #156]	; (8006b2c <TIM_Base_SetConfig+0x12c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d00f      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a26      	ldr	r2, [pc, #152]	; (8006b30 <TIM_Base_SetConfig+0x130>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d00b      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a25      	ldr	r2, [pc, #148]	; (8006b34 <TIM_Base_SetConfig+0x134>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d007      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a24      	ldr	r2, [pc, #144]	; (8006b38 <TIM_Base_SetConfig+0x138>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d003      	beq.n	8006ab2 <TIM_Base_SetConfig+0xb2>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a23      	ldr	r2, [pc, #140]	; (8006b3c <TIM_Base_SetConfig+0x13c>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d108      	bne.n	8006ac4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	689a      	ldr	r2, [r3, #8]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a0a      	ldr	r2, [pc, #40]	; (8006b14 <TIM_Base_SetConfig+0x114>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d003      	beq.n	8006af8 <TIM_Base_SetConfig+0xf8>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a0c      	ldr	r2, [pc, #48]	; (8006b24 <TIM_Base_SetConfig+0x124>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d103      	bne.n	8006b00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	691a      	ldr	r2, [r3, #16]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	615a      	str	r2, [r3, #20]
}
 8006b06:	bf00      	nop
 8006b08:	3714      	adds	r7, #20
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
 8006b12:	bf00      	nop
 8006b14:	40010000 	.word	0x40010000
 8006b18:	40000400 	.word	0x40000400
 8006b1c:	40000800 	.word	0x40000800
 8006b20:	40000c00 	.word	0x40000c00
 8006b24:	40010400 	.word	0x40010400
 8006b28:	40014000 	.word	0x40014000
 8006b2c:	40014400 	.word	0x40014400
 8006b30:	40014800 	.word	0x40014800
 8006b34:	40001800 	.word	0x40001800
 8006b38:	40001c00 	.word	0x40001c00
 8006b3c:	40002000 	.word	0x40002000

08006b40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	f023 0201 	bic.w	r2, r3, #1
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a1b      	ldr	r3, [r3, #32]
 8006b5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f023 0303 	bic.w	r3, r3, #3
 8006b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f023 0302 	bic.w	r3, r3, #2
 8006b88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a20      	ldr	r2, [pc, #128]	; (8006c18 <TIM_OC1_SetConfig+0xd8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d003      	beq.n	8006ba4 <TIM_OC1_SetConfig+0x64>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a1f      	ldr	r2, [pc, #124]	; (8006c1c <TIM_OC1_SetConfig+0xdc>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d10c      	bne.n	8006bbe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	f023 0308 	bic.w	r3, r3, #8
 8006baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	697a      	ldr	r2, [r7, #20]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	f023 0304 	bic.w	r3, r3, #4
 8006bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a15      	ldr	r2, [pc, #84]	; (8006c18 <TIM_OC1_SetConfig+0xd8>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d003      	beq.n	8006bce <TIM_OC1_SetConfig+0x8e>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a14      	ldr	r2, [pc, #80]	; (8006c1c <TIM_OC1_SetConfig+0xdc>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d111      	bne.n	8006bf2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	693a      	ldr	r2, [r7, #16]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	693a      	ldr	r2, [r7, #16]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68fa      	ldr	r2, [r7, #12]
 8006bfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	621a      	str	r2, [r3, #32]
}
 8006c0c:	bf00      	nop
 8006c0e:	371c      	adds	r7, #28
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr
 8006c18:	40010000 	.word	0x40010000
 8006c1c:	40010400 	.word	0x40010400

08006c20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b087      	sub	sp, #28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	f023 0210 	bic.w	r2, r3, #16
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a1b      	ldr	r3, [r3, #32]
 8006c3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	021b      	lsls	r3, r3, #8
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	f023 0320 	bic.w	r3, r3, #32
 8006c6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	011b      	lsls	r3, r3, #4
 8006c72:	697a      	ldr	r2, [r7, #20]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	4a22      	ldr	r2, [pc, #136]	; (8006d04 <TIM_OC2_SetConfig+0xe4>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d003      	beq.n	8006c88 <TIM_OC2_SetConfig+0x68>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a21      	ldr	r2, [pc, #132]	; (8006d08 <TIM_OC2_SetConfig+0xe8>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d10d      	bne.n	8006ca4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	011b      	lsls	r3, r3, #4
 8006c96:	697a      	ldr	r2, [r7, #20]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ca2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a17      	ldr	r2, [pc, #92]	; (8006d04 <TIM_OC2_SetConfig+0xe4>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d003      	beq.n	8006cb4 <TIM_OC2_SetConfig+0x94>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4a16      	ldr	r2, [pc, #88]	; (8006d08 <TIM_OC2_SetConfig+0xe8>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d113      	bne.n	8006cdc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	621a      	str	r2, [r3, #32]
}
 8006cf6:	bf00      	nop
 8006cf8:	371c      	adds	r7, #28
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	40010000 	.word	0x40010000
 8006d08:	40010400 	.word	0x40010400

08006d0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b087      	sub	sp, #28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6a1b      	ldr	r3, [r3, #32]
 8006d1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	69db      	ldr	r3, [r3, #28]
 8006d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f023 0303 	bic.w	r3, r3, #3
 8006d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	021b      	lsls	r3, r3, #8
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a21      	ldr	r2, [pc, #132]	; (8006dec <TIM_OC3_SetConfig+0xe0>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_OC3_SetConfig+0x66>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a20      	ldr	r2, [pc, #128]	; (8006df0 <TIM_OC3_SetConfig+0xe4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d10d      	bne.n	8006d8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	021b      	lsls	r3, r3, #8
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a16      	ldr	r2, [pc, #88]	; (8006dec <TIM_OC3_SetConfig+0xe0>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d003      	beq.n	8006d9e <TIM_OC3_SetConfig+0x92>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a15      	ldr	r2, [pc, #84]	; (8006df0 <TIM_OC3_SetConfig+0xe4>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d113      	bne.n	8006dc6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006da4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006dac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	011b      	lsls	r3, r3, #4
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	011b      	lsls	r3, r3, #4
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	621a      	str	r2, [r3, #32]
}
 8006de0:	bf00      	nop
 8006de2:	371c      	adds	r7, #28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	40010000 	.word	0x40010000
 8006df0:	40010400 	.word	0x40010400

08006df4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b087      	sub	sp, #28
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	69db      	ldr	r3, [r3, #28]
 8006e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	021b      	lsls	r3, r3, #8
 8006e32:	68fa      	ldr	r2, [r7, #12]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	031b      	lsls	r3, r3, #12
 8006e46:	693a      	ldr	r2, [r7, #16]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a12      	ldr	r2, [pc, #72]	; (8006e98 <TIM_OC4_SetConfig+0xa4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d003      	beq.n	8006e5c <TIM_OC4_SetConfig+0x68>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a11      	ldr	r2, [pc, #68]	; (8006e9c <TIM_OC4_SetConfig+0xa8>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d109      	bne.n	8006e70 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	695b      	ldr	r3, [r3, #20]
 8006e68:	019b      	lsls	r3, r3, #6
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	621a      	str	r2, [r3, #32]
}
 8006e8a:	bf00      	nop
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	40010000 	.word	0x40010000
 8006e9c:	40010400 	.word	0x40010400

08006ea0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b087      	sub	sp, #28
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6a1b      	ldr	r3, [r3, #32]
 8006eb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6a1b      	ldr	r3, [r3, #32]
 8006eb6:	f023 0201 	bic.w	r2, r3, #1
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	699b      	ldr	r3, [r3, #24]
 8006ec2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006eca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	011b      	lsls	r3, r3, #4
 8006ed0:	693a      	ldr	r2, [r7, #16]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	f023 030a 	bic.w	r3, r3, #10
 8006edc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	697a      	ldr	r2, [r7, #20]
 8006ef0:	621a      	str	r2, [r3, #32]
}
 8006ef2:	bf00      	nop
 8006ef4:	371c      	adds	r7, #28
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr

08006efe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b087      	sub	sp, #28
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	60f8      	str	r0, [r7, #12]
 8006f06:	60b9      	str	r1, [r7, #8]
 8006f08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6a1b      	ldr	r3, [r3, #32]
 8006f0e:	f023 0210 	bic.w	r2, r3, #16
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	699b      	ldr	r3, [r3, #24]
 8006f1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	031b      	lsls	r3, r3, #12
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	011b      	lsls	r3, r3, #4
 8006f40:	693a      	ldr	r2, [r7, #16]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	693a      	ldr	r2, [r7, #16]
 8006f50:	621a      	str	r2, [r3, #32]
}
 8006f52:	bf00      	nop
 8006f54:	371c      	adds	r7, #28
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr

08006f5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b085      	sub	sp, #20
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
 8006f66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f76:	683a      	ldr	r2, [r7, #0]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	f043 0307 	orr.w	r3, r3, #7
 8006f80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	609a      	str	r2, [r3, #8]
}
 8006f88:	bf00      	nop
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b087      	sub	sp, #28
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
 8006fa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	021a      	lsls	r2, r3, #8
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	431a      	orrs	r2, r3
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	697a      	ldr	r2, [r7, #20]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	609a      	str	r2, [r3, #8]
}
 8006fc8:	bf00      	nop
 8006fca:	371c      	adds	r7, #28
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b087      	sub	sp, #28
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 031f 	and.w	r3, r3, #31
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6a1a      	ldr	r2, [r3, #32]
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	43db      	mvns	r3, r3
 8006ff6:	401a      	ands	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6a1a      	ldr	r2, [r3, #32]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	f003 031f 	and.w	r3, r3, #31
 8007006:	6879      	ldr	r1, [r7, #4]
 8007008:	fa01 f303 	lsl.w	r3, r1, r3
 800700c:	431a      	orrs	r2, r3
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	621a      	str	r2, [r3, #32]
}
 8007012:	bf00      	nop
 8007014:	371c      	adds	r7, #28
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
	...

08007020 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007020:	b480      	push	{r7}
 8007022:	b085      	sub	sp, #20
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007030:	2b01      	cmp	r3, #1
 8007032:	d101      	bne.n	8007038 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007034:	2302      	movs	r3, #2
 8007036:	e05a      	b.n	80070ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800705e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68fa      	ldr	r2, [r7, #12]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a21      	ldr	r2, [pc, #132]	; (80070fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d022      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007084:	d01d      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a1d      	ldr	r2, [pc, #116]	; (8007100 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d018      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a1b      	ldr	r2, [pc, #108]	; (8007104 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d013      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a1a      	ldr	r2, [pc, #104]	; (8007108 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d00e      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a18      	ldr	r2, [pc, #96]	; (800710c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d009      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a17      	ldr	r2, [pc, #92]	; (8007110 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d004      	beq.n	80070c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a15      	ldr	r2, [pc, #84]	; (8007114 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d10c      	bne.n	80070dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	68ba      	ldr	r2, [r7, #8]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3714      	adds	r7, #20
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	40010000 	.word	0x40010000
 8007100:	40000400 	.word	0x40000400
 8007104:	40000800 	.word	0x40000800
 8007108:	40000c00 	.word	0x40000c00
 800710c:	40010400 	.word	0x40010400
 8007110:	40014000 	.word	0x40014000
 8007114:	40001800 	.word	0x40001800

08007118 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007122:	2300      	movs	r3, #0
 8007124:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800712c:	2b01      	cmp	r3, #1
 800712e:	d101      	bne.n	8007134 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007130:	2302      	movs	r3, #2
 8007132:	e03d      	b.n	80071b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	4313      	orrs	r3, r2
 8007148:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	4313      	orrs	r3, r2
 8007156:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	4313      	orrs	r3, r2
 8007164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4313      	orrs	r3, r2
 8007172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	4313      	orrs	r3, r2
 8007180:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	695b      	ldr	r3, [r3, #20]
 800718c:	4313      	orrs	r3, r2
 800718e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	4313      	orrs	r3, r2
 800719c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3714      	adds	r7, #20
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071c4:	bf00      	nop
 80071c6:	370c      	adds	r7, #12
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b082      	sub	sp, #8
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d101      	bne.n	80071f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e03f      	b.n	8007276 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d106      	bne.n	8007210 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f7fc f958 	bl	80034c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2224      	movs	r2, #36	; 0x24
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68da      	ldr	r2, [r3, #12]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007226:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fe0b 	bl	8007e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	691a      	ldr	r2, [r3, #16]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800723c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	695a      	ldr	r2, [r3, #20]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800724c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68da      	ldr	r2, [r3, #12]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800725c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2220      	movs	r2, #32
 8007268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2220      	movs	r2, #32
 8007270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b08a      	sub	sp, #40	; 0x28
 8007282:	af02      	add	r7, sp, #8
 8007284:	60f8      	str	r0, [r7, #12]
 8007286:	60b9      	str	r1, [r7, #8]
 8007288:	603b      	str	r3, [r7, #0]
 800728a:	4613      	mov	r3, r2
 800728c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800728e:	2300      	movs	r3, #0
 8007290:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007298:	b2db      	uxtb	r3, r3
 800729a:	2b20      	cmp	r3, #32
 800729c:	d17c      	bne.n	8007398 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d002      	beq.n	80072aa <HAL_UART_Transmit+0x2c>
 80072a4:	88fb      	ldrh	r3, [r7, #6]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d101      	bne.n	80072ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e075      	b.n	800739a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d101      	bne.n	80072bc <HAL_UART_Transmit+0x3e>
 80072b8:	2302      	movs	r3, #2
 80072ba:	e06e      	b.n	800739a <HAL_UART_Transmit+0x11c>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2200      	movs	r2, #0
 80072c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2221      	movs	r2, #33	; 0x21
 80072ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072d2:	f7fc fe1b 	bl	8003f0c <HAL_GetTick>
 80072d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	88fa      	ldrh	r2, [r7, #6]
 80072dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	88fa      	ldrh	r2, [r7, #6]
 80072e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072ec:	d108      	bne.n	8007300 <HAL_UART_Transmit+0x82>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d104      	bne.n	8007300 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80072f6:	2300      	movs	r3, #0
 80072f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	61bb      	str	r3, [r7, #24]
 80072fe:	e003      	b.n	8007308 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007304:	2300      	movs	r3, #0
 8007306:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007310:	e02a      	b.n	8007368 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	9300      	str	r3, [sp, #0]
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	2200      	movs	r2, #0
 800731a:	2180      	movs	r1, #128	; 0x80
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 fb8d 	bl	8007a3c <UART_WaitOnFlagUntilTimeout>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d001      	beq.n	800732c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e036      	b.n	800739a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10b      	bne.n	800734a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	881b      	ldrh	r3, [r3, #0]
 8007336:	461a      	mov	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007340:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	3302      	adds	r3, #2
 8007346:	61bb      	str	r3, [r7, #24]
 8007348:	e007      	b.n	800735a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	781a      	ldrb	r2, [r3, #0]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007354:	69fb      	ldr	r3, [r7, #28]
 8007356:	3301      	adds	r3, #1
 8007358:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800735e:	b29b      	uxth	r3, r3
 8007360:	3b01      	subs	r3, #1
 8007362:	b29a      	uxth	r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800736c:	b29b      	uxth	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1cf      	bne.n	8007312 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	9300      	str	r3, [sp, #0]
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	2200      	movs	r2, #0
 800737a:	2140      	movs	r1, #64	; 0x40
 800737c:	68f8      	ldr	r0, [r7, #12]
 800737e:	f000 fb5d 	bl	8007a3c <UART_WaitOnFlagUntilTimeout>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d001      	beq.n	800738c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e006      	b.n	800739a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2220      	movs	r2, #32
 8007390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007394:	2300      	movs	r3, #0
 8007396:	e000      	b.n	800739a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007398:	2302      	movs	r3, #2
  }
}
 800739a:	4618      	mov	r0, r3
 800739c:	3720      	adds	r7, #32
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}

080073a2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073a2:	b480      	push	{r7}
 80073a4:	b085      	sub	sp, #20
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	60f8      	str	r0, [r7, #12]
 80073aa:	60b9      	str	r1, [r7, #8]
 80073ac:	4613      	mov	r3, r2
 80073ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	2b20      	cmp	r3, #32
 80073ba:	d130      	bne.n	800741e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d002      	beq.n	80073c8 <HAL_UART_Transmit_IT+0x26>
 80073c2:	88fb      	ldrh	r3, [r7, #6]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d101      	bne.n	80073cc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e029      	b.n	8007420 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d101      	bne.n	80073da <HAL_UART_Transmit_IT+0x38>
 80073d6:	2302      	movs	r3, #2
 80073d8:	e022      	b.n	8007420 <HAL_UART_Transmit_IT+0x7e>
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	88fa      	ldrh	r2, [r7, #6]
 80073ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	88fa      	ldrh	r2, [r7, #6]
 80073f2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2200      	movs	r2, #0
 80073f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2221      	movs	r2, #33	; 0x21
 80073fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	68da      	ldr	r2, [r3, #12]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007418:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800741a:	2300      	movs	r3, #0
 800741c:	e000      	b.n	8007420 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800741e:	2302      	movs	r3, #2
  }
}
 8007420:	4618      	mov	r0, r3
 8007422:	3714      	adds	r7, #20
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	4613      	mov	r3, r2
 8007438:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007440:	b2db      	uxtb	r3, r3
 8007442:	2b20      	cmp	r3, #32
 8007444:	d11d      	bne.n	8007482 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <HAL_UART_Receive_DMA+0x26>
 800744c:	88fb      	ldrh	r3, [r7, #6]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e016      	b.n	8007484 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800745c:	2b01      	cmp	r3, #1
 800745e:	d101      	bne.n	8007464 <HAL_UART_Receive_DMA+0x38>
 8007460:	2302      	movs	r3, #2
 8007462:	e00f      	b.n	8007484 <HAL_UART_Receive_DMA+0x58>
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8007472:	88fb      	ldrh	r3, [r7, #6]
 8007474:	461a      	mov	r2, r3
 8007476:	68b9      	ldr	r1, [r7, #8]
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	f000 fb29 	bl	8007ad0 <UART_Start_Receive_DMA>
 800747e:	4603      	mov	r3, r0
 8007480:	e000      	b.n	8007484 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007482:	2302      	movs	r3, #2
  }
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68da      	ldr	r2, [r3, #12]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80074a2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	695a      	ldr	r2, [r3, #20]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0201 	bic.w	r2, r2, #1
 80074b2:	615a      	str	r2, [r3, #20]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d107      	bne.n	80074cc <HAL_UART_AbortReceive+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68da      	ldr	r2, [r3, #12]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f022 0210 	bic.w	r2, r2, #16
 80074ca:	60da      	str	r2, [r3, #12]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074d6:	2b40      	cmp	r3, #64	; 0x40
 80074d8:	d124      	bne.n	8007524 <HAL_UART_AbortReceive+0x98>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	695a      	ldr	r2, [r3, #20]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074e8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d018      	beq.n	8007524 <HAL_UART_AbortReceive+0x98>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f6:	2200      	movs	r2, #0
 80074f8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074fe:	4618      	mov	r0, r3
 8007500:	f7fd f97e 	bl	8004800 <HAL_DMA_Abort>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00c      	beq.n	8007524 <HAL_UART_AbortReceive+0x98>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750e:	4618      	mov	r0, r3
 8007510:	f7fd fb92 	bl	8004c38 <HAL_DMA_GetError>
 8007514:	4603      	mov	r3, r0
 8007516:	2b20      	cmp	r3, #32
 8007518:	d104      	bne.n	8007524 <HAL_UART_AbortReceive+0x98>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2210      	movs	r2, #16
 800751e:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8007520:	2303      	movs	r3, #3
 8007522:	e00a      	b.n	800753a <HAL_UART_AbortReceive+0xae>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2220      	movs	r2, #32
 800752e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3708      	adds	r7, #8
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
	...

08007544 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b08a      	sub	sp, #40	; 0x28
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68db      	ldr	r3, [r3, #12]
 800755a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007564:	2300      	movs	r3, #0
 8007566:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007568:	2300      	movs	r3, #0
 800756a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800756c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756e:	f003 030f 	and.w	r3, r3, #15
 8007572:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10d      	bne.n	8007596 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800757a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757c:	f003 0320 	and.w	r3, r3, #32
 8007580:	2b00      	cmp	r3, #0
 8007582:	d008      	beq.n	8007596 <HAL_UART_IRQHandler+0x52>
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	f003 0320 	and.w	r3, r3, #32
 800758a:	2b00      	cmp	r3, #0
 800758c:	d003      	beq.n	8007596 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 fbc1 	bl	8007d16 <UART_Receive_IT>
      return;
 8007594:	e17c      	b.n	8007890 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	2b00      	cmp	r3, #0
 800759a:	f000 80b1 	beq.w	8007700 <HAL_UART_IRQHandler+0x1bc>
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	f003 0301 	and.w	r3, r3, #1
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d105      	bne.n	80075b4 <HAL_UART_IRQHandler+0x70>
 80075a8:	6a3b      	ldr	r3, [r7, #32]
 80075aa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 80a6 	beq.w	8007700 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80075b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00a      	beq.n	80075d4 <HAL_UART_IRQHandler+0x90>
 80075be:	6a3b      	ldr	r3, [r7, #32]
 80075c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d005      	beq.n	80075d4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075cc:	f043 0201 	orr.w	r2, r3, #1
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d6:	f003 0304 	and.w	r3, r3, #4
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00a      	beq.n	80075f4 <HAL_UART_IRQHandler+0xb0>
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	f003 0301 	and.w	r3, r3, #1
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d005      	beq.n	80075f4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ec:	f043 0202 	orr.w	r2, r3, #2
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f6:	f003 0302 	and.w	r3, r3, #2
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00a      	beq.n	8007614 <HAL_UART_IRQHandler+0xd0>
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	f003 0301 	and.w	r3, r3, #1
 8007604:	2b00      	cmp	r3, #0
 8007606:	d005      	beq.n	8007614 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760c:	f043 0204 	orr.w	r2, r3, #4
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007616:	f003 0308 	and.w	r3, r3, #8
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00f      	beq.n	800763e <HAL_UART_IRQHandler+0xfa>
 800761e:	6a3b      	ldr	r3, [r7, #32]
 8007620:	f003 0320 	and.w	r3, r3, #32
 8007624:	2b00      	cmp	r3, #0
 8007626:	d104      	bne.n	8007632 <HAL_UART_IRQHandler+0xee>
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	f003 0301 	and.w	r3, r3, #1
 800762e:	2b00      	cmp	r3, #0
 8007630:	d005      	beq.n	800763e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007636:	f043 0208 	orr.w	r2, r3, #8
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007642:	2b00      	cmp	r3, #0
 8007644:	f000 811f 	beq.w	8007886 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764a:	f003 0320 	and.w	r3, r3, #32
 800764e:	2b00      	cmp	r3, #0
 8007650:	d007      	beq.n	8007662 <HAL_UART_IRQHandler+0x11e>
 8007652:	6a3b      	ldr	r3, [r7, #32]
 8007654:	f003 0320 	and.w	r3, r3, #32
 8007658:	2b00      	cmp	r3, #0
 800765a:	d002      	beq.n	8007662 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f000 fb5a 	bl	8007d16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	695b      	ldr	r3, [r3, #20]
 8007668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800766c:	2b40      	cmp	r3, #64	; 0x40
 800766e:	bf0c      	ite	eq
 8007670:	2301      	moveq	r3, #1
 8007672:	2300      	movne	r3, #0
 8007674:	b2db      	uxtb	r3, r3
 8007676:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767c:	f003 0308 	and.w	r3, r3, #8
 8007680:	2b00      	cmp	r3, #0
 8007682:	d102      	bne.n	800768a <HAL_UART_IRQHandler+0x146>
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d031      	beq.n	80076ee <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 fa9a 	bl	8007bc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800769a:	2b40      	cmp	r3, #64	; 0x40
 800769c:	d123      	bne.n	80076e6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	695a      	ldr	r2, [r3, #20]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076ac:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d013      	beq.n	80076de <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ba:	4a77      	ldr	r2, [pc, #476]	; (8007898 <HAL_UART_IRQHandler+0x354>)
 80076bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7fd f90c 	bl	80048e0 <HAL_DMA_Abort_IT>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d016      	beq.n	80076fc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80076d8:	4610      	mov	r0, r2
 80076da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076dc:	e00e      	b.n	80076fc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f7f9 fed8 	bl	8001494 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076e4:	e00a      	b.n	80076fc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7f9 fed4 	bl	8001494 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	e006      	b.n	80076fc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f7f9 fed0 	bl	8001494 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80076fa:	e0c4      	b.n	8007886 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fc:	bf00      	nop
    return;
 80076fe:	e0c2      	b.n	8007886 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007704:	2b01      	cmp	r3, #1
 8007706:	f040 80a2 	bne.w	800784e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800770a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770c:	f003 0310 	and.w	r3, r3, #16
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 809c 	beq.w	800784e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	f003 0310 	and.w	r3, r3, #16
 800771c:	2b00      	cmp	r3, #0
 800771e:	f000 8096 	beq.w	800784e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	60fb      	str	r3, [r7, #12]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	60fb      	str	r3, [r7, #12]
 8007736:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007742:	2b40      	cmp	r3, #64	; 0x40
 8007744:	d14f      	bne.n	80077e6 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007750:	8a3b      	ldrh	r3, [r7, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 8099 	beq.w	800788a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800775c:	8a3a      	ldrh	r2, [r7, #16]
 800775e:	429a      	cmp	r2, r3
 8007760:	f080 8093 	bcs.w	800788a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	8a3a      	ldrh	r2, [r7, #16]
 8007768:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800776e:	69db      	ldr	r3, [r3, #28]
 8007770:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007774:	d02b      	beq.n	80077ce <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68da      	ldr	r2, [r3, #12]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007784:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	695a      	ldr	r2, [r3, #20]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f022 0201 	bic.w	r2, r2, #1
 8007794:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	695a      	ldr	r2, [r3, #20]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077a4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2220      	movs	r2, #32
 80077aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68da      	ldr	r2, [r3, #12]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f022 0210 	bic.w	r2, r2, #16
 80077c2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fd f819 	bl	8004800 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	b29b      	uxth	r3, r3
 80077dc:	4619      	mov	r1, r3
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 f870 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80077e4:	e051      	b.n	800788a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d047      	beq.n	800788e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80077fe:	8a7b      	ldrh	r3, [r7, #18]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d044      	beq.n	800788e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68da      	ldr	r2, [r3, #12]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007812:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	695a      	ldr	r2, [r3, #20]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f022 0201 	bic.w	r2, r2, #1
 8007822:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2220      	movs	r2, #32
 8007828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68da      	ldr	r2, [r3, #12]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 0210 	bic.w	r2, r2, #16
 8007840:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007842:	8a7b      	ldrh	r3, [r7, #18]
 8007844:	4619      	mov	r1, r3
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 f83c 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800784c:	e01f      	b.n	800788e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800784e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007854:	2b00      	cmp	r3, #0
 8007856:	d008      	beq.n	800786a <HAL_UART_IRQHandler+0x326>
 8007858:	6a3b      	ldr	r3, [r7, #32]
 800785a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800785e:	2b00      	cmp	r3, #0
 8007860:	d003      	beq.n	800786a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f000 f9ef 	bl	8007c46 <UART_Transmit_IT>
    return;
 8007868:	e012      	b.n	8007890 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800786a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800786c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00d      	beq.n	8007890 <HAL_UART_IRQHandler+0x34c>
 8007874:	6a3b      	ldr	r3, [r7, #32]
 8007876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	d008      	beq.n	8007890 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 fa31 	bl	8007ce6 <UART_EndTransmit_IT>
    return;
 8007884:	e004      	b.n	8007890 <HAL_UART_IRQHandler+0x34c>
    return;
 8007886:	bf00      	nop
 8007888:	e002      	b.n	8007890 <HAL_UART_IRQHandler+0x34c>
      return;
 800788a:	bf00      	nop
 800788c:	e000      	b.n	8007890 <HAL_UART_IRQHandler+0x34c>
      return;
 800788e:	bf00      	nop
  }
}
 8007890:	3728      	adds	r7, #40	; 0x28
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	08007c1f 	.word	0x08007c1f

0800789c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80078b8:	bf00      	nop
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr

080078c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	460b      	mov	r3, r1
 80078ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d12a      	bne.n	800794e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68da      	ldr	r2, [r3, #12]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800790c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	695a      	ldr	r2, [r3, #20]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f022 0201 	bic.w	r2, r2, #1
 800791c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	695a      	ldr	r2, [r3, #20]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800792c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2220      	movs	r2, #32
 8007932:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800793a:	2b01      	cmp	r3, #1
 800793c:	d107      	bne.n	800794e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68da      	ldr	r2, [r3, #12]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f022 0210 	bic.w	r2, r2, #16
 800794c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007952:	2b01      	cmp	r3, #1
 8007954:	d106      	bne.n	8007964 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800795a:	4619      	mov	r1, r3
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f7ff ffb1 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007962:	e002      	b.n	800796a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f7f9 fd7b 	bl	8001460 <HAL_UART_RxCpltCallback>
}
 800796a:	bf00      	nop
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b084      	sub	sp, #16
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007984:	2b01      	cmp	r3, #1
 8007986:	d108      	bne.n	800799a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800798c:	085b      	lsrs	r3, r3, #1
 800798e:	b29b      	uxth	r3, r3
 8007990:	4619      	mov	r1, r3
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f7ff ff96 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007998:	e002      	b.n	80079a0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f7ff ff88 	bl	80078b0 <HAL_UART_RxHalfCpltCallback>
}
 80079a0:	bf00      	nop
 80079a2:	3710      	adds	r7, #16
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80079b0:	2300      	movs	r3, #0
 80079b2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079c4:	2b80      	cmp	r3, #128	; 0x80
 80079c6:	bf0c      	ite	eq
 80079c8:	2301      	moveq	r3, #1
 80079ca:	2300      	movne	r3, #0
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b21      	cmp	r3, #33	; 0x21
 80079da:	d108      	bne.n	80079ee <UART_DMAError+0x46>
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d005      	beq.n	80079ee <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	2200      	movs	r2, #0
 80079e6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80079e8:	68b8      	ldr	r0, [r7, #8]
 80079ea:	f000 f8d5 	bl	8007b98 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079f8:	2b40      	cmp	r3, #64	; 0x40
 80079fa:	bf0c      	ite	eq
 80079fc:	2301      	moveq	r3, #1
 80079fe:	2300      	movne	r3, #0
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	2b22      	cmp	r3, #34	; 0x22
 8007a0e:	d108      	bne.n	8007a22 <UART_DMAError+0x7a>
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d005      	beq.n	8007a22 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007a1c:	68b8      	ldr	r0, [r7, #8]
 8007a1e:	f000 f8d1 	bl	8007bc4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a26:	f043 0210 	orr.w	r2, r3, #16
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a2e:	68b8      	ldr	r0, [r7, #8]
 8007a30:	f7f9 fd30 	bl	8001494 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a34:	bf00      	nop
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	603b      	str	r3, [r7, #0]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a4c:	e02c      	b.n	8007aa8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a54:	d028      	beq.n	8007aa8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d007      	beq.n	8007a6c <UART_WaitOnFlagUntilTimeout+0x30>
 8007a5c:	f7fc fa56 	bl	8003f0c <HAL_GetTick>
 8007a60:	4602      	mov	r2, r0
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	69ba      	ldr	r2, [r7, #24]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d21d      	bcs.n	8007aa8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007a7a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	695a      	ldr	r2, [r3, #20]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f022 0201 	bic.w	r2, r2, #1
 8007a8a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2220      	movs	r2, #32
 8007a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2220      	movs	r2, #32
 8007a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e00f      	b.n	8007ac8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	68ba      	ldr	r2, [r7, #8]
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	bf0c      	ite	eq
 8007ab8:	2301      	moveq	r3, #1
 8007aba:	2300      	movne	r3, #0
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	461a      	mov	r2, r3
 8007ac0:	79fb      	ldrb	r3, [r7, #7]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d0c3      	beq.n	8007a4e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3710      	adds	r7, #16
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b086      	sub	sp, #24
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	4613      	mov	r3, r2
 8007adc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	88fa      	ldrh	r2, [r7, #6]
 8007ae8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2222      	movs	r2, #34	; 0x22
 8007af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afc:	4a23      	ldr	r2, [pc, #140]	; (8007b8c <UART_Start_Receive_DMA+0xbc>)
 8007afe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b04:	4a22      	ldr	r2, [pc, #136]	; (8007b90 <UART_Start_Receive_DMA+0xc0>)
 8007b06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0c:	4a21      	ldr	r2, [pc, #132]	; (8007b94 <UART_Start_Receive_DMA+0xc4>)
 8007b0e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b14:	2200      	movs	r2, #0
 8007b16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007b18:	f107 0308 	add.w	r3, r7, #8
 8007b1c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	3304      	adds	r3, #4
 8007b28:	4619      	mov	r1, r3
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	88fb      	ldrh	r3, [r7, #6]
 8007b30:	f7fc fe0e 	bl	8004750 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007b34:	2300      	movs	r3, #0
 8007b36:	613b      	str	r3, [r7, #16]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	613b      	str	r3, [r7, #16]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	613b      	str	r3, [r7, #16]
 8007b48:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68da      	ldr	r2, [r3, #12]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b60:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	695a      	ldr	r2, [r3, #20]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f042 0201 	orr.w	r2, r2, #1
 8007b70:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	695a      	ldr	r2, [r3, #20]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b80:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007b82:	2300      	movs	r3, #0
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3718      	adds	r7, #24
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	080078dd 	.word	0x080078dd
 8007b90:	08007973 	.word	0x08007973
 8007b94:	080079a9 	.word	0x080079a9

08007b98 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68da      	ldr	r2, [r3, #12]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007bae:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007bb8:	bf00      	nop
 8007bba:	370c      	adds	r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68da      	ldr	r2, [r3, #12]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007bda:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	695a      	ldr	r2, [r3, #20]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f022 0201 	bic.w	r2, r2, #1
 8007bea:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d107      	bne.n	8007c04 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68da      	ldr	r2, [r3, #12]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f022 0210 	bic.w	r2, r2, #16
 8007c02:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2220      	movs	r2, #32
 8007c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007c12:	bf00      	nop
 8007c14:	370c      	adds	r7, #12
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr

08007c1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b084      	sub	sp, #16
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2200      	movs	r2, #0
 8007c36:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c38:	68f8      	ldr	r0, [r7, #12]
 8007c3a:	f7f9 fc2b 	bl	8001494 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c3e:	bf00      	nop
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007c46:	b480      	push	{r7}
 8007c48:	b085      	sub	sp, #20
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	2b21      	cmp	r3, #33	; 0x21
 8007c58:	d13e      	bne.n	8007cd8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c62:	d114      	bne.n	8007c8e <UART_Transmit_IT+0x48>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d110      	bne.n	8007c8e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a1b      	ldr	r3, [r3, #32]
 8007c70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	881b      	ldrh	r3, [r3, #0]
 8007c76:	461a      	mov	r2, r3
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	1c9a      	adds	r2, r3, #2
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	621a      	str	r2, [r3, #32]
 8007c8c:	e008      	b.n	8007ca0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a1b      	ldr	r3, [r3, #32]
 8007c92:	1c59      	adds	r1, r3, #1
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	6211      	str	r1, [r2, #32]
 8007c98:	781a      	ldrb	r2, [r3, #0]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	4619      	mov	r1, r3
 8007cae:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10f      	bne.n	8007cd4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68da      	ldr	r2, [r3, #12]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007cc2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	68da      	ldr	r2, [r3, #12]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cd2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e000      	b.n	8007cda <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007cd8:	2302      	movs	r3, #2
  }
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b082      	sub	sp, #8
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	68da      	ldr	r2, [r3, #12]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2220      	movs	r2, #32
 8007d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f7ff fdc8 	bl	800789c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3708      	adds	r7, #8
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b084      	sub	sp, #16
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b22      	cmp	r3, #34	; 0x22
 8007d28:	f040 8087 	bne.w	8007e3a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d34:	d117      	bne.n	8007d66 <UART_Receive_IT+0x50>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d113      	bne.n	8007d66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d46:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d54:	b29a      	uxth	r2, r3
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d5e:	1c9a      	adds	r2, r3, #2
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	629a      	str	r2, [r3, #40]	; 0x28
 8007d64:	e026      	b.n	8007db4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d78:	d007      	beq.n	8007d8a <UART_Receive_IT+0x74>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d10a      	bne.n	8007d98 <UART_Receive_IT+0x82>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	691b      	ldr	r3, [r3, #16]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d106      	bne.n	8007d98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	b2da      	uxtb	r2, r3
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	701a      	strb	r2, [r3, #0]
 8007d96:	e008      	b.n	8007daa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007da4:	b2da      	uxtb	r2, r3
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dae:	1c5a      	adds	r2, r3, #1
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d136      	bne.n	8007e36 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68da      	ldr	r2, [r3, #12]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f022 0220 	bic.w	r2, r2, #32
 8007dd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68da      	ldr	r2, [r3, #12]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007de6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	695a      	ldr	r2, [r3, #20]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f022 0201 	bic.w	r2, r2, #1
 8007df6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2220      	movs	r2, #32
 8007dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d10e      	bne.n	8007e26 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68da      	ldr	r2, [r3, #12]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f022 0210 	bic.w	r2, r2, #16
 8007e16:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f7ff fd50 	bl	80078c4 <HAL_UARTEx_RxEventCallback>
 8007e24:	e002      	b.n	8007e2c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f7f9 fb1a 	bl	8001460 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	e002      	b.n	8007e3c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	e000      	b.n	8007e3c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007e3a:	2302      	movs	r3, #2
  }
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3710      	adds	r7, #16
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e48:	b09f      	sub	sp, #124	; 0x7c
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e5a:	68d9      	ldr	r1, [r3, #12]
 8007e5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	ea40 0301 	orr.w	r3, r0, r1
 8007e64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e68:	689a      	ldr	r2, [r3, #8]
 8007e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e72:	695b      	ldr	r3, [r3, #20]
 8007e74:	431a      	orrs	r2, r3
 8007e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e78:	69db      	ldr	r3, [r3, #28]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007e88:	f021 010c 	bic.w	r1, r1, #12
 8007e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e92:	430b      	orrs	r3, r1
 8007e94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	695b      	ldr	r3, [r3, #20]
 8007e9c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ea2:	6999      	ldr	r1, [r3, #24]
 8007ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	ea40 0301 	orr.w	r3, r0, r1
 8007eac:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	4bc5      	ldr	r3, [pc, #788]	; (80081c8 <UART_SetConfig+0x384>)
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d004      	beq.n	8007ec2 <UART_SetConfig+0x7e>
 8007eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	4bc3      	ldr	r3, [pc, #780]	; (80081cc <UART_SetConfig+0x388>)
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d103      	bne.n	8007eca <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ec2:	f7fd fdd5 	bl	8005a70 <HAL_RCC_GetPCLK2Freq>
 8007ec6:	6778      	str	r0, [r7, #116]	; 0x74
 8007ec8:	e002      	b.n	8007ed0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007eca:	f7fd fdbd 	bl	8005a48 <HAL_RCC_GetPCLK1Freq>
 8007ece:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ed2:	69db      	ldr	r3, [r3, #28]
 8007ed4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ed8:	f040 80b6 	bne.w	8008048 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ede:	461c      	mov	r4, r3
 8007ee0:	f04f 0500 	mov.w	r5, #0
 8007ee4:	4622      	mov	r2, r4
 8007ee6:	462b      	mov	r3, r5
 8007ee8:	1891      	adds	r1, r2, r2
 8007eea:	6439      	str	r1, [r7, #64]	; 0x40
 8007eec:	415b      	adcs	r3, r3
 8007eee:	647b      	str	r3, [r7, #68]	; 0x44
 8007ef0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007ef4:	1912      	adds	r2, r2, r4
 8007ef6:	eb45 0303 	adc.w	r3, r5, r3
 8007efa:	f04f 0000 	mov.w	r0, #0
 8007efe:	f04f 0100 	mov.w	r1, #0
 8007f02:	00d9      	lsls	r1, r3, #3
 8007f04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f08:	00d0      	lsls	r0, r2, #3
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	1911      	adds	r1, r2, r4
 8007f10:	6639      	str	r1, [r7, #96]	; 0x60
 8007f12:	416b      	adcs	r3, r5
 8007f14:	667b      	str	r3, [r7, #100]	; 0x64
 8007f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	f04f 0300 	mov.w	r3, #0
 8007f20:	1891      	adds	r1, r2, r2
 8007f22:	63b9      	str	r1, [r7, #56]	; 0x38
 8007f24:	415b      	adcs	r3, r3
 8007f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007f2c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007f30:	f7f8 fe82 	bl	8000c38 <__aeabi_uldivmod>
 8007f34:	4602      	mov	r2, r0
 8007f36:	460b      	mov	r3, r1
 8007f38:	4ba5      	ldr	r3, [pc, #660]	; (80081d0 <UART_SetConfig+0x38c>)
 8007f3a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f3e:	095b      	lsrs	r3, r3, #5
 8007f40:	011e      	lsls	r6, r3, #4
 8007f42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f44:	461c      	mov	r4, r3
 8007f46:	f04f 0500 	mov.w	r5, #0
 8007f4a:	4622      	mov	r2, r4
 8007f4c:	462b      	mov	r3, r5
 8007f4e:	1891      	adds	r1, r2, r2
 8007f50:	6339      	str	r1, [r7, #48]	; 0x30
 8007f52:	415b      	adcs	r3, r3
 8007f54:	637b      	str	r3, [r7, #52]	; 0x34
 8007f56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007f5a:	1912      	adds	r2, r2, r4
 8007f5c:	eb45 0303 	adc.w	r3, r5, r3
 8007f60:	f04f 0000 	mov.w	r0, #0
 8007f64:	f04f 0100 	mov.w	r1, #0
 8007f68:	00d9      	lsls	r1, r3, #3
 8007f6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f6e:	00d0      	lsls	r0, r2, #3
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	1911      	adds	r1, r2, r4
 8007f76:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f78:	416b      	adcs	r3, r5
 8007f7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	461a      	mov	r2, r3
 8007f82:	f04f 0300 	mov.w	r3, #0
 8007f86:	1891      	adds	r1, r2, r2
 8007f88:	62b9      	str	r1, [r7, #40]	; 0x28
 8007f8a:	415b      	adcs	r3, r3
 8007f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007f92:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007f96:	f7f8 fe4f 	bl	8000c38 <__aeabi_uldivmod>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	4b8c      	ldr	r3, [pc, #560]	; (80081d0 <UART_SetConfig+0x38c>)
 8007fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8007fa4:	095b      	lsrs	r3, r3, #5
 8007fa6:	2164      	movs	r1, #100	; 0x64
 8007fa8:	fb01 f303 	mul.w	r3, r1, r3
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	00db      	lsls	r3, r3, #3
 8007fb0:	3332      	adds	r3, #50	; 0x32
 8007fb2:	4a87      	ldr	r2, [pc, #540]	; (80081d0 <UART_SetConfig+0x38c>)
 8007fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb8:	095b      	lsrs	r3, r3, #5
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007fc0:	441e      	add	r6, r3
 8007fc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f04f 0100 	mov.w	r1, #0
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	1894      	adds	r4, r2, r2
 8007fd0:	623c      	str	r4, [r7, #32]
 8007fd2:	415b      	adcs	r3, r3
 8007fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8007fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007fda:	1812      	adds	r2, r2, r0
 8007fdc:	eb41 0303 	adc.w	r3, r1, r3
 8007fe0:	f04f 0400 	mov.w	r4, #0
 8007fe4:	f04f 0500 	mov.w	r5, #0
 8007fe8:	00dd      	lsls	r5, r3, #3
 8007fea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007fee:	00d4      	lsls	r4, r2, #3
 8007ff0:	4622      	mov	r2, r4
 8007ff2:	462b      	mov	r3, r5
 8007ff4:	1814      	adds	r4, r2, r0
 8007ff6:	653c      	str	r4, [r7, #80]	; 0x50
 8007ff8:	414b      	adcs	r3, r1
 8007ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8007ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	461a      	mov	r2, r3
 8008002:	f04f 0300 	mov.w	r3, #0
 8008006:	1891      	adds	r1, r2, r2
 8008008:	61b9      	str	r1, [r7, #24]
 800800a:	415b      	adcs	r3, r3
 800800c:	61fb      	str	r3, [r7, #28]
 800800e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008012:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008016:	f7f8 fe0f 	bl	8000c38 <__aeabi_uldivmod>
 800801a:	4602      	mov	r2, r0
 800801c:	460b      	mov	r3, r1
 800801e:	4b6c      	ldr	r3, [pc, #432]	; (80081d0 <UART_SetConfig+0x38c>)
 8008020:	fba3 1302 	umull	r1, r3, r3, r2
 8008024:	095b      	lsrs	r3, r3, #5
 8008026:	2164      	movs	r1, #100	; 0x64
 8008028:	fb01 f303 	mul.w	r3, r1, r3
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	00db      	lsls	r3, r3, #3
 8008030:	3332      	adds	r3, #50	; 0x32
 8008032:	4a67      	ldr	r2, [pc, #412]	; (80081d0 <UART_SetConfig+0x38c>)
 8008034:	fba2 2303 	umull	r2, r3, r2, r3
 8008038:	095b      	lsrs	r3, r3, #5
 800803a:	f003 0207 	and.w	r2, r3, #7
 800803e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4432      	add	r2, r6
 8008044:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008046:	e0b9      	b.n	80081bc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800804a:	461c      	mov	r4, r3
 800804c:	f04f 0500 	mov.w	r5, #0
 8008050:	4622      	mov	r2, r4
 8008052:	462b      	mov	r3, r5
 8008054:	1891      	adds	r1, r2, r2
 8008056:	6139      	str	r1, [r7, #16]
 8008058:	415b      	adcs	r3, r3
 800805a:	617b      	str	r3, [r7, #20]
 800805c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008060:	1912      	adds	r2, r2, r4
 8008062:	eb45 0303 	adc.w	r3, r5, r3
 8008066:	f04f 0000 	mov.w	r0, #0
 800806a:	f04f 0100 	mov.w	r1, #0
 800806e:	00d9      	lsls	r1, r3, #3
 8008070:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008074:	00d0      	lsls	r0, r2, #3
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	eb12 0804 	adds.w	r8, r2, r4
 800807e:	eb43 0905 	adc.w	r9, r3, r5
 8008082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	4618      	mov	r0, r3
 8008088:	f04f 0100 	mov.w	r1, #0
 800808c:	f04f 0200 	mov.w	r2, #0
 8008090:	f04f 0300 	mov.w	r3, #0
 8008094:	008b      	lsls	r3, r1, #2
 8008096:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800809a:	0082      	lsls	r2, r0, #2
 800809c:	4640      	mov	r0, r8
 800809e:	4649      	mov	r1, r9
 80080a0:	f7f8 fdca 	bl	8000c38 <__aeabi_uldivmod>
 80080a4:	4602      	mov	r2, r0
 80080a6:	460b      	mov	r3, r1
 80080a8:	4b49      	ldr	r3, [pc, #292]	; (80081d0 <UART_SetConfig+0x38c>)
 80080aa:	fba3 2302 	umull	r2, r3, r3, r2
 80080ae:	095b      	lsrs	r3, r3, #5
 80080b0:	011e      	lsls	r6, r3, #4
 80080b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080b4:	4618      	mov	r0, r3
 80080b6:	f04f 0100 	mov.w	r1, #0
 80080ba:	4602      	mov	r2, r0
 80080bc:	460b      	mov	r3, r1
 80080be:	1894      	adds	r4, r2, r2
 80080c0:	60bc      	str	r4, [r7, #8]
 80080c2:	415b      	adcs	r3, r3
 80080c4:	60fb      	str	r3, [r7, #12]
 80080c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080ca:	1812      	adds	r2, r2, r0
 80080cc:	eb41 0303 	adc.w	r3, r1, r3
 80080d0:	f04f 0400 	mov.w	r4, #0
 80080d4:	f04f 0500 	mov.w	r5, #0
 80080d8:	00dd      	lsls	r5, r3, #3
 80080da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080de:	00d4      	lsls	r4, r2, #3
 80080e0:	4622      	mov	r2, r4
 80080e2:	462b      	mov	r3, r5
 80080e4:	1814      	adds	r4, r2, r0
 80080e6:	64bc      	str	r4, [r7, #72]	; 0x48
 80080e8:	414b      	adcs	r3, r1
 80080ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f04f 0100 	mov.w	r1, #0
 80080f6:	f04f 0200 	mov.w	r2, #0
 80080fa:	f04f 0300 	mov.w	r3, #0
 80080fe:	008b      	lsls	r3, r1, #2
 8008100:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008104:	0082      	lsls	r2, r0, #2
 8008106:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800810a:	f7f8 fd95 	bl	8000c38 <__aeabi_uldivmod>
 800810e:	4602      	mov	r2, r0
 8008110:	460b      	mov	r3, r1
 8008112:	4b2f      	ldr	r3, [pc, #188]	; (80081d0 <UART_SetConfig+0x38c>)
 8008114:	fba3 1302 	umull	r1, r3, r3, r2
 8008118:	095b      	lsrs	r3, r3, #5
 800811a:	2164      	movs	r1, #100	; 0x64
 800811c:	fb01 f303 	mul.w	r3, r1, r3
 8008120:	1ad3      	subs	r3, r2, r3
 8008122:	011b      	lsls	r3, r3, #4
 8008124:	3332      	adds	r3, #50	; 0x32
 8008126:	4a2a      	ldr	r2, [pc, #168]	; (80081d0 <UART_SetConfig+0x38c>)
 8008128:	fba2 2303 	umull	r2, r3, r2, r3
 800812c:	095b      	lsrs	r3, r3, #5
 800812e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008132:	441e      	add	r6, r3
 8008134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008136:	4618      	mov	r0, r3
 8008138:	f04f 0100 	mov.w	r1, #0
 800813c:	4602      	mov	r2, r0
 800813e:	460b      	mov	r3, r1
 8008140:	1894      	adds	r4, r2, r2
 8008142:	603c      	str	r4, [r7, #0]
 8008144:	415b      	adcs	r3, r3
 8008146:	607b      	str	r3, [r7, #4]
 8008148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800814c:	1812      	adds	r2, r2, r0
 800814e:	eb41 0303 	adc.w	r3, r1, r3
 8008152:	f04f 0400 	mov.w	r4, #0
 8008156:	f04f 0500 	mov.w	r5, #0
 800815a:	00dd      	lsls	r5, r3, #3
 800815c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008160:	00d4      	lsls	r4, r2, #3
 8008162:	4622      	mov	r2, r4
 8008164:	462b      	mov	r3, r5
 8008166:	eb12 0a00 	adds.w	sl, r2, r0
 800816a:	eb43 0b01 	adc.w	fp, r3, r1
 800816e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	4618      	mov	r0, r3
 8008174:	f04f 0100 	mov.w	r1, #0
 8008178:	f04f 0200 	mov.w	r2, #0
 800817c:	f04f 0300 	mov.w	r3, #0
 8008180:	008b      	lsls	r3, r1, #2
 8008182:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008186:	0082      	lsls	r2, r0, #2
 8008188:	4650      	mov	r0, sl
 800818a:	4659      	mov	r1, fp
 800818c:	f7f8 fd54 	bl	8000c38 <__aeabi_uldivmod>
 8008190:	4602      	mov	r2, r0
 8008192:	460b      	mov	r3, r1
 8008194:	4b0e      	ldr	r3, [pc, #56]	; (80081d0 <UART_SetConfig+0x38c>)
 8008196:	fba3 1302 	umull	r1, r3, r3, r2
 800819a:	095b      	lsrs	r3, r3, #5
 800819c:	2164      	movs	r1, #100	; 0x64
 800819e:	fb01 f303 	mul.w	r3, r1, r3
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	011b      	lsls	r3, r3, #4
 80081a6:	3332      	adds	r3, #50	; 0x32
 80081a8:	4a09      	ldr	r2, [pc, #36]	; (80081d0 <UART_SetConfig+0x38c>)
 80081aa:	fba2 2303 	umull	r2, r3, r2, r3
 80081ae:	095b      	lsrs	r3, r3, #5
 80081b0:	f003 020f 	and.w	r2, r3, #15
 80081b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4432      	add	r2, r6
 80081ba:	609a      	str	r2, [r3, #8]
}
 80081bc:	bf00      	nop
 80081be:	377c      	adds	r7, #124	; 0x7c
 80081c0:	46bd      	mov	sp, r7
 80081c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081c6:	bf00      	nop
 80081c8:	40011000 	.word	0x40011000
 80081cc:	40011400 	.word	0x40011400
 80081d0:	51eb851f 	.word	0x51eb851f

080081d4 <__errno>:
 80081d4:	4b01      	ldr	r3, [pc, #4]	; (80081dc <__errno+0x8>)
 80081d6:	6818      	ldr	r0, [r3, #0]
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	200001f8 	.word	0x200001f8

080081e0 <__libc_init_array>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	4d0d      	ldr	r5, [pc, #52]	; (8008218 <__libc_init_array+0x38>)
 80081e4:	4c0d      	ldr	r4, [pc, #52]	; (800821c <__libc_init_array+0x3c>)
 80081e6:	1b64      	subs	r4, r4, r5
 80081e8:	10a4      	asrs	r4, r4, #2
 80081ea:	2600      	movs	r6, #0
 80081ec:	42a6      	cmp	r6, r4
 80081ee:	d109      	bne.n	8008204 <__libc_init_array+0x24>
 80081f0:	4d0b      	ldr	r5, [pc, #44]	; (8008220 <__libc_init_array+0x40>)
 80081f2:	4c0c      	ldr	r4, [pc, #48]	; (8008224 <__libc_init_array+0x44>)
 80081f4:	f003 ffa6 	bl	800c144 <_init>
 80081f8:	1b64      	subs	r4, r4, r5
 80081fa:	10a4      	asrs	r4, r4, #2
 80081fc:	2600      	movs	r6, #0
 80081fe:	42a6      	cmp	r6, r4
 8008200:	d105      	bne.n	800820e <__libc_init_array+0x2e>
 8008202:	bd70      	pop	{r4, r5, r6, pc}
 8008204:	f855 3b04 	ldr.w	r3, [r5], #4
 8008208:	4798      	blx	r3
 800820a:	3601      	adds	r6, #1
 800820c:	e7ee      	b.n	80081ec <__libc_init_array+0xc>
 800820e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008212:	4798      	blx	r3
 8008214:	3601      	adds	r6, #1
 8008216:	e7f2      	b.n	80081fe <__libc_init_array+0x1e>
 8008218:	0800d090 	.word	0x0800d090
 800821c:	0800d090 	.word	0x0800d090
 8008220:	0800d090 	.word	0x0800d090
 8008224:	0800d094 	.word	0x0800d094

08008228 <memset>:
 8008228:	4402      	add	r2, r0
 800822a:	4603      	mov	r3, r0
 800822c:	4293      	cmp	r3, r2
 800822e:	d100      	bne.n	8008232 <memset+0xa>
 8008230:	4770      	bx	lr
 8008232:	f803 1b01 	strb.w	r1, [r3], #1
 8008236:	e7f9      	b.n	800822c <memset+0x4>

08008238 <_scanf_float>:
 8008238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800823c:	b087      	sub	sp, #28
 800823e:	4617      	mov	r7, r2
 8008240:	9303      	str	r3, [sp, #12]
 8008242:	688b      	ldr	r3, [r1, #8]
 8008244:	1e5a      	subs	r2, r3, #1
 8008246:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800824a:	bf83      	ittte	hi
 800824c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008250:	195b      	addhi	r3, r3, r5
 8008252:	9302      	strhi	r3, [sp, #8]
 8008254:	2300      	movls	r3, #0
 8008256:	bf86      	itte	hi
 8008258:	f240 135d 	movwhi	r3, #349	; 0x15d
 800825c:	608b      	strhi	r3, [r1, #8]
 800825e:	9302      	strls	r3, [sp, #8]
 8008260:	680b      	ldr	r3, [r1, #0]
 8008262:	468b      	mov	fp, r1
 8008264:	2500      	movs	r5, #0
 8008266:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800826a:	f84b 3b1c 	str.w	r3, [fp], #28
 800826e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008272:	4680      	mov	r8, r0
 8008274:	460c      	mov	r4, r1
 8008276:	465e      	mov	r6, fp
 8008278:	46aa      	mov	sl, r5
 800827a:	46a9      	mov	r9, r5
 800827c:	9501      	str	r5, [sp, #4]
 800827e:	68a2      	ldr	r2, [r4, #8]
 8008280:	b152      	cbz	r2, 8008298 <_scanf_float+0x60>
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	2b4e      	cmp	r3, #78	; 0x4e
 8008288:	d864      	bhi.n	8008354 <_scanf_float+0x11c>
 800828a:	2b40      	cmp	r3, #64	; 0x40
 800828c:	d83c      	bhi.n	8008308 <_scanf_float+0xd0>
 800828e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008292:	b2c8      	uxtb	r0, r1
 8008294:	280e      	cmp	r0, #14
 8008296:	d93a      	bls.n	800830e <_scanf_float+0xd6>
 8008298:	f1b9 0f00 	cmp.w	r9, #0
 800829c:	d003      	beq.n	80082a6 <_scanf_float+0x6e>
 800829e:	6823      	ldr	r3, [r4, #0]
 80082a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082aa:	f1ba 0f01 	cmp.w	sl, #1
 80082ae:	f200 8113 	bhi.w	80084d8 <_scanf_float+0x2a0>
 80082b2:	455e      	cmp	r6, fp
 80082b4:	f200 8105 	bhi.w	80084c2 <_scanf_float+0x28a>
 80082b8:	2501      	movs	r5, #1
 80082ba:	4628      	mov	r0, r5
 80082bc:	b007      	add	sp, #28
 80082be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80082c6:	2a0d      	cmp	r2, #13
 80082c8:	d8e6      	bhi.n	8008298 <_scanf_float+0x60>
 80082ca:	a101      	add	r1, pc, #4	; (adr r1, 80082d0 <_scanf_float+0x98>)
 80082cc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80082d0:	0800840f 	.word	0x0800840f
 80082d4:	08008299 	.word	0x08008299
 80082d8:	08008299 	.word	0x08008299
 80082dc:	08008299 	.word	0x08008299
 80082e0:	0800846f 	.word	0x0800846f
 80082e4:	08008447 	.word	0x08008447
 80082e8:	08008299 	.word	0x08008299
 80082ec:	08008299 	.word	0x08008299
 80082f0:	0800841d 	.word	0x0800841d
 80082f4:	08008299 	.word	0x08008299
 80082f8:	08008299 	.word	0x08008299
 80082fc:	08008299 	.word	0x08008299
 8008300:	08008299 	.word	0x08008299
 8008304:	080083d5 	.word	0x080083d5
 8008308:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800830c:	e7db      	b.n	80082c6 <_scanf_float+0x8e>
 800830e:	290e      	cmp	r1, #14
 8008310:	d8c2      	bhi.n	8008298 <_scanf_float+0x60>
 8008312:	a001      	add	r0, pc, #4	; (adr r0, 8008318 <_scanf_float+0xe0>)
 8008314:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008318:	080083c7 	.word	0x080083c7
 800831c:	08008299 	.word	0x08008299
 8008320:	080083c7 	.word	0x080083c7
 8008324:	0800845b 	.word	0x0800845b
 8008328:	08008299 	.word	0x08008299
 800832c:	08008375 	.word	0x08008375
 8008330:	080083b1 	.word	0x080083b1
 8008334:	080083b1 	.word	0x080083b1
 8008338:	080083b1 	.word	0x080083b1
 800833c:	080083b1 	.word	0x080083b1
 8008340:	080083b1 	.word	0x080083b1
 8008344:	080083b1 	.word	0x080083b1
 8008348:	080083b1 	.word	0x080083b1
 800834c:	080083b1 	.word	0x080083b1
 8008350:	080083b1 	.word	0x080083b1
 8008354:	2b6e      	cmp	r3, #110	; 0x6e
 8008356:	d809      	bhi.n	800836c <_scanf_float+0x134>
 8008358:	2b60      	cmp	r3, #96	; 0x60
 800835a:	d8b2      	bhi.n	80082c2 <_scanf_float+0x8a>
 800835c:	2b54      	cmp	r3, #84	; 0x54
 800835e:	d077      	beq.n	8008450 <_scanf_float+0x218>
 8008360:	2b59      	cmp	r3, #89	; 0x59
 8008362:	d199      	bne.n	8008298 <_scanf_float+0x60>
 8008364:	2d07      	cmp	r5, #7
 8008366:	d197      	bne.n	8008298 <_scanf_float+0x60>
 8008368:	2508      	movs	r5, #8
 800836a:	e029      	b.n	80083c0 <_scanf_float+0x188>
 800836c:	2b74      	cmp	r3, #116	; 0x74
 800836e:	d06f      	beq.n	8008450 <_scanf_float+0x218>
 8008370:	2b79      	cmp	r3, #121	; 0x79
 8008372:	e7f6      	b.n	8008362 <_scanf_float+0x12a>
 8008374:	6821      	ldr	r1, [r4, #0]
 8008376:	05c8      	lsls	r0, r1, #23
 8008378:	d51a      	bpl.n	80083b0 <_scanf_float+0x178>
 800837a:	9b02      	ldr	r3, [sp, #8]
 800837c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008380:	6021      	str	r1, [r4, #0]
 8008382:	f109 0901 	add.w	r9, r9, #1
 8008386:	b11b      	cbz	r3, 8008390 <_scanf_float+0x158>
 8008388:	3b01      	subs	r3, #1
 800838a:	3201      	adds	r2, #1
 800838c:	9302      	str	r3, [sp, #8]
 800838e:	60a2      	str	r2, [r4, #8]
 8008390:	68a3      	ldr	r3, [r4, #8]
 8008392:	3b01      	subs	r3, #1
 8008394:	60a3      	str	r3, [r4, #8]
 8008396:	6923      	ldr	r3, [r4, #16]
 8008398:	3301      	adds	r3, #1
 800839a:	6123      	str	r3, [r4, #16]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	3b01      	subs	r3, #1
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	607b      	str	r3, [r7, #4]
 80083a4:	f340 8084 	ble.w	80084b0 <_scanf_float+0x278>
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	3301      	adds	r3, #1
 80083ac:	603b      	str	r3, [r7, #0]
 80083ae:	e766      	b.n	800827e <_scanf_float+0x46>
 80083b0:	eb1a 0f05 	cmn.w	sl, r5
 80083b4:	f47f af70 	bne.w	8008298 <_scanf_float+0x60>
 80083b8:	6822      	ldr	r2, [r4, #0]
 80083ba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80083be:	6022      	str	r2, [r4, #0]
 80083c0:	f806 3b01 	strb.w	r3, [r6], #1
 80083c4:	e7e4      	b.n	8008390 <_scanf_float+0x158>
 80083c6:	6822      	ldr	r2, [r4, #0]
 80083c8:	0610      	lsls	r0, r2, #24
 80083ca:	f57f af65 	bpl.w	8008298 <_scanf_float+0x60>
 80083ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80083d2:	e7f4      	b.n	80083be <_scanf_float+0x186>
 80083d4:	f1ba 0f00 	cmp.w	sl, #0
 80083d8:	d10e      	bne.n	80083f8 <_scanf_float+0x1c0>
 80083da:	f1b9 0f00 	cmp.w	r9, #0
 80083de:	d10e      	bne.n	80083fe <_scanf_float+0x1c6>
 80083e0:	6822      	ldr	r2, [r4, #0]
 80083e2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80083e6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80083ea:	d108      	bne.n	80083fe <_scanf_float+0x1c6>
 80083ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80083f0:	6022      	str	r2, [r4, #0]
 80083f2:	f04f 0a01 	mov.w	sl, #1
 80083f6:	e7e3      	b.n	80083c0 <_scanf_float+0x188>
 80083f8:	f1ba 0f02 	cmp.w	sl, #2
 80083fc:	d055      	beq.n	80084aa <_scanf_float+0x272>
 80083fe:	2d01      	cmp	r5, #1
 8008400:	d002      	beq.n	8008408 <_scanf_float+0x1d0>
 8008402:	2d04      	cmp	r5, #4
 8008404:	f47f af48 	bne.w	8008298 <_scanf_float+0x60>
 8008408:	3501      	adds	r5, #1
 800840a:	b2ed      	uxtb	r5, r5
 800840c:	e7d8      	b.n	80083c0 <_scanf_float+0x188>
 800840e:	f1ba 0f01 	cmp.w	sl, #1
 8008412:	f47f af41 	bne.w	8008298 <_scanf_float+0x60>
 8008416:	f04f 0a02 	mov.w	sl, #2
 800841a:	e7d1      	b.n	80083c0 <_scanf_float+0x188>
 800841c:	b97d      	cbnz	r5, 800843e <_scanf_float+0x206>
 800841e:	f1b9 0f00 	cmp.w	r9, #0
 8008422:	f47f af3c 	bne.w	800829e <_scanf_float+0x66>
 8008426:	6822      	ldr	r2, [r4, #0]
 8008428:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800842c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008430:	f47f af39 	bne.w	80082a6 <_scanf_float+0x6e>
 8008434:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008438:	6022      	str	r2, [r4, #0]
 800843a:	2501      	movs	r5, #1
 800843c:	e7c0      	b.n	80083c0 <_scanf_float+0x188>
 800843e:	2d03      	cmp	r5, #3
 8008440:	d0e2      	beq.n	8008408 <_scanf_float+0x1d0>
 8008442:	2d05      	cmp	r5, #5
 8008444:	e7de      	b.n	8008404 <_scanf_float+0x1cc>
 8008446:	2d02      	cmp	r5, #2
 8008448:	f47f af26 	bne.w	8008298 <_scanf_float+0x60>
 800844c:	2503      	movs	r5, #3
 800844e:	e7b7      	b.n	80083c0 <_scanf_float+0x188>
 8008450:	2d06      	cmp	r5, #6
 8008452:	f47f af21 	bne.w	8008298 <_scanf_float+0x60>
 8008456:	2507      	movs	r5, #7
 8008458:	e7b2      	b.n	80083c0 <_scanf_float+0x188>
 800845a:	6822      	ldr	r2, [r4, #0]
 800845c:	0591      	lsls	r1, r2, #22
 800845e:	f57f af1b 	bpl.w	8008298 <_scanf_float+0x60>
 8008462:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008466:	6022      	str	r2, [r4, #0]
 8008468:	f8cd 9004 	str.w	r9, [sp, #4]
 800846c:	e7a8      	b.n	80083c0 <_scanf_float+0x188>
 800846e:	6822      	ldr	r2, [r4, #0]
 8008470:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008474:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008478:	d006      	beq.n	8008488 <_scanf_float+0x250>
 800847a:	0550      	lsls	r0, r2, #21
 800847c:	f57f af0c 	bpl.w	8008298 <_scanf_float+0x60>
 8008480:	f1b9 0f00 	cmp.w	r9, #0
 8008484:	f43f af0f 	beq.w	80082a6 <_scanf_float+0x6e>
 8008488:	0591      	lsls	r1, r2, #22
 800848a:	bf58      	it	pl
 800848c:	9901      	ldrpl	r1, [sp, #4]
 800848e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008492:	bf58      	it	pl
 8008494:	eba9 0101 	subpl.w	r1, r9, r1
 8008498:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800849c:	bf58      	it	pl
 800849e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80084a2:	6022      	str	r2, [r4, #0]
 80084a4:	f04f 0900 	mov.w	r9, #0
 80084a8:	e78a      	b.n	80083c0 <_scanf_float+0x188>
 80084aa:	f04f 0a03 	mov.w	sl, #3
 80084ae:	e787      	b.n	80083c0 <_scanf_float+0x188>
 80084b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80084b4:	4639      	mov	r1, r7
 80084b6:	4640      	mov	r0, r8
 80084b8:	4798      	blx	r3
 80084ba:	2800      	cmp	r0, #0
 80084bc:	f43f aedf 	beq.w	800827e <_scanf_float+0x46>
 80084c0:	e6ea      	b.n	8008298 <_scanf_float+0x60>
 80084c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084ca:	463a      	mov	r2, r7
 80084cc:	4640      	mov	r0, r8
 80084ce:	4798      	blx	r3
 80084d0:	6923      	ldr	r3, [r4, #16]
 80084d2:	3b01      	subs	r3, #1
 80084d4:	6123      	str	r3, [r4, #16]
 80084d6:	e6ec      	b.n	80082b2 <_scanf_float+0x7a>
 80084d8:	1e6b      	subs	r3, r5, #1
 80084da:	2b06      	cmp	r3, #6
 80084dc:	d825      	bhi.n	800852a <_scanf_float+0x2f2>
 80084de:	2d02      	cmp	r5, #2
 80084e0:	d836      	bhi.n	8008550 <_scanf_float+0x318>
 80084e2:	455e      	cmp	r6, fp
 80084e4:	f67f aee8 	bls.w	80082b8 <_scanf_float+0x80>
 80084e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084ec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084f0:	463a      	mov	r2, r7
 80084f2:	4640      	mov	r0, r8
 80084f4:	4798      	blx	r3
 80084f6:	6923      	ldr	r3, [r4, #16]
 80084f8:	3b01      	subs	r3, #1
 80084fa:	6123      	str	r3, [r4, #16]
 80084fc:	e7f1      	b.n	80084e2 <_scanf_float+0x2aa>
 80084fe:	9802      	ldr	r0, [sp, #8]
 8008500:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008504:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008508:	9002      	str	r0, [sp, #8]
 800850a:	463a      	mov	r2, r7
 800850c:	4640      	mov	r0, r8
 800850e:	4798      	blx	r3
 8008510:	6923      	ldr	r3, [r4, #16]
 8008512:	3b01      	subs	r3, #1
 8008514:	6123      	str	r3, [r4, #16]
 8008516:	f10a 3aff 	add.w	sl, sl, #4294967295
 800851a:	fa5f fa8a 	uxtb.w	sl, sl
 800851e:	f1ba 0f02 	cmp.w	sl, #2
 8008522:	d1ec      	bne.n	80084fe <_scanf_float+0x2c6>
 8008524:	3d03      	subs	r5, #3
 8008526:	b2ed      	uxtb	r5, r5
 8008528:	1b76      	subs	r6, r6, r5
 800852a:	6823      	ldr	r3, [r4, #0]
 800852c:	05da      	lsls	r2, r3, #23
 800852e:	d52f      	bpl.n	8008590 <_scanf_float+0x358>
 8008530:	055b      	lsls	r3, r3, #21
 8008532:	d510      	bpl.n	8008556 <_scanf_float+0x31e>
 8008534:	455e      	cmp	r6, fp
 8008536:	f67f aebf 	bls.w	80082b8 <_scanf_float+0x80>
 800853a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800853e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008542:	463a      	mov	r2, r7
 8008544:	4640      	mov	r0, r8
 8008546:	4798      	blx	r3
 8008548:	6923      	ldr	r3, [r4, #16]
 800854a:	3b01      	subs	r3, #1
 800854c:	6123      	str	r3, [r4, #16]
 800854e:	e7f1      	b.n	8008534 <_scanf_float+0x2fc>
 8008550:	46aa      	mov	sl, r5
 8008552:	9602      	str	r6, [sp, #8]
 8008554:	e7df      	b.n	8008516 <_scanf_float+0x2de>
 8008556:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800855a:	6923      	ldr	r3, [r4, #16]
 800855c:	2965      	cmp	r1, #101	; 0x65
 800855e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008562:	f106 35ff 	add.w	r5, r6, #4294967295
 8008566:	6123      	str	r3, [r4, #16]
 8008568:	d00c      	beq.n	8008584 <_scanf_float+0x34c>
 800856a:	2945      	cmp	r1, #69	; 0x45
 800856c:	d00a      	beq.n	8008584 <_scanf_float+0x34c>
 800856e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008572:	463a      	mov	r2, r7
 8008574:	4640      	mov	r0, r8
 8008576:	4798      	blx	r3
 8008578:	6923      	ldr	r3, [r4, #16]
 800857a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800857e:	3b01      	subs	r3, #1
 8008580:	1eb5      	subs	r5, r6, #2
 8008582:	6123      	str	r3, [r4, #16]
 8008584:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008588:	463a      	mov	r2, r7
 800858a:	4640      	mov	r0, r8
 800858c:	4798      	blx	r3
 800858e:	462e      	mov	r6, r5
 8008590:	6825      	ldr	r5, [r4, #0]
 8008592:	f015 0510 	ands.w	r5, r5, #16
 8008596:	d158      	bne.n	800864a <_scanf_float+0x412>
 8008598:	7035      	strb	r5, [r6, #0]
 800859a:	6823      	ldr	r3, [r4, #0]
 800859c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80085a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085a4:	d11c      	bne.n	80085e0 <_scanf_float+0x3a8>
 80085a6:	9b01      	ldr	r3, [sp, #4]
 80085a8:	454b      	cmp	r3, r9
 80085aa:	eba3 0209 	sub.w	r2, r3, r9
 80085ae:	d124      	bne.n	80085fa <_scanf_float+0x3c2>
 80085b0:	2200      	movs	r2, #0
 80085b2:	4659      	mov	r1, fp
 80085b4:	4640      	mov	r0, r8
 80085b6:	f000 ff85 	bl	80094c4 <_strtod_r>
 80085ba:	9b03      	ldr	r3, [sp, #12]
 80085bc:	6821      	ldr	r1, [r4, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f011 0f02 	tst.w	r1, #2
 80085c4:	ec57 6b10 	vmov	r6, r7, d0
 80085c8:	f103 0204 	add.w	r2, r3, #4
 80085cc:	d020      	beq.n	8008610 <_scanf_float+0x3d8>
 80085ce:	9903      	ldr	r1, [sp, #12]
 80085d0:	600a      	str	r2, [r1, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	e9c3 6700 	strd	r6, r7, [r3]
 80085d8:	68e3      	ldr	r3, [r4, #12]
 80085da:	3301      	adds	r3, #1
 80085dc:	60e3      	str	r3, [r4, #12]
 80085de:	e66c      	b.n	80082ba <_scanf_float+0x82>
 80085e0:	9b04      	ldr	r3, [sp, #16]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d0e4      	beq.n	80085b0 <_scanf_float+0x378>
 80085e6:	9905      	ldr	r1, [sp, #20]
 80085e8:	230a      	movs	r3, #10
 80085ea:	462a      	mov	r2, r5
 80085ec:	3101      	adds	r1, #1
 80085ee:	4640      	mov	r0, r8
 80085f0:	f000 fff2 	bl	80095d8 <_strtol_r>
 80085f4:	9b04      	ldr	r3, [sp, #16]
 80085f6:	9e05      	ldr	r6, [sp, #20]
 80085f8:	1ac2      	subs	r2, r0, r3
 80085fa:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80085fe:	429e      	cmp	r6, r3
 8008600:	bf28      	it	cs
 8008602:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008606:	4912      	ldr	r1, [pc, #72]	; (8008650 <_scanf_float+0x418>)
 8008608:	4630      	mov	r0, r6
 800860a:	f000 f8a1 	bl	8008750 <siprintf>
 800860e:	e7cf      	b.n	80085b0 <_scanf_float+0x378>
 8008610:	f011 0f04 	tst.w	r1, #4
 8008614:	9903      	ldr	r1, [sp, #12]
 8008616:	600a      	str	r2, [r1, #0]
 8008618:	d1db      	bne.n	80085d2 <_scanf_float+0x39a>
 800861a:	f8d3 8000 	ldr.w	r8, [r3]
 800861e:	ee10 2a10 	vmov	r2, s0
 8008622:	ee10 0a10 	vmov	r0, s0
 8008626:	463b      	mov	r3, r7
 8008628:	4639      	mov	r1, r7
 800862a:	f7f8 fa7f 	bl	8000b2c <__aeabi_dcmpun>
 800862e:	b128      	cbz	r0, 800863c <_scanf_float+0x404>
 8008630:	4808      	ldr	r0, [pc, #32]	; (8008654 <_scanf_float+0x41c>)
 8008632:	f000 f887 	bl	8008744 <nanf>
 8008636:	ed88 0a00 	vstr	s0, [r8]
 800863a:	e7cd      	b.n	80085d8 <_scanf_float+0x3a0>
 800863c:	4630      	mov	r0, r6
 800863e:	4639      	mov	r1, r7
 8008640:	f7f8 faaa 	bl	8000b98 <__aeabi_d2f>
 8008644:	f8c8 0000 	str.w	r0, [r8]
 8008648:	e7c6      	b.n	80085d8 <_scanf_float+0x3a0>
 800864a:	2500      	movs	r5, #0
 800864c:	e635      	b.n	80082ba <_scanf_float+0x82>
 800864e:	bf00      	nop
 8008650:	0800cc28 	.word	0x0800cc28
 8008654:	0800d085 	.word	0x0800d085

08008658 <_puts_r>:
 8008658:	b570      	push	{r4, r5, r6, lr}
 800865a:	460e      	mov	r6, r1
 800865c:	4605      	mov	r5, r0
 800865e:	b118      	cbz	r0, 8008668 <_puts_r+0x10>
 8008660:	6983      	ldr	r3, [r0, #24]
 8008662:	b90b      	cbnz	r3, 8008668 <_puts_r+0x10>
 8008664:	f001 f9b6 	bl	80099d4 <__sinit>
 8008668:	69ab      	ldr	r3, [r5, #24]
 800866a:	68ac      	ldr	r4, [r5, #8]
 800866c:	b913      	cbnz	r3, 8008674 <_puts_r+0x1c>
 800866e:	4628      	mov	r0, r5
 8008670:	f001 f9b0 	bl	80099d4 <__sinit>
 8008674:	4b2c      	ldr	r3, [pc, #176]	; (8008728 <_puts_r+0xd0>)
 8008676:	429c      	cmp	r4, r3
 8008678:	d120      	bne.n	80086bc <_puts_r+0x64>
 800867a:	686c      	ldr	r4, [r5, #4]
 800867c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800867e:	07db      	lsls	r3, r3, #31
 8008680:	d405      	bmi.n	800868e <_puts_r+0x36>
 8008682:	89a3      	ldrh	r3, [r4, #12]
 8008684:	0598      	lsls	r0, r3, #22
 8008686:	d402      	bmi.n	800868e <_puts_r+0x36>
 8008688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800868a:	f001 fdb0 	bl	800a1ee <__retarget_lock_acquire_recursive>
 800868e:	89a3      	ldrh	r3, [r4, #12]
 8008690:	0719      	lsls	r1, r3, #28
 8008692:	d51d      	bpl.n	80086d0 <_puts_r+0x78>
 8008694:	6923      	ldr	r3, [r4, #16]
 8008696:	b1db      	cbz	r3, 80086d0 <_puts_r+0x78>
 8008698:	3e01      	subs	r6, #1
 800869a:	68a3      	ldr	r3, [r4, #8]
 800869c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80086a0:	3b01      	subs	r3, #1
 80086a2:	60a3      	str	r3, [r4, #8]
 80086a4:	bb39      	cbnz	r1, 80086f6 <_puts_r+0x9e>
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	da38      	bge.n	800871c <_puts_r+0xc4>
 80086aa:	4622      	mov	r2, r4
 80086ac:	210a      	movs	r1, #10
 80086ae:	4628      	mov	r0, r5
 80086b0:	f000 ff94 	bl	80095dc <__swbuf_r>
 80086b4:	3001      	adds	r0, #1
 80086b6:	d011      	beq.n	80086dc <_puts_r+0x84>
 80086b8:	250a      	movs	r5, #10
 80086ba:	e011      	b.n	80086e0 <_puts_r+0x88>
 80086bc:	4b1b      	ldr	r3, [pc, #108]	; (800872c <_puts_r+0xd4>)
 80086be:	429c      	cmp	r4, r3
 80086c0:	d101      	bne.n	80086c6 <_puts_r+0x6e>
 80086c2:	68ac      	ldr	r4, [r5, #8]
 80086c4:	e7da      	b.n	800867c <_puts_r+0x24>
 80086c6:	4b1a      	ldr	r3, [pc, #104]	; (8008730 <_puts_r+0xd8>)
 80086c8:	429c      	cmp	r4, r3
 80086ca:	bf08      	it	eq
 80086cc:	68ec      	ldreq	r4, [r5, #12]
 80086ce:	e7d5      	b.n	800867c <_puts_r+0x24>
 80086d0:	4621      	mov	r1, r4
 80086d2:	4628      	mov	r0, r5
 80086d4:	f000 ffe6 	bl	80096a4 <__swsetup_r>
 80086d8:	2800      	cmp	r0, #0
 80086da:	d0dd      	beq.n	8008698 <_puts_r+0x40>
 80086dc:	f04f 35ff 	mov.w	r5, #4294967295
 80086e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086e2:	07da      	lsls	r2, r3, #31
 80086e4:	d405      	bmi.n	80086f2 <_puts_r+0x9a>
 80086e6:	89a3      	ldrh	r3, [r4, #12]
 80086e8:	059b      	lsls	r3, r3, #22
 80086ea:	d402      	bmi.n	80086f2 <_puts_r+0x9a>
 80086ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086ee:	f001 fd7f 	bl	800a1f0 <__retarget_lock_release_recursive>
 80086f2:	4628      	mov	r0, r5
 80086f4:	bd70      	pop	{r4, r5, r6, pc}
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	da04      	bge.n	8008704 <_puts_r+0xac>
 80086fa:	69a2      	ldr	r2, [r4, #24]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	dc06      	bgt.n	800870e <_puts_r+0xb6>
 8008700:	290a      	cmp	r1, #10
 8008702:	d004      	beq.n	800870e <_puts_r+0xb6>
 8008704:	6823      	ldr	r3, [r4, #0]
 8008706:	1c5a      	adds	r2, r3, #1
 8008708:	6022      	str	r2, [r4, #0]
 800870a:	7019      	strb	r1, [r3, #0]
 800870c:	e7c5      	b.n	800869a <_puts_r+0x42>
 800870e:	4622      	mov	r2, r4
 8008710:	4628      	mov	r0, r5
 8008712:	f000 ff63 	bl	80095dc <__swbuf_r>
 8008716:	3001      	adds	r0, #1
 8008718:	d1bf      	bne.n	800869a <_puts_r+0x42>
 800871a:	e7df      	b.n	80086dc <_puts_r+0x84>
 800871c:	6823      	ldr	r3, [r4, #0]
 800871e:	250a      	movs	r5, #10
 8008720:	1c5a      	adds	r2, r3, #1
 8008722:	6022      	str	r2, [r4, #0]
 8008724:	701d      	strb	r5, [r3, #0]
 8008726:	e7db      	b.n	80086e0 <_puts_r+0x88>
 8008728:	0800cdb4 	.word	0x0800cdb4
 800872c:	0800cdd4 	.word	0x0800cdd4
 8008730:	0800cd94 	.word	0x0800cd94

08008734 <puts>:
 8008734:	4b02      	ldr	r3, [pc, #8]	; (8008740 <puts+0xc>)
 8008736:	4601      	mov	r1, r0
 8008738:	6818      	ldr	r0, [r3, #0]
 800873a:	f7ff bf8d 	b.w	8008658 <_puts_r>
 800873e:	bf00      	nop
 8008740:	200001f8 	.word	0x200001f8

08008744 <nanf>:
 8008744:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800874c <nanf+0x8>
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	7fc00000 	.word	0x7fc00000

08008750 <siprintf>:
 8008750:	b40e      	push	{r1, r2, r3}
 8008752:	b500      	push	{lr}
 8008754:	b09c      	sub	sp, #112	; 0x70
 8008756:	ab1d      	add	r3, sp, #116	; 0x74
 8008758:	9002      	str	r0, [sp, #8]
 800875a:	9006      	str	r0, [sp, #24]
 800875c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008760:	4809      	ldr	r0, [pc, #36]	; (8008788 <siprintf+0x38>)
 8008762:	9107      	str	r1, [sp, #28]
 8008764:	9104      	str	r1, [sp, #16]
 8008766:	4909      	ldr	r1, [pc, #36]	; (800878c <siprintf+0x3c>)
 8008768:	f853 2b04 	ldr.w	r2, [r3], #4
 800876c:	9105      	str	r1, [sp, #20]
 800876e:	6800      	ldr	r0, [r0, #0]
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	a902      	add	r1, sp, #8
 8008774:	f002 fba4 	bl	800aec0 <_svfiprintf_r>
 8008778:	9b02      	ldr	r3, [sp, #8]
 800877a:	2200      	movs	r2, #0
 800877c:	701a      	strb	r2, [r3, #0]
 800877e:	b01c      	add	sp, #112	; 0x70
 8008780:	f85d eb04 	ldr.w	lr, [sp], #4
 8008784:	b003      	add	sp, #12
 8008786:	4770      	bx	lr
 8008788:	200001f8 	.word	0x200001f8
 800878c:	ffff0208 	.word	0xffff0208

08008790 <siscanf>:
 8008790:	b40e      	push	{r1, r2, r3}
 8008792:	b510      	push	{r4, lr}
 8008794:	b09f      	sub	sp, #124	; 0x7c
 8008796:	ac21      	add	r4, sp, #132	; 0x84
 8008798:	f44f 7101 	mov.w	r1, #516	; 0x204
 800879c:	f854 2b04 	ldr.w	r2, [r4], #4
 80087a0:	9201      	str	r2, [sp, #4]
 80087a2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80087a6:	9004      	str	r0, [sp, #16]
 80087a8:	9008      	str	r0, [sp, #32]
 80087aa:	f7f7 fd11 	bl	80001d0 <strlen>
 80087ae:	4b0c      	ldr	r3, [pc, #48]	; (80087e0 <siscanf+0x50>)
 80087b0:	9005      	str	r0, [sp, #20]
 80087b2:	9009      	str	r0, [sp, #36]	; 0x24
 80087b4:	930d      	str	r3, [sp, #52]	; 0x34
 80087b6:	480b      	ldr	r0, [pc, #44]	; (80087e4 <siscanf+0x54>)
 80087b8:	9a01      	ldr	r2, [sp, #4]
 80087ba:	6800      	ldr	r0, [r0, #0]
 80087bc:	9403      	str	r4, [sp, #12]
 80087be:	2300      	movs	r3, #0
 80087c0:	9311      	str	r3, [sp, #68]	; 0x44
 80087c2:	9316      	str	r3, [sp, #88]	; 0x58
 80087c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80087c8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80087cc:	a904      	add	r1, sp, #16
 80087ce:	4623      	mov	r3, r4
 80087d0:	f002 fcd0 	bl	800b174 <__ssvfiscanf_r>
 80087d4:	b01f      	add	sp, #124	; 0x7c
 80087d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087da:	b003      	add	sp, #12
 80087dc:	4770      	bx	lr
 80087de:	bf00      	nop
 80087e0:	0800880b 	.word	0x0800880b
 80087e4:	200001f8 	.word	0x200001f8

080087e8 <__sread>:
 80087e8:	b510      	push	{r4, lr}
 80087ea:	460c      	mov	r4, r1
 80087ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087f0:	f003 f918 	bl	800ba24 <_read_r>
 80087f4:	2800      	cmp	r0, #0
 80087f6:	bfab      	itete	ge
 80087f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087fa:	89a3      	ldrhlt	r3, [r4, #12]
 80087fc:	181b      	addge	r3, r3, r0
 80087fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008802:	bfac      	ite	ge
 8008804:	6563      	strge	r3, [r4, #84]	; 0x54
 8008806:	81a3      	strhlt	r3, [r4, #12]
 8008808:	bd10      	pop	{r4, pc}

0800880a <__seofread>:
 800880a:	2000      	movs	r0, #0
 800880c:	4770      	bx	lr

0800880e <__swrite>:
 800880e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008812:	461f      	mov	r7, r3
 8008814:	898b      	ldrh	r3, [r1, #12]
 8008816:	05db      	lsls	r3, r3, #23
 8008818:	4605      	mov	r5, r0
 800881a:	460c      	mov	r4, r1
 800881c:	4616      	mov	r6, r2
 800881e:	d505      	bpl.n	800882c <__swrite+0x1e>
 8008820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008824:	2302      	movs	r3, #2
 8008826:	2200      	movs	r2, #0
 8008828:	f001 fce4 	bl	800a1f4 <_lseek_r>
 800882c:	89a3      	ldrh	r3, [r4, #12]
 800882e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008832:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008836:	81a3      	strh	r3, [r4, #12]
 8008838:	4632      	mov	r2, r6
 800883a:	463b      	mov	r3, r7
 800883c:	4628      	mov	r0, r5
 800883e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008842:	f000 bf1d 	b.w	8009680 <_write_r>

08008846 <__sseek>:
 8008846:	b510      	push	{r4, lr}
 8008848:	460c      	mov	r4, r1
 800884a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800884e:	f001 fcd1 	bl	800a1f4 <_lseek_r>
 8008852:	1c43      	adds	r3, r0, #1
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	bf15      	itete	ne
 8008858:	6560      	strne	r0, [r4, #84]	; 0x54
 800885a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800885e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008862:	81a3      	strheq	r3, [r4, #12]
 8008864:	bf18      	it	ne
 8008866:	81a3      	strhne	r3, [r4, #12]
 8008868:	bd10      	pop	{r4, pc}

0800886a <__sclose>:
 800886a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800886e:	f000 bf87 	b.w	8009780 <_close_r>

08008872 <sulp>:
 8008872:	b570      	push	{r4, r5, r6, lr}
 8008874:	4604      	mov	r4, r0
 8008876:	460d      	mov	r5, r1
 8008878:	ec45 4b10 	vmov	d0, r4, r5
 800887c:	4616      	mov	r6, r2
 800887e:	f002 f8bb 	bl	800a9f8 <__ulp>
 8008882:	ec51 0b10 	vmov	r0, r1, d0
 8008886:	b17e      	cbz	r6, 80088a8 <sulp+0x36>
 8008888:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800888c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008890:	2b00      	cmp	r3, #0
 8008892:	dd09      	ble.n	80088a8 <sulp+0x36>
 8008894:	051b      	lsls	r3, r3, #20
 8008896:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800889a:	2400      	movs	r4, #0
 800889c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80088a0:	4622      	mov	r2, r4
 80088a2:	462b      	mov	r3, r5
 80088a4:	f7f7 fea8 	bl	80005f8 <__aeabi_dmul>
 80088a8:	bd70      	pop	{r4, r5, r6, pc}
 80088aa:	0000      	movs	r0, r0
 80088ac:	0000      	movs	r0, r0
	...

080088b0 <_strtod_l>:
 80088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	b0a3      	sub	sp, #140	; 0x8c
 80088b6:	461f      	mov	r7, r3
 80088b8:	2300      	movs	r3, #0
 80088ba:	931e      	str	r3, [sp, #120]	; 0x78
 80088bc:	4ba4      	ldr	r3, [pc, #656]	; (8008b50 <_strtod_l+0x2a0>)
 80088be:	9219      	str	r2, [sp, #100]	; 0x64
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	9307      	str	r3, [sp, #28]
 80088c4:	4604      	mov	r4, r0
 80088c6:	4618      	mov	r0, r3
 80088c8:	4688      	mov	r8, r1
 80088ca:	f7f7 fc81 	bl	80001d0 <strlen>
 80088ce:	f04f 0a00 	mov.w	sl, #0
 80088d2:	4605      	mov	r5, r0
 80088d4:	f04f 0b00 	mov.w	fp, #0
 80088d8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80088dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80088de:	781a      	ldrb	r2, [r3, #0]
 80088e0:	2a2b      	cmp	r2, #43	; 0x2b
 80088e2:	d04c      	beq.n	800897e <_strtod_l+0xce>
 80088e4:	d839      	bhi.n	800895a <_strtod_l+0xaa>
 80088e6:	2a0d      	cmp	r2, #13
 80088e8:	d832      	bhi.n	8008950 <_strtod_l+0xa0>
 80088ea:	2a08      	cmp	r2, #8
 80088ec:	d832      	bhi.n	8008954 <_strtod_l+0xa4>
 80088ee:	2a00      	cmp	r2, #0
 80088f0:	d03c      	beq.n	800896c <_strtod_l+0xbc>
 80088f2:	2300      	movs	r3, #0
 80088f4:	930e      	str	r3, [sp, #56]	; 0x38
 80088f6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80088f8:	7833      	ldrb	r3, [r6, #0]
 80088fa:	2b30      	cmp	r3, #48	; 0x30
 80088fc:	f040 80b4 	bne.w	8008a68 <_strtod_l+0x1b8>
 8008900:	7873      	ldrb	r3, [r6, #1]
 8008902:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008906:	2b58      	cmp	r3, #88	; 0x58
 8008908:	d16c      	bne.n	80089e4 <_strtod_l+0x134>
 800890a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800890c:	9301      	str	r3, [sp, #4]
 800890e:	ab1e      	add	r3, sp, #120	; 0x78
 8008910:	9702      	str	r7, [sp, #8]
 8008912:	9300      	str	r3, [sp, #0]
 8008914:	4a8f      	ldr	r2, [pc, #572]	; (8008b54 <_strtod_l+0x2a4>)
 8008916:	ab1f      	add	r3, sp, #124	; 0x7c
 8008918:	a91d      	add	r1, sp, #116	; 0x74
 800891a:	4620      	mov	r0, r4
 800891c:	f001 f95e 	bl	8009bdc <__gethex>
 8008920:	f010 0707 	ands.w	r7, r0, #7
 8008924:	4605      	mov	r5, r0
 8008926:	d005      	beq.n	8008934 <_strtod_l+0x84>
 8008928:	2f06      	cmp	r7, #6
 800892a:	d12a      	bne.n	8008982 <_strtod_l+0xd2>
 800892c:	3601      	adds	r6, #1
 800892e:	2300      	movs	r3, #0
 8008930:	961d      	str	r6, [sp, #116]	; 0x74
 8008932:	930e      	str	r3, [sp, #56]	; 0x38
 8008934:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008936:	2b00      	cmp	r3, #0
 8008938:	f040 8596 	bne.w	8009468 <_strtod_l+0xbb8>
 800893c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800893e:	b1db      	cbz	r3, 8008978 <_strtod_l+0xc8>
 8008940:	4652      	mov	r2, sl
 8008942:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008946:	ec43 2b10 	vmov	d0, r2, r3
 800894a:	b023      	add	sp, #140	; 0x8c
 800894c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008950:	2a20      	cmp	r2, #32
 8008952:	d1ce      	bne.n	80088f2 <_strtod_l+0x42>
 8008954:	3301      	adds	r3, #1
 8008956:	931d      	str	r3, [sp, #116]	; 0x74
 8008958:	e7c0      	b.n	80088dc <_strtod_l+0x2c>
 800895a:	2a2d      	cmp	r2, #45	; 0x2d
 800895c:	d1c9      	bne.n	80088f2 <_strtod_l+0x42>
 800895e:	2201      	movs	r2, #1
 8008960:	920e      	str	r2, [sp, #56]	; 0x38
 8008962:	1c5a      	adds	r2, r3, #1
 8008964:	921d      	str	r2, [sp, #116]	; 0x74
 8008966:	785b      	ldrb	r3, [r3, #1]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1c4      	bne.n	80088f6 <_strtod_l+0x46>
 800896c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800896e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008972:	2b00      	cmp	r3, #0
 8008974:	f040 8576 	bne.w	8009464 <_strtod_l+0xbb4>
 8008978:	4652      	mov	r2, sl
 800897a:	465b      	mov	r3, fp
 800897c:	e7e3      	b.n	8008946 <_strtod_l+0x96>
 800897e:	2200      	movs	r2, #0
 8008980:	e7ee      	b.n	8008960 <_strtod_l+0xb0>
 8008982:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008984:	b13a      	cbz	r2, 8008996 <_strtod_l+0xe6>
 8008986:	2135      	movs	r1, #53	; 0x35
 8008988:	a820      	add	r0, sp, #128	; 0x80
 800898a:	f002 f940 	bl	800ac0e <__copybits>
 800898e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008990:	4620      	mov	r0, r4
 8008992:	f001 fd05 	bl	800a3a0 <_Bfree>
 8008996:	3f01      	subs	r7, #1
 8008998:	2f05      	cmp	r7, #5
 800899a:	d807      	bhi.n	80089ac <_strtod_l+0xfc>
 800899c:	e8df f007 	tbb	[pc, r7]
 80089a0:	1d180b0e 	.word	0x1d180b0e
 80089a4:	030e      	.short	0x030e
 80089a6:	f04f 0b00 	mov.w	fp, #0
 80089aa:	46da      	mov	sl, fp
 80089ac:	0728      	lsls	r0, r5, #28
 80089ae:	d5c1      	bpl.n	8008934 <_strtod_l+0x84>
 80089b0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80089b4:	e7be      	b.n	8008934 <_strtod_l+0x84>
 80089b6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80089ba:	e7f7      	b.n	80089ac <_strtod_l+0xfc>
 80089bc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80089c0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80089c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80089c6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80089ca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80089ce:	e7ed      	b.n	80089ac <_strtod_l+0xfc>
 80089d0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8008b58 <_strtod_l+0x2a8>
 80089d4:	f04f 0a00 	mov.w	sl, #0
 80089d8:	e7e8      	b.n	80089ac <_strtod_l+0xfc>
 80089da:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80089de:	f04f 3aff 	mov.w	sl, #4294967295
 80089e2:	e7e3      	b.n	80089ac <_strtod_l+0xfc>
 80089e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089e6:	1c5a      	adds	r2, r3, #1
 80089e8:	921d      	str	r2, [sp, #116]	; 0x74
 80089ea:	785b      	ldrb	r3, [r3, #1]
 80089ec:	2b30      	cmp	r3, #48	; 0x30
 80089ee:	d0f9      	beq.n	80089e4 <_strtod_l+0x134>
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d09f      	beq.n	8008934 <_strtod_l+0x84>
 80089f4:	2301      	movs	r3, #1
 80089f6:	f04f 0900 	mov.w	r9, #0
 80089fa:	9304      	str	r3, [sp, #16]
 80089fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089fe:	930a      	str	r3, [sp, #40]	; 0x28
 8008a00:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008a04:	464f      	mov	r7, r9
 8008a06:	220a      	movs	r2, #10
 8008a08:	981d      	ldr	r0, [sp, #116]	; 0x74
 8008a0a:	7806      	ldrb	r6, [r0, #0]
 8008a0c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008a10:	b2d9      	uxtb	r1, r3
 8008a12:	2909      	cmp	r1, #9
 8008a14:	d92a      	bls.n	8008a6c <_strtod_l+0x1bc>
 8008a16:	9907      	ldr	r1, [sp, #28]
 8008a18:	462a      	mov	r2, r5
 8008a1a:	f003 f867 	bl	800baec <strncmp>
 8008a1e:	b398      	cbz	r0, 8008a88 <_strtod_l+0x1d8>
 8008a20:	2000      	movs	r0, #0
 8008a22:	4633      	mov	r3, r6
 8008a24:	463d      	mov	r5, r7
 8008a26:	9007      	str	r0, [sp, #28]
 8008a28:	4602      	mov	r2, r0
 8008a2a:	2b65      	cmp	r3, #101	; 0x65
 8008a2c:	d001      	beq.n	8008a32 <_strtod_l+0x182>
 8008a2e:	2b45      	cmp	r3, #69	; 0x45
 8008a30:	d118      	bne.n	8008a64 <_strtod_l+0x1b4>
 8008a32:	b91d      	cbnz	r5, 8008a3c <_strtod_l+0x18c>
 8008a34:	9b04      	ldr	r3, [sp, #16]
 8008a36:	4303      	orrs	r3, r0
 8008a38:	d098      	beq.n	800896c <_strtod_l+0xbc>
 8008a3a:	2500      	movs	r5, #0
 8008a3c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8008a40:	f108 0301 	add.w	r3, r8, #1
 8008a44:	931d      	str	r3, [sp, #116]	; 0x74
 8008a46:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008a4a:	2b2b      	cmp	r3, #43	; 0x2b
 8008a4c:	d075      	beq.n	8008b3a <_strtod_l+0x28a>
 8008a4e:	2b2d      	cmp	r3, #45	; 0x2d
 8008a50:	d07b      	beq.n	8008b4a <_strtod_l+0x29a>
 8008a52:	f04f 0c00 	mov.w	ip, #0
 8008a56:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008a5a:	2909      	cmp	r1, #9
 8008a5c:	f240 8082 	bls.w	8008b64 <_strtod_l+0x2b4>
 8008a60:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008a64:	2600      	movs	r6, #0
 8008a66:	e09d      	b.n	8008ba4 <_strtod_l+0x2f4>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	e7c4      	b.n	80089f6 <_strtod_l+0x146>
 8008a6c:	2f08      	cmp	r7, #8
 8008a6e:	bfd8      	it	le
 8008a70:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008a72:	f100 0001 	add.w	r0, r0, #1
 8008a76:	bfda      	itte	le
 8008a78:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a7c:	9309      	strle	r3, [sp, #36]	; 0x24
 8008a7e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008a82:	3701      	adds	r7, #1
 8008a84:	901d      	str	r0, [sp, #116]	; 0x74
 8008a86:	e7bf      	b.n	8008a08 <_strtod_l+0x158>
 8008a88:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a8a:	195a      	adds	r2, r3, r5
 8008a8c:	921d      	str	r2, [sp, #116]	; 0x74
 8008a8e:	5d5b      	ldrb	r3, [r3, r5]
 8008a90:	2f00      	cmp	r7, #0
 8008a92:	d037      	beq.n	8008b04 <_strtod_l+0x254>
 8008a94:	9007      	str	r0, [sp, #28]
 8008a96:	463d      	mov	r5, r7
 8008a98:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008a9c:	2a09      	cmp	r2, #9
 8008a9e:	d912      	bls.n	8008ac6 <_strtod_l+0x216>
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	e7c2      	b.n	8008a2a <_strtod_l+0x17a>
 8008aa4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008aa6:	1c5a      	adds	r2, r3, #1
 8008aa8:	921d      	str	r2, [sp, #116]	; 0x74
 8008aaa:	785b      	ldrb	r3, [r3, #1]
 8008aac:	3001      	adds	r0, #1
 8008aae:	2b30      	cmp	r3, #48	; 0x30
 8008ab0:	d0f8      	beq.n	8008aa4 <_strtod_l+0x1f4>
 8008ab2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8008ab6:	2a08      	cmp	r2, #8
 8008ab8:	f200 84db 	bhi.w	8009472 <_strtod_l+0xbc2>
 8008abc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008abe:	9007      	str	r0, [sp, #28]
 8008ac0:	2000      	movs	r0, #0
 8008ac2:	920a      	str	r2, [sp, #40]	; 0x28
 8008ac4:	4605      	mov	r5, r0
 8008ac6:	3b30      	subs	r3, #48	; 0x30
 8008ac8:	f100 0201 	add.w	r2, r0, #1
 8008acc:	d014      	beq.n	8008af8 <_strtod_l+0x248>
 8008ace:	9907      	ldr	r1, [sp, #28]
 8008ad0:	4411      	add	r1, r2
 8008ad2:	9107      	str	r1, [sp, #28]
 8008ad4:	462a      	mov	r2, r5
 8008ad6:	eb00 0e05 	add.w	lr, r0, r5
 8008ada:	210a      	movs	r1, #10
 8008adc:	4572      	cmp	r2, lr
 8008ade:	d113      	bne.n	8008b08 <_strtod_l+0x258>
 8008ae0:	182a      	adds	r2, r5, r0
 8008ae2:	2a08      	cmp	r2, #8
 8008ae4:	f105 0501 	add.w	r5, r5, #1
 8008ae8:	4405      	add	r5, r0
 8008aea:	dc1c      	bgt.n	8008b26 <_strtod_l+0x276>
 8008aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008aee:	220a      	movs	r2, #10
 8008af0:	fb02 3301 	mla	r3, r2, r1, r3
 8008af4:	9309      	str	r3, [sp, #36]	; 0x24
 8008af6:	2200      	movs	r2, #0
 8008af8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008afa:	1c59      	adds	r1, r3, #1
 8008afc:	911d      	str	r1, [sp, #116]	; 0x74
 8008afe:	785b      	ldrb	r3, [r3, #1]
 8008b00:	4610      	mov	r0, r2
 8008b02:	e7c9      	b.n	8008a98 <_strtod_l+0x1e8>
 8008b04:	4638      	mov	r0, r7
 8008b06:	e7d2      	b.n	8008aae <_strtod_l+0x1fe>
 8008b08:	2a08      	cmp	r2, #8
 8008b0a:	dc04      	bgt.n	8008b16 <_strtod_l+0x266>
 8008b0c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008b0e:	434e      	muls	r6, r1
 8008b10:	9609      	str	r6, [sp, #36]	; 0x24
 8008b12:	3201      	adds	r2, #1
 8008b14:	e7e2      	b.n	8008adc <_strtod_l+0x22c>
 8008b16:	f102 0c01 	add.w	ip, r2, #1
 8008b1a:	f1bc 0f10 	cmp.w	ip, #16
 8008b1e:	bfd8      	it	le
 8008b20:	fb01 f909 	mulle.w	r9, r1, r9
 8008b24:	e7f5      	b.n	8008b12 <_strtod_l+0x262>
 8008b26:	2d10      	cmp	r5, #16
 8008b28:	bfdc      	itt	le
 8008b2a:	220a      	movle	r2, #10
 8008b2c:	fb02 3909 	mlale	r9, r2, r9, r3
 8008b30:	e7e1      	b.n	8008af6 <_strtod_l+0x246>
 8008b32:	2300      	movs	r3, #0
 8008b34:	9307      	str	r3, [sp, #28]
 8008b36:	2201      	movs	r2, #1
 8008b38:	e77c      	b.n	8008a34 <_strtod_l+0x184>
 8008b3a:	f04f 0c00 	mov.w	ip, #0
 8008b3e:	f108 0302 	add.w	r3, r8, #2
 8008b42:	931d      	str	r3, [sp, #116]	; 0x74
 8008b44:	f898 3002 	ldrb.w	r3, [r8, #2]
 8008b48:	e785      	b.n	8008a56 <_strtod_l+0x1a6>
 8008b4a:	f04f 0c01 	mov.w	ip, #1
 8008b4e:	e7f6      	b.n	8008b3e <_strtod_l+0x28e>
 8008b50:	0800ce70 	.word	0x0800ce70
 8008b54:	0800cc3c 	.word	0x0800cc3c
 8008b58:	7ff00000 	.word	0x7ff00000
 8008b5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008b5e:	1c59      	adds	r1, r3, #1
 8008b60:	911d      	str	r1, [sp, #116]	; 0x74
 8008b62:	785b      	ldrb	r3, [r3, #1]
 8008b64:	2b30      	cmp	r3, #48	; 0x30
 8008b66:	d0f9      	beq.n	8008b5c <_strtod_l+0x2ac>
 8008b68:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8008b6c:	2908      	cmp	r1, #8
 8008b6e:	f63f af79 	bhi.w	8008a64 <_strtod_l+0x1b4>
 8008b72:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008b76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008b78:	9308      	str	r3, [sp, #32]
 8008b7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008b7c:	1c59      	adds	r1, r3, #1
 8008b7e:	911d      	str	r1, [sp, #116]	; 0x74
 8008b80:	785b      	ldrb	r3, [r3, #1]
 8008b82:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8008b86:	2e09      	cmp	r6, #9
 8008b88:	d937      	bls.n	8008bfa <_strtod_l+0x34a>
 8008b8a:	9e08      	ldr	r6, [sp, #32]
 8008b8c:	1b89      	subs	r1, r1, r6
 8008b8e:	2908      	cmp	r1, #8
 8008b90:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008b94:	dc02      	bgt.n	8008b9c <_strtod_l+0x2ec>
 8008b96:	4576      	cmp	r6, lr
 8008b98:	bfa8      	it	ge
 8008b9a:	4676      	movge	r6, lr
 8008b9c:	f1bc 0f00 	cmp.w	ip, #0
 8008ba0:	d000      	beq.n	8008ba4 <_strtod_l+0x2f4>
 8008ba2:	4276      	negs	r6, r6
 8008ba4:	2d00      	cmp	r5, #0
 8008ba6:	d14f      	bne.n	8008c48 <_strtod_l+0x398>
 8008ba8:	9904      	ldr	r1, [sp, #16]
 8008baa:	4301      	orrs	r1, r0
 8008bac:	f47f aec2 	bne.w	8008934 <_strtod_l+0x84>
 8008bb0:	2a00      	cmp	r2, #0
 8008bb2:	f47f aedb 	bne.w	800896c <_strtod_l+0xbc>
 8008bb6:	2b69      	cmp	r3, #105	; 0x69
 8008bb8:	d027      	beq.n	8008c0a <_strtod_l+0x35a>
 8008bba:	dc24      	bgt.n	8008c06 <_strtod_l+0x356>
 8008bbc:	2b49      	cmp	r3, #73	; 0x49
 8008bbe:	d024      	beq.n	8008c0a <_strtod_l+0x35a>
 8008bc0:	2b4e      	cmp	r3, #78	; 0x4e
 8008bc2:	f47f aed3 	bne.w	800896c <_strtod_l+0xbc>
 8008bc6:	499e      	ldr	r1, [pc, #632]	; (8008e40 <_strtod_l+0x590>)
 8008bc8:	a81d      	add	r0, sp, #116	; 0x74
 8008bca:	f001 fa5f 	bl	800a08c <__match>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	f43f aecc 	beq.w	800896c <_strtod_l+0xbc>
 8008bd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	2b28      	cmp	r3, #40	; 0x28
 8008bda:	d12d      	bne.n	8008c38 <_strtod_l+0x388>
 8008bdc:	4999      	ldr	r1, [pc, #612]	; (8008e44 <_strtod_l+0x594>)
 8008bde:	aa20      	add	r2, sp, #128	; 0x80
 8008be0:	a81d      	add	r0, sp, #116	; 0x74
 8008be2:	f001 fa67 	bl	800a0b4 <__hexnan>
 8008be6:	2805      	cmp	r0, #5
 8008be8:	d126      	bne.n	8008c38 <_strtod_l+0x388>
 8008bea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bec:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8008bf0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008bf4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008bf8:	e69c      	b.n	8008934 <_strtod_l+0x84>
 8008bfa:	210a      	movs	r1, #10
 8008bfc:	fb01 3e0e 	mla	lr, r1, lr, r3
 8008c00:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008c04:	e7b9      	b.n	8008b7a <_strtod_l+0x2ca>
 8008c06:	2b6e      	cmp	r3, #110	; 0x6e
 8008c08:	e7db      	b.n	8008bc2 <_strtod_l+0x312>
 8008c0a:	498f      	ldr	r1, [pc, #572]	; (8008e48 <_strtod_l+0x598>)
 8008c0c:	a81d      	add	r0, sp, #116	; 0x74
 8008c0e:	f001 fa3d 	bl	800a08c <__match>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	f43f aeaa 	beq.w	800896c <_strtod_l+0xbc>
 8008c18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c1a:	498c      	ldr	r1, [pc, #560]	; (8008e4c <_strtod_l+0x59c>)
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	a81d      	add	r0, sp, #116	; 0x74
 8008c20:	931d      	str	r3, [sp, #116]	; 0x74
 8008c22:	f001 fa33 	bl	800a08c <__match>
 8008c26:	b910      	cbnz	r0, 8008c2e <_strtod_l+0x37e>
 8008c28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	931d      	str	r3, [sp, #116]	; 0x74
 8008c2e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8008e5c <_strtod_l+0x5ac>
 8008c32:	f04f 0a00 	mov.w	sl, #0
 8008c36:	e67d      	b.n	8008934 <_strtod_l+0x84>
 8008c38:	4885      	ldr	r0, [pc, #532]	; (8008e50 <_strtod_l+0x5a0>)
 8008c3a:	f002 ff05 	bl	800ba48 <nan>
 8008c3e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008c42:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008c46:	e675      	b.n	8008934 <_strtod_l+0x84>
 8008c48:	9b07      	ldr	r3, [sp, #28]
 8008c4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c4c:	1af3      	subs	r3, r6, r3
 8008c4e:	2f00      	cmp	r7, #0
 8008c50:	bf08      	it	eq
 8008c52:	462f      	moveq	r7, r5
 8008c54:	2d10      	cmp	r5, #16
 8008c56:	9308      	str	r3, [sp, #32]
 8008c58:	46a8      	mov	r8, r5
 8008c5a:	bfa8      	it	ge
 8008c5c:	f04f 0810 	movge.w	r8, #16
 8008c60:	f7f7 fc50 	bl	8000504 <__aeabi_ui2d>
 8008c64:	2d09      	cmp	r5, #9
 8008c66:	4682      	mov	sl, r0
 8008c68:	468b      	mov	fp, r1
 8008c6a:	dd13      	ble.n	8008c94 <_strtod_l+0x3e4>
 8008c6c:	4b79      	ldr	r3, [pc, #484]	; (8008e54 <_strtod_l+0x5a4>)
 8008c6e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008c72:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008c76:	f7f7 fcbf 	bl	80005f8 <__aeabi_dmul>
 8008c7a:	4682      	mov	sl, r0
 8008c7c:	4648      	mov	r0, r9
 8008c7e:	468b      	mov	fp, r1
 8008c80:	f7f7 fc40 	bl	8000504 <__aeabi_ui2d>
 8008c84:	4602      	mov	r2, r0
 8008c86:	460b      	mov	r3, r1
 8008c88:	4650      	mov	r0, sl
 8008c8a:	4659      	mov	r1, fp
 8008c8c:	f7f7 fafe 	bl	800028c <__adddf3>
 8008c90:	4682      	mov	sl, r0
 8008c92:	468b      	mov	fp, r1
 8008c94:	2d0f      	cmp	r5, #15
 8008c96:	dc38      	bgt.n	8008d0a <_strtod_l+0x45a>
 8008c98:	9b08      	ldr	r3, [sp, #32]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f43f ae4a 	beq.w	8008934 <_strtod_l+0x84>
 8008ca0:	dd24      	ble.n	8008cec <_strtod_l+0x43c>
 8008ca2:	2b16      	cmp	r3, #22
 8008ca4:	dc0b      	bgt.n	8008cbe <_strtod_l+0x40e>
 8008ca6:	4d6b      	ldr	r5, [pc, #428]	; (8008e54 <_strtod_l+0x5a4>)
 8008ca8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8008cac:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008cb0:	4652      	mov	r2, sl
 8008cb2:	465b      	mov	r3, fp
 8008cb4:	f7f7 fca0 	bl	80005f8 <__aeabi_dmul>
 8008cb8:	4682      	mov	sl, r0
 8008cba:	468b      	mov	fp, r1
 8008cbc:	e63a      	b.n	8008934 <_strtod_l+0x84>
 8008cbe:	9a08      	ldr	r2, [sp, #32]
 8008cc0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	db20      	blt.n	8008d0a <_strtod_l+0x45a>
 8008cc8:	4c62      	ldr	r4, [pc, #392]	; (8008e54 <_strtod_l+0x5a4>)
 8008cca:	f1c5 050f 	rsb	r5, r5, #15
 8008cce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008cd2:	4652      	mov	r2, sl
 8008cd4:	465b      	mov	r3, fp
 8008cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cda:	f7f7 fc8d 	bl	80005f8 <__aeabi_dmul>
 8008cde:	9b08      	ldr	r3, [sp, #32]
 8008ce0:	1b5d      	subs	r5, r3, r5
 8008ce2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008ce6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008cea:	e7e3      	b.n	8008cb4 <_strtod_l+0x404>
 8008cec:	9b08      	ldr	r3, [sp, #32]
 8008cee:	3316      	adds	r3, #22
 8008cf0:	db0b      	blt.n	8008d0a <_strtod_l+0x45a>
 8008cf2:	9b07      	ldr	r3, [sp, #28]
 8008cf4:	4a57      	ldr	r2, [pc, #348]	; (8008e54 <_strtod_l+0x5a4>)
 8008cf6:	1b9e      	subs	r6, r3, r6
 8008cf8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008cfc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d00:	4650      	mov	r0, sl
 8008d02:	4659      	mov	r1, fp
 8008d04:	f7f7 fda2 	bl	800084c <__aeabi_ddiv>
 8008d08:	e7d6      	b.n	8008cb8 <_strtod_l+0x408>
 8008d0a:	9b08      	ldr	r3, [sp, #32]
 8008d0c:	eba5 0808 	sub.w	r8, r5, r8
 8008d10:	4498      	add	r8, r3
 8008d12:	f1b8 0f00 	cmp.w	r8, #0
 8008d16:	dd71      	ble.n	8008dfc <_strtod_l+0x54c>
 8008d18:	f018 030f 	ands.w	r3, r8, #15
 8008d1c:	d00a      	beq.n	8008d34 <_strtod_l+0x484>
 8008d1e:	494d      	ldr	r1, [pc, #308]	; (8008e54 <_strtod_l+0x5a4>)
 8008d20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d24:	4652      	mov	r2, sl
 8008d26:	465b      	mov	r3, fp
 8008d28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d2c:	f7f7 fc64 	bl	80005f8 <__aeabi_dmul>
 8008d30:	4682      	mov	sl, r0
 8008d32:	468b      	mov	fp, r1
 8008d34:	f038 080f 	bics.w	r8, r8, #15
 8008d38:	d04d      	beq.n	8008dd6 <_strtod_l+0x526>
 8008d3a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008d3e:	dd22      	ble.n	8008d86 <_strtod_l+0x4d6>
 8008d40:	2500      	movs	r5, #0
 8008d42:	462e      	mov	r6, r5
 8008d44:	9509      	str	r5, [sp, #36]	; 0x24
 8008d46:	9507      	str	r5, [sp, #28]
 8008d48:	2322      	movs	r3, #34	; 0x22
 8008d4a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8008e5c <_strtod_l+0x5ac>
 8008d4e:	6023      	str	r3, [r4, #0]
 8008d50:	f04f 0a00 	mov.w	sl, #0
 8008d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	f43f adec 	beq.w	8008934 <_strtod_l+0x84>
 8008d5c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f001 fb1e 	bl	800a3a0 <_Bfree>
 8008d64:	9907      	ldr	r1, [sp, #28]
 8008d66:	4620      	mov	r0, r4
 8008d68:	f001 fb1a 	bl	800a3a0 <_Bfree>
 8008d6c:	4631      	mov	r1, r6
 8008d6e:	4620      	mov	r0, r4
 8008d70:	f001 fb16 	bl	800a3a0 <_Bfree>
 8008d74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d76:	4620      	mov	r0, r4
 8008d78:	f001 fb12 	bl	800a3a0 <_Bfree>
 8008d7c:	4629      	mov	r1, r5
 8008d7e:	4620      	mov	r0, r4
 8008d80:	f001 fb0e 	bl	800a3a0 <_Bfree>
 8008d84:	e5d6      	b.n	8008934 <_strtod_l+0x84>
 8008d86:	2300      	movs	r3, #0
 8008d88:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008d8c:	4650      	mov	r0, sl
 8008d8e:	4659      	mov	r1, fp
 8008d90:	4699      	mov	r9, r3
 8008d92:	f1b8 0f01 	cmp.w	r8, #1
 8008d96:	dc21      	bgt.n	8008ddc <_strtod_l+0x52c>
 8008d98:	b10b      	cbz	r3, 8008d9e <_strtod_l+0x4ee>
 8008d9a:	4682      	mov	sl, r0
 8008d9c:	468b      	mov	fp, r1
 8008d9e:	4b2e      	ldr	r3, [pc, #184]	; (8008e58 <_strtod_l+0x5a8>)
 8008da0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008da4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008da8:	4652      	mov	r2, sl
 8008daa:	465b      	mov	r3, fp
 8008dac:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008db0:	f7f7 fc22 	bl	80005f8 <__aeabi_dmul>
 8008db4:	4b29      	ldr	r3, [pc, #164]	; (8008e5c <_strtod_l+0x5ac>)
 8008db6:	460a      	mov	r2, r1
 8008db8:	400b      	ands	r3, r1
 8008dba:	4929      	ldr	r1, [pc, #164]	; (8008e60 <_strtod_l+0x5b0>)
 8008dbc:	428b      	cmp	r3, r1
 8008dbe:	4682      	mov	sl, r0
 8008dc0:	d8be      	bhi.n	8008d40 <_strtod_l+0x490>
 8008dc2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008dc6:	428b      	cmp	r3, r1
 8008dc8:	bf86      	itte	hi
 8008dca:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8008e64 <_strtod_l+0x5b4>
 8008dce:	f04f 3aff 	movhi.w	sl, #4294967295
 8008dd2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	9304      	str	r3, [sp, #16]
 8008dda:	e081      	b.n	8008ee0 <_strtod_l+0x630>
 8008ddc:	f018 0f01 	tst.w	r8, #1
 8008de0:	d007      	beq.n	8008df2 <_strtod_l+0x542>
 8008de2:	4b1d      	ldr	r3, [pc, #116]	; (8008e58 <_strtod_l+0x5a8>)
 8008de4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dec:	f7f7 fc04 	bl	80005f8 <__aeabi_dmul>
 8008df0:	2301      	movs	r3, #1
 8008df2:	f109 0901 	add.w	r9, r9, #1
 8008df6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008dfa:	e7ca      	b.n	8008d92 <_strtod_l+0x4e2>
 8008dfc:	d0eb      	beq.n	8008dd6 <_strtod_l+0x526>
 8008dfe:	f1c8 0800 	rsb	r8, r8, #0
 8008e02:	f018 020f 	ands.w	r2, r8, #15
 8008e06:	d00a      	beq.n	8008e1e <_strtod_l+0x56e>
 8008e08:	4b12      	ldr	r3, [pc, #72]	; (8008e54 <_strtod_l+0x5a4>)
 8008e0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e0e:	4650      	mov	r0, sl
 8008e10:	4659      	mov	r1, fp
 8008e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e16:	f7f7 fd19 	bl	800084c <__aeabi_ddiv>
 8008e1a:	4682      	mov	sl, r0
 8008e1c:	468b      	mov	fp, r1
 8008e1e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008e22:	d0d8      	beq.n	8008dd6 <_strtod_l+0x526>
 8008e24:	f1b8 0f1f 	cmp.w	r8, #31
 8008e28:	dd1e      	ble.n	8008e68 <_strtod_l+0x5b8>
 8008e2a:	2500      	movs	r5, #0
 8008e2c:	462e      	mov	r6, r5
 8008e2e:	9509      	str	r5, [sp, #36]	; 0x24
 8008e30:	9507      	str	r5, [sp, #28]
 8008e32:	2322      	movs	r3, #34	; 0x22
 8008e34:	f04f 0a00 	mov.w	sl, #0
 8008e38:	f04f 0b00 	mov.w	fp, #0
 8008e3c:	6023      	str	r3, [r4, #0]
 8008e3e:	e789      	b.n	8008d54 <_strtod_l+0x4a4>
 8008e40:	0800cc36 	.word	0x0800cc36
 8008e44:	0800cc50 	.word	0x0800cc50
 8008e48:	0800cc2d 	.word	0x0800cc2d
 8008e4c:	0800cc30 	.word	0x0800cc30
 8008e50:	0800d085 	.word	0x0800d085
 8008e54:	0800cf28 	.word	0x0800cf28
 8008e58:	0800cf00 	.word	0x0800cf00
 8008e5c:	7ff00000 	.word	0x7ff00000
 8008e60:	7ca00000 	.word	0x7ca00000
 8008e64:	7fefffff 	.word	0x7fefffff
 8008e68:	f018 0310 	ands.w	r3, r8, #16
 8008e6c:	bf18      	it	ne
 8008e6e:	236a      	movne	r3, #106	; 0x6a
 8008e70:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8009228 <_strtod_l+0x978>
 8008e74:	9304      	str	r3, [sp, #16]
 8008e76:	4650      	mov	r0, sl
 8008e78:	4659      	mov	r1, fp
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	f018 0f01 	tst.w	r8, #1
 8008e80:	d004      	beq.n	8008e8c <_strtod_l+0x5dc>
 8008e82:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008e86:	f7f7 fbb7 	bl	80005f8 <__aeabi_dmul>
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008e90:	f109 0908 	add.w	r9, r9, #8
 8008e94:	d1f2      	bne.n	8008e7c <_strtod_l+0x5cc>
 8008e96:	b10b      	cbz	r3, 8008e9c <_strtod_l+0x5ec>
 8008e98:	4682      	mov	sl, r0
 8008e9a:	468b      	mov	fp, r1
 8008e9c:	9b04      	ldr	r3, [sp, #16]
 8008e9e:	b1bb      	cbz	r3, 8008ed0 <_strtod_l+0x620>
 8008ea0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008ea4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	4659      	mov	r1, fp
 8008eac:	dd10      	ble.n	8008ed0 <_strtod_l+0x620>
 8008eae:	2b1f      	cmp	r3, #31
 8008eb0:	f340 8128 	ble.w	8009104 <_strtod_l+0x854>
 8008eb4:	2b34      	cmp	r3, #52	; 0x34
 8008eb6:	bfde      	ittt	le
 8008eb8:	3b20      	suble	r3, #32
 8008eba:	f04f 32ff 	movle.w	r2, #4294967295
 8008ebe:	fa02 f303 	lslle.w	r3, r2, r3
 8008ec2:	f04f 0a00 	mov.w	sl, #0
 8008ec6:	bfcc      	ite	gt
 8008ec8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008ecc:	ea03 0b01 	andle.w	fp, r3, r1
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	4650      	mov	r0, sl
 8008ed6:	4659      	mov	r1, fp
 8008ed8:	f7f7 fdf6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008edc:	2800      	cmp	r0, #0
 8008ede:	d1a4      	bne.n	8008e2a <_strtod_l+0x57a>
 8008ee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ee2:	9300      	str	r3, [sp, #0]
 8008ee4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ee6:	462b      	mov	r3, r5
 8008ee8:	463a      	mov	r2, r7
 8008eea:	4620      	mov	r0, r4
 8008eec:	f001 fac4 	bl	800a478 <__s2b>
 8008ef0:	9009      	str	r0, [sp, #36]	; 0x24
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	f43f af24 	beq.w	8008d40 <_strtod_l+0x490>
 8008ef8:	9b07      	ldr	r3, [sp, #28]
 8008efa:	1b9e      	subs	r6, r3, r6
 8008efc:	9b08      	ldr	r3, [sp, #32]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	bfb4      	ite	lt
 8008f02:	4633      	movlt	r3, r6
 8008f04:	2300      	movge	r3, #0
 8008f06:	9310      	str	r3, [sp, #64]	; 0x40
 8008f08:	9b08      	ldr	r3, [sp, #32]
 8008f0a:	2500      	movs	r5, #0
 8008f0c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008f10:	9318      	str	r3, [sp, #96]	; 0x60
 8008f12:	462e      	mov	r6, r5
 8008f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f16:	4620      	mov	r0, r4
 8008f18:	6859      	ldr	r1, [r3, #4]
 8008f1a:	f001 fa01 	bl	800a320 <_Balloc>
 8008f1e:	9007      	str	r0, [sp, #28]
 8008f20:	2800      	cmp	r0, #0
 8008f22:	f43f af11 	beq.w	8008d48 <_strtod_l+0x498>
 8008f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f28:	691a      	ldr	r2, [r3, #16]
 8008f2a:	3202      	adds	r2, #2
 8008f2c:	f103 010c 	add.w	r1, r3, #12
 8008f30:	0092      	lsls	r2, r2, #2
 8008f32:	300c      	adds	r0, #12
 8008f34:	f001 f9e6 	bl	800a304 <memcpy>
 8008f38:	ec4b ab10 	vmov	d0, sl, fp
 8008f3c:	aa20      	add	r2, sp, #128	; 0x80
 8008f3e:	a91f      	add	r1, sp, #124	; 0x7c
 8008f40:	4620      	mov	r0, r4
 8008f42:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008f46:	f001 fdd3 	bl	800aaf0 <__d2b>
 8008f4a:	901e      	str	r0, [sp, #120]	; 0x78
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	f43f aefb 	beq.w	8008d48 <_strtod_l+0x498>
 8008f52:	2101      	movs	r1, #1
 8008f54:	4620      	mov	r0, r4
 8008f56:	f001 fb29 	bl	800a5ac <__i2b>
 8008f5a:	4606      	mov	r6, r0
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	f43f aef3 	beq.w	8008d48 <_strtod_l+0x498>
 8008f62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008f64:	9904      	ldr	r1, [sp, #16]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	bfab      	itete	ge
 8008f6a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8008f6c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8008f6e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8008f70:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8008f74:	bfac      	ite	ge
 8008f76:	eb03 0902 	addge.w	r9, r3, r2
 8008f7a:	1ad7      	sublt	r7, r2, r3
 8008f7c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008f7e:	eba3 0801 	sub.w	r8, r3, r1
 8008f82:	4490      	add	r8, r2
 8008f84:	4ba3      	ldr	r3, [pc, #652]	; (8009214 <_strtod_l+0x964>)
 8008f86:	f108 38ff 	add.w	r8, r8, #4294967295
 8008f8a:	4598      	cmp	r8, r3
 8008f8c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008f90:	f280 80cc 	bge.w	800912c <_strtod_l+0x87c>
 8008f94:	eba3 0308 	sub.w	r3, r3, r8
 8008f98:	2b1f      	cmp	r3, #31
 8008f9a:	eba2 0203 	sub.w	r2, r2, r3
 8008f9e:	f04f 0101 	mov.w	r1, #1
 8008fa2:	f300 80b6 	bgt.w	8009112 <_strtod_l+0x862>
 8008fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8008faa:	9311      	str	r3, [sp, #68]	; 0x44
 8008fac:	2300      	movs	r3, #0
 8008fae:	930c      	str	r3, [sp, #48]	; 0x30
 8008fb0:	eb09 0802 	add.w	r8, r9, r2
 8008fb4:	9b04      	ldr	r3, [sp, #16]
 8008fb6:	45c1      	cmp	r9, r8
 8008fb8:	4417      	add	r7, r2
 8008fba:	441f      	add	r7, r3
 8008fbc:	464b      	mov	r3, r9
 8008fbe:	bfa8      	it	ge
 8008fc0:	4643      	movge	r3, r8
 8008fc2:	42bb      	cmp	r3, r7
 8008fc4:	bfa8      	it	ge
 8008fc6:	463b      	movge	r3, r7
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	bfc2      	ittt	gt
 8008fcc:	eba8 0803 	subgt.w	r8, r8, r3
 8008fd0:	1aff      	subgt	r7, r7, r3
 8008fd2:	eba9 0903 	subgt.w	r9, r9, r3
 8008fd6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	dd17      	ble.n	800900c <_strtod_l+0x75c>
 8008fdc:	4631      	mov	r1, r6
 8008fde:	461a      	mov	r2, r3
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	f001 fb9f 	bl	800a724 <__pow5mult>
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	f43f aead 	beq.w	8008d48 <_strtod_l+0x498>
 8008fee:	4601      	mov	r1, r0
 8008ff0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f001 faf0 	bl	800a5d8 <__multiply>
 8008ff8:	900f      	str	r0, [sp, #60]	; 0x3c
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	f43f aea4 	beq.w	8008d48 <_strtod_l+0x498>
 8009000:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009002:	4620      	mov	r0, r4
 8009004:	f001 f9cc 	bl	800a3a0 <_Bfree>
 8009008:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800900a:	931e      	str	r3, [sp, #120]	; 0x78
 800900c:	f1b8 0f00 	cmp.w	r8, #0
 8009010:	f300 8091 	bgt.w	8009136 <_strtod_l+0x886>
 8009014:	9b08      	ldr	r3, [sp, #32]
 8009016:	2b00      	cmp	r3, #0
 8009018:	dd08      	ble.n	800902c <_strtod_l+0x77c>
 800901a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800901c:	9907      	ldr	r1, [sp, #28]
 800901e:	4620      	mov	r0, r4
 8009020:	f001 fb80 	bl	800a724 <__pow5mult>
 8009024:	9007      	str	r0, [sp, #28]
 8009026:	2800      	cmp	r0, #0
 8009028:	f43f ae8e 	beq.w	8008d48 <_strtod_l+0x498>
 800902c:	2f00      	cmp	r7, #0
 800902e:	dd08      	ble.n	8009042 <_strtod_l+0x792>
 8009030:	9907      	ldr	r1, [sp, #28]
 8009032:	463a      	mov	r2, r7
 8009034:	4620      	mov	r0, r4
 8009036:	f001 fbcf 	bl	800a7d8 <__lshift>
 800903a:	9007      	str	r0, [sp, #28]
 800903c:	2800      	cmp	r0, #0
 800903e:	f43f ae83 	beq.w	8008d48 <_strtod_l+0x498>
 8009042:	f1b9 0f00 	cmp.w	r9, #0
 8009046:	dd08      	ble.n	800905a <_strtod_l+0x7aa>
 8009048:	4631      	mov	r1, r6
 800904a:	464a      	mov	r2, r9
 800904c:	4620      	mov	r0, r4
 800904e:	f001 fbc3 	bl	800a7d8 <__lshift>
 8009052:	4606      	mov	r6, r0
 8009054:	2800      	cmp	r0, #0
 8009056:	f43f ae77 	beq.w	8008d48 <_strtod_l+0x498>
 800905a:	9a07      	ldr	r2, [sp, #28]
 800905c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800905e:	4620      	mov	r0, r4
 8009060:	f001 fc42 	bl	800a8e8 <__mdiff>
 8009064:	4605      	mov	r5, r0
 8009066:	2800      	cmp	r0, #0
 8009068:	f43f ae6e 	beq.w	8008d48 <_strtod_l+0x498>
 800906c:	68c3      	ldr	r3, [r0, #12]
 800906e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009070:	2300      	movs	r3, #0
 8009072:	60c3      	str	r3, [r0, #12]
 8009074:	4631      	mov	r1, r6
 8009076:	f001 fc1b 	bl	800a8b0 <__mcmp>
 800907a:	2800      	cmp	r0, #0
 800907c:	da65      	bge.n	800914a <_strtod_l+0x89a>
 800907e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009080:	ea53 030a 	orrs.w	r3, r3, sl
 8009084:	f040 8087 	bne.w	8009196 <_strtod_l+0x8e6>
 8009088:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800908c:	2b00      	cmp	r3, #0
 800908e:	f040 8082 	bne.w	8009196 <_strtod_l+0x8e6>
 8009092:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009096:	0d1b      	lsrs	r3, r3, #20
 8009098:	051b      	lsls	r3, r3, #20
 800909a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800909e:	d97a      	bls.n	8009196 <_strtod_l+0x8e6>
 80090a0:	696b      	ldr	r3, [r5, #20]
 80090a2:	b913      	cbnz	r3, 80090aa <_strtod_l+0x7fa>
 80090a4:	692b      	ldr	r3, [r5, #16]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	dd75      	ble.n	8009196 <_strtod_l+0x8e6>
 80090aa:	4629      	mov	r1, r5
 80090ac:	2201      	movs	r2, #1
 80090ae:	4620      	mov	r0, r4
 80090b0:	f001 fb92 	bl	800a7d8 <__lshift>
 80090b4:	4631      	mov	r1, r6
 80090b6:	4605      	mov	r5, r0
 80090b8:	f001 fbfa 	bl	800a8b0 <__mcmp>
 80090bc:	2800      	cmp	r0, #0
 80090be:	dd6a      	ble.n	8009196 <_strtod_l+0x8e6>
 80090c0:	9904      	ldr	r1, [sp, #16]
 80090c2:	4a55      	ldr	r2, [pc, #340]	; (8009218 <_strtod_l+0x968>)
 80090c4:	465b      	mov	r3, fp
 80090c6:	2900      	cmp	r1, #0
 80090c8:	f000 8085 	beq.w	80091d6 <_strtod_l+0x926>
 80090cc:	ea02 010b 	and.w	r1, r2, fp
 80090d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80090d4:	dc7f      	bgt.n	80091d6 <_strtod_l+0x926>
 80090d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80090da:	f77f aeaa 	ble.w	8008e32 <_strtod_l+0x582>
 80090de:	4a4f      	ldr	r2, [pc, #316]	; (800921c <_strtod_l+0x96c>)
 80090e0:	2300      	movs	r3, #0
 80090e2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80090e6:	4650      	mov	r0, sl
 80090e8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80090ec:	4659      	mov	r1, fp
 80090ee:	f7f7 fa83 	bl	80005f8 <__aeabi_dmul>
 80090f2:	460b      	mov	r3, r1
 80090f4:	4303      	orrs	r3, r0
 80090f6:	bf08      	it	eq
 80090f8:	2322      	moveq	r3, #34	; 0x22
 80090fa:	4682      	mov	sl, r0
 80090fc:	468b      	mov	fp, r1
 80090fe:	bf08      	it	eq
 8009100:	6023      	streq	r3, [r4, #0]
 8009102:	e62b      	b.n	8008d5c <_strtod_l+0x4ac>
 8009104:	f04f 32ff 	mov.w	r2, #4294967295
 8009108:	fa02 f303 	lsl.w	r3, r2, r3
 800910c:	ea03 0a0a 	and.w	sl, r3, sl
 8009110:	e6de      	b.n	8008ed0 <_strtod_l+0x620>
 8009112:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009116:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800911a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800911e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009122:	fa01 f308 	lsl.w	r3, r1, r8
 8009126:	930c      	str	r3, [sp, #48]	; 0x30
 8009128:	9111      	str	r1, [sp, #68]	; 0x44
 800912a:	e741      	b.n	8008fb0 <_strtod_l+0x700>
 800912c:	2300      	movs	r3, #0
 800912e:	930c      	str	r3, [sp, #48]	; 0x30
 8009130:	2301      	movs	r3, #1
 8009132:	9311      	str	r3, [sp, #68]	; 0x44
 8009134:	e73c      	b.n	8008fb0 <_strtod_l+0x700>
 8009136:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009138:	4642      	mov	r2, r8
 800913a:	4620      	mov	r0, r4
 800913c:	f001 fb4c 	bl	800a7d8 <__lshift>
 8009140:	901e      	str	r0, [sp, #120]	; 0x78
 8009142:	2800      	cmp	r0, #0
 8009144:	f47f af66 	bne.w	8009014 <_strtod_l+0x764>
 8009148:	e5fe      	b.n	8008d48 <_strtod_l+0x498>
 800914a:	465f      	mov	r7, fp
 800914c:	d16e      	bne.n	800922c <_strtod_l+0x97c>
 800914e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009150:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009154:	b342      	cbz	r2, 80091a8 <_strtod_l+0x8f8>
 8009156:	4a32      	ldr	r2, [pc, #200]	; (8009220 <_strtod_l+0x970>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d128      	bne.n	80091ae <_strtod_l+0x8fe>
 800915c:	9b04      	ldr	r3, [sp, #16]
 800915e:	4650      	mov	r0, sl
 8009160:	b1eb      	cbz	r3, 800919e <_strtod_l+0x8ee>
 8009162:	4a2d      	ldr	r2, [pc, #180]	; (8009218 <_strtod_l+0x968>)
 8009164:	403a      	ands	r2, r7
 8009166:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800916a:	f04f 31ff 	mov.w	r1, #4294967295
 800916e:	d819      	bhi.n	80091a4 <_strtod_l+0x8f4>
 8009170:	0d12      	lsrs	r2, r2, #20
 8009172:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009176:	fa01 f303 	lsl.w	r3, r1, r3
 800917a:	4298      	cmp	r0, r3
 800917c:	d117      	bne.n	80091ae <_strtod_l+0x8fe>
 800917e:	4b29      	ldr	r3, [pc, #164]	; (8009224 <_strtod_l+0x974>)
 8009180:	429f      	cmp	r7, r3
 8009182:	d102      	bne.n	800918a <_strtod_l+0x8da>
 8009184:	3001      	adds	r0, #1
 8009186:	f43f addf 	beq.w	8008d48 <_strtod_l+0x498>
 800918a:	4b23      	ldr	r3, [pc, #140]	; (8009218 <_strtod_l+0x968>)
 800918c:	403b      	ands	r3, r7
 800918e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009192:	f04f 0a00 	mov.w	sl, #0
 8009196:	9b04      	ldr	r3, [sp, #16]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d1a0      	bne.n	80090de <_strtod_l+0x82e>
 800919c:	e5de      	b.n	8008d5c <_strtod_l+0x4ac>
 800919e:	f04f 33ff 	mov.w	r3, #4294967295
 80091a2:	e7ea      	b.n	800917a <_strtod_l+0x8ca>
 80091a4:	460b      	mov	r3, r1
 80091a6:	e7e8      	b.n	800917a <_strtod_l+0x8ca>
 80091a8:	ea53 030a 	orrs.w	r3, r3, sl
 80091ac:	d088      	beq.n	80090c0 <_strtod_l+0x810>
 80091ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091b0:	b1db      	cbz	r3, 80091ea <_strtod_l+0x93a>
 80091b2:	423b      	tst	r3, r7
 80091b4:	d0ef      	beq.n	8009196 <_strtod_l+0x8e6>
 80091b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091b8:	9a04      	ldr	r2, [sp, #16]
 80091ba:	4650      	mov	r0, sl
 80091bc:	4659      	mov	r1, fp
 80091be:	b1c3      	cbz	r3, 80091f2 <_strtod_l+0x942>
 80091c0:	f7ff fb57 	bl	8008872 <sulp>
 80091c4:	4602      	mov	r2, r0
 80091c6:	460b      	mov	r3, r1
 80091c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80091cc:	f7f7 f85e 	bl	800028c <__adddf3>
 80091d0:	4682      	mov	sl, r0
 80091d2:	468b      	mov	fp, r1
 80091d4:	e7df      	b.n	8009196 <_strtod_l+0x8e6>
 80091d6:	4013      	ands	r3, r2
 80091d8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80091dc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80091e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80091e4:	f04f 3aff 	mov.w	sl, #4294967295
 80091e8:	e7d5      	b.n	8009196 <_strtod_l+0x8e6>
 80091ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80091ec:	ea13 0f0a 	tst.w	r3, sl
 80091f0:	e7e0      	b.n	80091b4 <_strtod_l+0x904>
 80091f2:	f7ff fb3e 	bl	8008872 <sulp>
 80091f6:	4602      	mov	r2, r0
 80091f8:	460b      	mov	r3, r1
 80091fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80091fe:	f7f7 f843 	bl	8000288 <__aeabi_dsub>
 8009202:	2200      	movs	r2, #0
 8009204:	2300      	movs	r3, #0
 8009206:	4682      	mov	sl, r0
 8009208:	468b      	mov	fp, r1
 800920a:	f7f7 fc5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800920e:	2800      	cmp	r0, #0
 8009210:	d0c1      	beq.n	8009196 <_strtod_l+0x8e6>
 8009212:	e60e      	b.n	8008e32 <_strtod_l+0x582>
 8009214:	fffffc02 	.word	0xfffffc02
 8009218:	7ff00000 	.word	0x7ff00000
 800921c:	39500000 	.word	0x39500000
 8009220:	000fffff 	.word	0x000fffff
 8009224:	7fefffff 	.word	0x7fefffff
 8009228:	0800cc68 	.word	0x0800cc68
 800922c:	4631      	mov	r1, r6
 800922e:	4628      	mov	r0, r5
 8009230:	f001 fcba 	bl	800aba8 <__ratio>
 8009234:	ec59 8b10 	vmov	r8, r9, d0
 8009238:	ee10 0a10 	vmov	r0, s0
 800923c:	2200      	movs	r2, #0
 800923e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009242:	4649      	mov	r1, r9
 8009244:	f7f7 fc54 	bl	8000af0 <__aeabi_dcmple>
 8009248:	2800      	cmp	r0, #0
 800924a:	d07c      	beq.n	8009346 <_strtod_l+0xa96>
 800924c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800924e:	2b00      	cmp	r3, #0
 8009250:	d04c      	beq.n	80092ec <_strtod_l+0xa3c>
 8009252:	4b95      	ldr	r3, [pc, #596]	; (80094a8 <_strtod_l+0xbf8>)
 8009254:	2200      	movs	r2, #0
 8009256:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800925a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80094a8 <_strtod_l+0xbf8>
 800925e:	f04f 0800 	mov.w	r8, #0
 8009262:	4b92      	ldr	r3, [pc, #584]	; (80094ac <_strtod_l+0xbfc>)
 8009264:	403b      	ands	r3, r7
 8009266:	9311      	str	r3, [sp, #68]	; 0x44
 8009268:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800926a:	4b91      	ldr	r3, [pc, #580]	; (80094b0 <_strtod_l+0xc00>)
 800926c:	429a      	cmp	r2, r3
 800926e:	f040 80b2 	bne.w	80093d6 <_strtod_l+0xb26>
 8009272:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009276:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800927a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800927e:	ec4b ab10 	vmov	d0, sl, fp
 8009282:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8009286:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800928a:	f001 fbb5 	bl	800a9f8 <__ulp>
 800928e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009292:	ec53 2b10 	vmov	r2, r3, d0
 8009296:	f7f7 f9af 	bl	80005f8 <__aeabi_dmul>
 800929a:	4652      	mov	r2, sl
 800929c:	465b      	mov	r3, fp
 800929e:	f7f6 fff5 	bl	800028c <__adddf3>
 80092a2:	460b      	mov	r3, r1
 80092a4:	4981      	ldr	r1, [pc, #516]	; (80094ac <_strtod_l+0xbfc>)
 80092a6:	4a83      	ldr	r2, [pc, #524]	; (80094b4 <_strtod_l+0xc04>)
 80092a8:	4019      	ands	r1, r3
 80092aa:	4291      	cmp	r1, r2
 80092ac:	4682      	mov	sl, r0
 80092ae:	d95e      	bls.n	800936e <_strtod_l+0xabe>
 80092b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092b2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d103      	bne.n	80092c2 <_strtod_l+0xa12>
 80092ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092bc:	3301      	adds	r3, #1
 80092be:	f43f ad43 	beq.w	8008d48 <_strtod_l+0x498>
 80092c2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80094c0 <_strtod_l+0xc10>
 80092c6:	f04f 3aff 	mov.w	sl, #4294967295
 80092ca:	991e      	ldr	r1, [sp, #120]	; 0x78
 80092cc:	4620      	mov	r0, r4
 80092ce:	f001 f867 	bl	800a3a0 <_Bfree>
 80092d2:	9907      	ldr	r1, [sp, #28]
 80092d4:	4620      	mov	r0, r4
 80092d6:	f001 f863 	bl	800a3a0 <_Bfree>
 80092da:	4631      	mov	r1, r6
 80092dc:	4620      	mov	r0, r4
 80092de:	f001 f85f 	bl	800a3a0 <_Bfree>
 80092e2:	4629      	mov	r1, r5
 80092e4:	4620      	mov	r0, r4
 80092e6:	f001 f85b 	bl	800a3a0 <_Bfree>
 80092ea:	e613      	b.n	8008f14 <_strtod_l+0x664>
 80092ec:	f1ba 0f00 	cmp.w	sl, #0
 80092f0:	d11b      	bne.n	800932a <_strtod_l+0xa7a>
 80092f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092f6:	b9f3      	cbnz	r3, 8009336 <_strtod_l+0xa86>
 80092f8:	4b6b      	ldr	r3, [pc, #428]	; (80094a8 <_strtod_l+0xbf8>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	4640      	mov	r0, r8
 80092fe:	4649      	mov	r1, r9
 8009300:	f7f7 fbec 	bl	8000adc <__aeabi_dcmplt>
 8009304:	b9d0      	cbnz	r0, 800933c <_strtod_l+0xa8c>
 8009306:	4640      	mov	r0, r8
 8009308:	4649      	mov	r1, r9
 800930a:	4b6b      	ldr	r3, [pc, #428]	; (80094b8 <_strtod_l+0xc08>)
 800930c:	2200      	movs	r2, #0
 800930e:	f7f7 f973 	bl	80005f8 <__aeabi_dmul>
 8009312:	4680      	mov	r8, r0
 8009314:	4689      	mov	r9, r1
 8009316:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800931a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800931e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009320:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8009324:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009328:	e79b      	b.n	8009262 <_strtod_l+0x9b2>
 800932a:	f1ba 0f01 	cmp.w	sl, #1
 800932e:	d102      	bne.n	8009336 <_strtod_l+0xa86>
 8009330:	2f00      	cmp	r7, #0
 8009332:	f43f ad7e 	beq.w	8008e32 <_strtod_l+0x582>
 8009336:	4b61      	ldr	r3, [pc, #388]	; (80094bc <_strtod_l+0xc0c>)
 8009338:	2200      	movs	r2, #0
 800933a:	e78c      	b.n	8009256 <_strtod_l+0x9a6>
 800933c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80094b8 <_strtod_l+0xc08>
 8009340:	f04f 0800 	mov.w	r8, #0
 8009344:	e7e7      	b.n	8009316 <_strtod_l+0xa66>
 8009346:	4b5c      	ldr	r3, [pc, #368]	; (80094b8 <_strtod_l+0xc08>)
 8009348:	4640      	mov	r0, r8
 800934a:	4649      	mov	r1, r9
 800934c:	2200      	movs	r2, #0
 800934e:	f7f7 f953 	bl	80005f8 <__aeabi_dmul>
 8009352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009354:	4680      	mov	r8, r0
 8009356:	4689      	mov	r9, r1
 8009358:	b933      	cbnz	r3, 8009368 <_strtod_l+0xab8>
 800935a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800935e:	9012      	str	r0, [sp, #72]	; 0x48
 8009360:	9313      	str	r3, [sp, #76]	; 0x4c
 8009362:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8009366:	e7dd      	b.n	8009324 <_strtod_l+0xa74>
 8009368:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800936c:	e7f9      	b.n	8009362 <_strtod_l+0xab2>
 800936e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009372:	9b04      	ldr	r3, [sp, #16]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1a8      	bne.n	80092ca <_strtod_l+0xa1a>
 8009378:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800937c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800937e:	0d1b      	lsrs	r3, r3, #20
 8009380:	051b      	lsls	r3, r3, #20
 8009382:	429a      	cmp	r2, r3
 8009384:	d1a1      	bne.n	80092ca <_strtod_l+0xa1a>
 8009386:	4640      	mov	r0, r8
 8009388:	4649      	mov	r1, r9
 800938a:	f7f7 fc6d 	bl	8000c68 <__aeabi_d2lz>
 800938e:	f7f7 f905 	bl	800059c <__aeabi_l2d>
 8009392:	4602      	mov	r2, r0
 8009394:	460b      	mov	r3, r1
 8009396:	4640      	mov	r0, r8
 8009398:	4649      	mov	r1, r9
 800939a:	f7f6 ff75 	bl	8000288 <__aeabi_dsub>
 800939e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80093a4:	ea43 030a 	orr.w	r3, r3, sl
 80093a8:	4313      	orrs	r3, r2
 80093aa:	4680      	mov	r8, r0
 80093ac:	4689      	mov	r9, r1
 80093ae:	d053      	beq.n	8009458 <_strtod_l+0xba8>
 80093b0:	a335      	add	r3, pc, #212	; (adr r3, 8009488 <_strtod_l+0xbd8>)
 80093b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b6:	f7f7 fb91 	bl	8000adc <__aeabi_dcmplt>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	f47f acce 	bne.w	8008d5c <_strtod_l+0x4ac>
 80093c0:	a333      	add	r3, pc, #204	; (adr r3, 8009490 <_strtod_l+0xbe0>)
 80093c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c6:	4640      	mov	r0, r8
 80093c8:	4649      	mov	r1, r9
 80093ca:	f7f7 fba5 	bl	8000b18 <__aeabi_dcmpgt>
 80093ce:	2800      	cmp	r0, #0
 80093d0:	f43f af7b 	beq.w	80092ca <_strtod_l+0xa1a>
 80093d4:	e4c2      	b.n	8008d5c <_strtod_l+0x4ac>
 80093d6:	9b04      	ldr	r3, [sp, #16]
 80093d8:	b333      	cbz	r3, 8009428 <_strtod_l+0xb78>
 80093da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093dc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80093e0:	d822      	bhi.n	8009428 <_strtod_l+0xb78>
 80093e2:	a32d      	add	r3, pc, #180	; (adr r3, 8009498 <_strtod_l+0xbe8>)
 80093e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e8:	4640      	mov	r0, r8
 80093ea:	4649      	mov	r1, r9
 80093ec:	f7f7 fb80 	bl	8000af0 <__aeabi_dcmple>
 80093f0:	b1a0      	cbz	r0, 800941c <_strtod_l+0xb6c>
 80093f2:	4649      	mov	r1, r9
 80093f4:	4640      	mov	r0, r8
 80093f6:	f7f7 fbaf 	bl	8000b58 <__aeabi_d2uiz>
 80093fa:	2801      	cmp	r0, #1
 80093fc:	bf38      	it	cc
 80093fe:	2001      	movcc	r0, #1
 8009400:	f7f7 f880 	bl	8000504 <__aeabi_ui2d>
 8009404:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009406:	4680      	mov	r8, r0
 8009408:	4689      	mov	r9, r1
 800940a:	bb13      	cbnz	r3, 8009452 <_strtod_l+0xba2>
 800940c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009410:	9014      	str	r0, [sp, #80]	; 0x50
 8009412:	9315      	str	r3, [sp, #84]	; 0x54
 8009414:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009418:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800941c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800941e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009420:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009424:	1a9b      	subs	r3, r3, r2
 8009426:	930d      	str	r3, [sp, #52]	; 0x34
 8009428:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800942c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009430:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009434:	f001 fae0 	bl	800a9f8 <__ulp>
 8009438:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800943c:	ec53 2b10 	vmov	r2, r3, d0
 8009440:	f7f7 f8da 	bl	80005f8 <__aeabi_dmul>
 8009444:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009448:	f7f6 ff20 	bl	800028c <__adddf3>
 800944c:	4682      	mov	sl, r0
 800944e:	468b      	mov	fp, r1
 8009450:	e78f      	b.n	8009372 <_strtod_l+0xac2>
 8009452:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8009456:	e7dd      	b.n	8009414 <_strtod_l+0xb64>
 8009458:	a311      	add	r3, pc, #68	; (adr r3, 80094a0 <_strtod_l+0xbf0>)
 800945a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945e:	f7f7 fb3d 	bl	8000adc <__aeabi_dcmplt>
 8009462:	e7b4      	b.n	80093ce <_strtod_l+0xb1e>
 8009464:	2300      	movs	r3, #0
 8009466:	930e      	str	r3, [sp, #56]	; 0x38
 8009468:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800946a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800946c:	6013      	str	r3, [r2, #0]
 800946e:	f7ff ba65 	b.w	800893c <_strtod_l+0x8c>
 8009472:	2b65      	cmp	r3, #101	; 0x65
 8009474:	f43f ab5d 	beq.w	8008b32 <_strtod_l+0x282>
 8009478:	2b45      	cmp	r3, #69	; 0x45
 800947a:	f43f ab5a 	beq.w	8008b32 <_strtod_l+0x282>
 800947e:	2201      	movs	r2, #1
 8009480:	f7ff bb92 	b.w	8008ba8 <_strtod_l+0x2f8>
 8009484:	f3af 8000 	nop.w
 8009488:	94a03595 	.word	0x94a03595
 800948c:	3fdfffff 	.word	0x3fdfffff
 8009490:	35afe535 	.word	0x35afe535
 8009494:	3fe00000 	.word	0x3fe00000
 8009498:	ffc00000 	.word	0xffc00000
 800949c:	41dfffff 	.word	0x41dfffff
 80094a0:	94a03595 	.word	0x94a03595
 80094a4:	3fcfffff 	.word	0x3fcfffff
 80094a8:	3ff00000 	.word	0x3ff00000
 80094ac:	7ff00000 	.word	0x7ff00000
 80094b0:	7fe00000 	.word	0x7fe00000
 80094b4:	7c9fffff 	.word	0x7c9fffff
 80094b8:	3fe00000 	.word	0x3fe00000
 80094bc:	bff00000 	.word	0xbff00000
 80094c0:	7fefffff 	.word	0x7fefffff

080094c4 <_strtod_r>:
 80094c4:	4b01      	ldr	r3, [pc, #4]	; (80094cc <_strtod_r+0x8>)
 80094c6:	f7ff b9f3 	b.w	80088b0 <_strtod_l>
 80094ca:	bf00      	nop
 80094cc:	20000260 	.word	0x20000260

080094d0 <_strtol_l.isra.0>:
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094d6:	d001      	beq.n	80094dc <_strtol_l.isra.0+0xc>
 80094d8:	2b24      	cmp	r3, #36	; 0x24
 80094da:	d906      	bls.n	80094ea <_strtol_l.isra.0+0x1a>
 80094dc:	f7fe fe7a 	bl	80081d4 <__errno>
 80094e0:	2316      	movs	r3, #22
 80094e2:	6003      	str	r3, [r0, #0]
 80094e4:	2000      	movs	r0, #0
 80094e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ea:	4f3a      	ldr	r7, [pc, #232]	; (80095d4 <_strtol_l.isra.0+0x104>)
 80094ec:	468e      	mov	lr, r1
 80094ee:	4676      	mov	r6, lr
 80094f0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80094f4:	5de5      	ldrb	r5, [r4, r7]
 80094f6:	f015 0508 	ands.w	r5, r5, #8
 80094fa:	d1f8      	bne.n	80094ee <_strtol_l.isra.0+0x1e>
 80094fc:	2c2d      	cmp	r4, #45	; 0x2d
 80094fe:	d134      	bne.n	800956a <_strtol_l.isra.0+0x9a>
 8009500:	f89e 4000 	ldrb.w	r4, [lr]
 8009504:	f04f 0801 	mov.w	r8, #1
 8009508:	f106 0e02 	add.w	lr, r6, #2
 800950c:	2b00      	cmp	r3, #0
 800950e:	d05c      	beq.n	80095ca <_strtol_l.isra.0+0xfa>
 8009510:	2b10      	cmp	r3, #16
 8009512:	d10c      	bne.n	800952e <_strtol_l.isra.0+0x5e>
 8009514:	2c30      	cmp	r4, #48	; 0x30
 8009516:	d10a      	bne.n	800952e <_strtol_l.isra.0+0x5e>
 8009518:	f89e 4000 	ldrb.w	r4, [lr]
 800951c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009520:	2c58      	cmp	r4, #88	; 0x58
 8009522:	d14d      	bne.n	80095c0 <_strtol_l.isra.0+0xf0>
 8009524:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009528:	2310      	movs	r3, #16
 800952a:	f10e 0e02 	add.w	lr, lr, #2
 800952e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009532:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009536:	2600      	movs	r6, #0
 8009538:	fbbc f9f3 	udiv	r9, ip, r3
 800953c:	4635      	mov	r5, r6
 800953e:	fb03 ca19 	mls	sl, r3, r9, ip
 8009542:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009546:	2f09      	cmp	r7, #9
 8009548:	d818      	bhi.n	800957c <_strtol_l.isra.0+0xac>
 800954a:	463c      	mov	r4, r7
 800954c:	42a3      	cmp	r3, r4
 800954e:	dd24      	ble.n	800959a <_strtol_l.isra.0+0xca>
 8009550:	2e00      	cmp	r6, #0
 8009552:	db1f      	blt.n	8009594 <_strtol_l.isra.0+0xc4>
 8009554:	45a9      	cmp	r9, r5
 8009556:	d31d      	bcc.n	8009594 <_strtol_l.isra.0+0xc4>
 8009558:	d101      	bne.n	800955e <_strtol_l.isra.0+0x8e>
 800955a:	45a2      	cmp	sl, r4
 800955c:	db1a      	blt.n	8009594 <_strtol_l.isra.0+0xc4>
 800955e:	fb05 4503 	mla	r5, r5, r3, r4
 8009562:	2601      	movs	r6, #1
 8009564:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009568:	e7eb      	b.n	8009542 <_strtol_l.isra.0+0x72>
 800956a:	2c2b      	cmp	r4, #43	; 0x2b
 800956c:	bf08      	it	eq
 800956e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8009572:	46a8      	mov	r8, r5
 8009574:	bf08      	it	eq
 8009576:	f106 0e02 	addeq.w	lr, r6, #2
 800957a:	e7c7      	b.n	800950c <_strtol_l.isra.0+0x3c>
 800957c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009580:	2f19      	cmp	r7, #25
 8009582:	d801      	bhi.n	8009588 <_strtol_l.isra.0+0xb8>
 8009584:	3c37      	subs	r4, #55	; 0x37
 8009586:	e7e1      	b.n	800954c <_strtol_l.isra.0+0x7c>
 8009588:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800958c:	2f19      	cmp	r7, #25
 800958e:	d804      	bhi.n	800959a <_strtol_l.isra.0+0xca>
 8009590:	3c57      	subs	r4, #87	; 0x57
 8009592:	e7db      	b.n	800954c <_strtol_l.isra.0+0x7c>
 8009594:	f04f 36ff 	mov.w	r6, #4294967295
 8009598:	e7e4      	b.n	8009564 <_strtol_l.isra.0+0x94>
 800959a:	2e00      	cmp	r6, #0
 800959c:	da05      	bge.n	80095aa <_strtol_l.isra.0+0xda>
 800959e:	2322      	movs	r3, #34	; 0x22
 80095a0:	6003      	str	r3, [r0, #0]
 80095a2:	4665      	mov	r5, ip
 80095a4:	b942      	cbnz	r2, 80095b8 <_strtol_l.isra.0+0xe8>
 80095a6:	4628      	mov	r0, r5
 80095a8:	e79d      	b.n	80094e6 <_strtol_l.isra.0+0x16>
 80095aa:	f1b8 0f00 	cmp.w	r8, #0
 80095ae:	d000      	beq.n	80095b2 <_strtol_l.isra.0+0xe2>
 80095b0:	426d      	negs	r5, r5
 80095b2:	2a00      	cmp	r2, #0
 80095b4:	d0f7      	beq.n	80095a6 <_strtol_l.isra.0+0xd6>
 80095b6:	b10e      	cbz	r6, 80095bc <_strtol_l.isra.0+0xec>
 80095b8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80095bc:	6011      	str	r1, [r2, #0]
 80095be:	e7f2      	b.n	80095a6 <_strtol_l.isra.0+0xd6>
 80095c0:	2430      	movs	r4, #48	; 0x30
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1b3      	bne.n	800952e <_strtol_l.isra.0+0x5e>
 80095c6:	2308      	movs	r3, #8
 80095c8:	e7b1      	b.n	800952e <_strtol_l.isra.0+0x5e>
 80095ca:	2c30      	cmp	r4, #48	; 0x30
 80095cc:	d0a4      	beq.n	8009518 <_strtol_l.isra.0+0x48>
 80095ce:	230a      	movs	r3, #10
 80095d0:	e7ad      	b.n	800952e <_strtol_l.isra.0+0x5e>
 80095d2:	bf00      	nop
 80095d4:	0800cc91 	.word	0x0800cc91

080095d8 <_strtol_r>:
 80095d8:	f7ff bf7a 	b.w	80094d0 <_strtol_l.isra.0>

080095dc <__swbuf_r>:
 80095dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095de:	460e      	mov	r6, r1
 80095e0:	4614      	mov	r4, r2
 80095e2:	4605      	mov	r5, r0
 80095e4:	b118      	cbz	r0, 80095ee <__swbuf_r+0x12>
 80095e6:	6983      	ldr	r3, [r0, #24]
 80095e8:	b90b      	cbnz	r3, 80095ee <__swbuf_r+0x12>
 80095ea:	f000 f9f3 	bl	80099d4 <__sinit>
 80095ee:	4b21      	ldr	r3, [pc, #132]	; (8009674 <__swbuf_r+0x98>)
 80095f0:	429c      	cmp	r4, r3
 80095f2:	d12b      	bne.n	800964c <__swbuf_r+0x70>
 80095f4:	686c      	ldr	r4, [r5, #4]
 80095f6:	69a3      	ldr	r3, [r4, #24]
 80095f8:	60a3      	str	r3, [r4, #8]
 80095fa:	89a3      	ldrh	r3, [r4, #12]
 80095fc:	071a      	lsls	r2, r3, #28
 80095fe:	d52f      	bpl.n	8009660 <__swbuf_r+0x84>
 8009600:	6923      	ldr	r3, [r4, #16]
 8009602:	b36b      	cbz	r3, 8009660 <__swbuf_r+0x84>
 8009604:	6923      	ldr	r3, [r4, #16]
 8009606:	6820      	ldr	r0, [r4, #0]
 8009608:	1ac0      	subs	r0, r0, r3
 800960a:	6963      	ldr	r3, [r4, #20]
 800960c:	b2f6      	uxtb	r6, r6
 800960e:	4283      	cmp	r3, r0
 8009610:	4637      	mov	r7, r6
 8009612:	dc04      	bgt.n	800961e <__swbuf_r+0x42>
 8009614:	4621      	mov	r1, r4
 8009616:	4628      	mov	r0, r5
 8009618:	f000 f948 	bl	80098ac <_fflush_r>
 800961c:	bb30      	cbnz	r0, 800966c <__swbuf_r+0x90>
 800961e:	68a3      	ldr	r3, [r4, #8]
 8009620:	3b01      	subs	r3, #1
 8009622:	60a3      	str	r3, [r4, #8]
 8009624:	6823      	ldr	r3, [r4, #0]
 8009626:	1c5a      	adds	r2, r3, #1
 8009628:	6022      	str	r2, [r4, #0]
 800962a:	701e      	strb	r6, [r3, #0]
 800962c:	6963      	ldr	r3, [r4, #20]
 800962e:	3001      	adds	r0, #1
 8009630:	4283      	cmp	r3, r0
 8009632:	d004      	beq.n	800963e <__swbuf_r+0x62>
 8009634:	89a3      	ldrh	r3, [r4, #12]
 8009636:	07db      	lsls	r3, r3, #31
 8009638:	d506      	bpl.n	8009648 <__swbuf_r+0x6c>
 800963a:	2e0a      	cmp	r6, #10
 800963c:	d104      	bne.n	8009648 <__swbuf_r+0x6c>
 800963e:	4621      	mov	r1, r4
 8009640:	4628      	mov	r0, r5
 8009642:	f000 f933 	bl	80098ac <_fflush_r>
 8009646:	b988      	cbnz	r0, 800966c <__swbuf_r+0x90>
 8009648:	4638      	mov	r0, r7
 800964a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800964c:	4b0a      	ldr	r3, [pc, #40]	; (8009678 <__swbuf_r+0x9c>)
 800964e:	429c      	cmp	r4, r3
 8009650:	d101      	bne.n	8009656 <__swbuf_r+0x7a>
 8009652:	68ac      	ldr	r4, [r5, #8]
 8009654:	e7cf      	b.n	80095f6 <__swbuf_r+0x1a>
 8009656:	4b09      	ldr	r3, [pc, #36]	; (800967c <__swbuf_r+0xa0>)
 8009658:	429c      	cmp	r4, r3
 800965a:	bf08      	it	eq
 800965c:	68ec      	ldreq	r4, [r5, #12]
 800965e:	e7ca      	b.n	80095f6 <__swbuf_r+0x1a>
 8009660:	4621      	mov	r1, r4
 8009662:	4628      	mov	r0, r5
 8009664:	f000 f81e 	bl	80096a4 <__swsetup_r>
 8009668:	2800      	cmp	r0, #0
 800966a:	d0cb      	beq.n	8009604 <__swbuf_r+0x28>
 800966c:	f04f 37ff 	mov.w	r7, #4294967295
 8009670:	e7ea      	b.n	8009648 <__swbuf_r+0x6c>
 8009672:	bf00      	nop
 8009674:	0800cdb4 	.word	0x0800cdb4
 8009678:	0800cdd4 	.word	0x0800cdd4
 800967c:	0800cd94 	.word	0x0800cd94

08009680 <_write_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	4d07      	ldr	r5, [pc, #28]	; (80096a0 <_write_r+0x20>)
 8009684:	4604      	mov	r4, r0
 8009686:	4608      	mov	r0, r1
 8009688:	4611      	mov	r1, r2
 800968a:	2200      	movs	r2, #0
 800968c:	602a      	str	r2, [r5, #0]
 800968e:	461a      	mov	r2, r3
 8009690:	f7f7 fed0 	bl	8001434 <_write>
 8009694:	1c43      	adds	r3, r0, #1
 8009696:	d102      	bne.n	800969e <_write_r+0x1e>
 8009698:	682b      	ldr	r3, [r5, #0]
 800969a:	b103      	cbz	r3, 800969e <_write_r+0x1e>
 800969c:	6023      	str	r3, [r4, #0]
 800969e:	bd38      	pop	{r3, r4, r5, pc}
 80096a0:	20000f68 	.word	0x20000f68

080096a4 <__swsetup_r>:
 80096a4:	4b32      	ldr	r3, [pc, #200]	; (8009770 <__swsetup_r+0xcc>)
 80096a6:	b570      	push	{r4, r5, r6, lr}
 80096a8:	681d      	ldr	r5, [r3, #0]
 80096aa:	4606      	mov	r6, r0
 80096ac:	460c      	mov	r4, r1
 80096ae:	b125      	cbz	r5, 80096ba <__swsetup_r+0x16>
 80096b0:	69ab      	ldr	r3, [r5, #24]
 80096b2:	b913      	cbnz	r3, 80096ba <__swsetup_r+0x16>
 80096b4:	4628      	mov	r0, r5
 80096b6:	f000 f98d 	bl	80099d4 <__sinit>
 80096ba:	4b2e      	ldr	r3, [pc, #184]	; (8009774 <__swsetup_r+0xd0>)
 80096bc:	429c      	cmp	r4, r3
 80096be:	d10f      	bne.n	80096e0 <__swsetup_r+0x3c>
 80096c0:	686c      	ldr	r4, [r5, #4]
 80096c2:	89a3      	ldrh	r3, [r4, #12]
 80096c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096c8:	0719      	lsls	r1, r3, #28
 80096ca:	d42c      	bmi.n	8009726 <__swsetup_r+0x82>
 80096cc:	06dd      	lsls	r5, r3, #27
 80096ce:	d411      	bmi.n	80096f4 <__swsetup_r+0x50>
 80096d0:	2309      	movs	r3, #9
 80096d2:	6033      	str	r3, [r6, #0]
 80096d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80096d8:	81a3      	strh	r3, [r4, #12]
 80096da:	f04f 30ff 	mov.w	r0, #4294967295
 80096de:	e03e      	b.n	800975e <__swsetup_r+0xba>
 80096e0:	4b25      	ldr	r3, [pc, #148]	; (8009778 <__swsetup_r+0xd4>)
 80096e2:	429c      	cmp	r4, r3
 80096e4:	d101      	bne.n	80096ea <__swsetup_r+0x46>
 80096e6:	68ac      	ldr	r4, [r5, #8]
 80096e8:	e7eb      	b.n	80096c2 <__swsetup_r+0x1e>
 80096ea:	4b24      	ldr	r3, [pc, #144]	; (800977c <__swsetup_r+0xd8>)
 80096ec:	429c      	cmp	r4, r3
 80096ee:	bf08      	it	eq
 80096f0:	68ec      	ldreq	r4, [r5, #12]
 80096f2:	e7e6      	b.n	80096c2 <__swsetup_r+0x1e>
 80096f4:	0758      	lsls	r0, r3, #29
 80096f6:	d512      	bpl.n	800971e <__swsetup_r+0x7a>
 80096f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096fa:	b141      	cbz	r1, 800970e <__swsetup_r+0x6a>
 80096fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009700:	4299      	cmp	r1, r3
 8009702:	d002      	beq.n	800970a <__swsetup_r+0x66>
 8009704:	4630      	mov	r0, r6
 8009706:	f001 fad5 	bl	800acb4 <_free_r>
 800970a:	2300      	movs	r3, #0
 800970c:	6363      	str	r3, [r4, #52]	; 0x34
 800970e:	89a3      	ldrh	r3, [r4, #12]
 8009710:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009714:	81a3      	strh	r3, [r4, #12]
 8009716:	2300      	movs	r3, #0
 8009718:	6063      	str	r3, [r4, #4]
 800971a:	6923      	ldr	r3, [r4, #16]
 800971c:	6023      	str	r3, [r4, #0]
 800971e:	89a3      	ldrh	r3, [r4, #12]
 8009720:	f043 0308 	orr.w	r3, r3, #8
 8009724:	81a3      	strh	r3, [r4, #12]
 8009726:	6923      	ldr	r3, [r4, #16]
 8009728:	b94b      	cbnz	r3, 800973e <__swsetup_r+0x9a>
 800972a:	89a3      	ldrh	r3, [r4, #12]
 800972c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009734:	d003      	beq.n	800973e <__swsetup_r+0x9a>
 8009736:	4621      	mov	r1, r4
 8009738:	4630      	mov	r0, r6
 800973a:	f000 fd91 	bl	800a260 <__smakebuf_r>
 800973e:	89a0      	ldrh	r0, [r4, #12]
 8009740:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009744:	f010 0301 	ands.w	r3, r0, #1
 8009748:	d00a      	beq.n	8009760 <__swsetup_r+0xbc>
 800974a:	2300      	movs	r3, #0
 800974c:	60a3      	str	r3, [r4, #8]
 800974e:	6963      	ldr	r3, [r4, #20]
 8009750:	425b      	negs	r3, r3
 8009752:	61a3      	str	r3, [r4, #24]
 8009754:	6923      	ldr	r3, [r4, #16]
 8009756:	b943      	cbnz	r3, 800976a <__swsetup_r+0xc6>
 8009758:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800975c:	d1ba      	bne.n	80096d4 <__swsetup_r+0x30>
 800975e:	bd70      	pop	{r4, r5, r6, pc}
 8009760:	0781      	lsls	r1, r0, #30
 8009762:	bf58      	it	pl
 8009764:	6963      	ldrpl	r3, [r4, #20]
 8009766:	60a3      	str	r3, [r4, #8]
 8009768:	e7f4      	b.n	8009754 <__swsetup_r+0xb0>
 800976a:	2000      	movs	r0, #0
 800976c:	e7f7      	b.n	800975e <__swsetup_r+0xba>
 800976e:	bf00      	nop
 8009770:	200001f8 	.word	0x200001f8
 8009774:	0800cdb4 	.word	0x0800cdb4
 8009778:	0800cdd4 	.word	0x0800cdd4
 800977c:	0800cd94 	.word	0x0800cd94

08009780 <_close_r>:
 8009780:	b538      	push	{r3, r4, r5, lr}
 8009782:	4d06      	ldr	r5, [pc, #24]	; (800979c <_close_r+0x1c>)
 8009784:	2300      	movs	r3, #0
 8009786:	4604      	mov	r4, r0
 8009788:	4608      	mov	r0, r1
 800978a:	602b      	str	r3, [r5, #0]
 800978c:	f7fa fadd 	bl	8003d4a <_close>
 8009790:	1c43      	adds	r3, r0, #1
 8009792:	d102      	bne.n	800979a <_close_r+0x1a>
 8009794:	682b      	ldr	r3, [r5, #0]
 8009796:	b103      	cbz	r3, 800979a <_close_r+0x1a>
 8009798:	6023      	str	r3, [r4, #0]
 800979a:	bd38      	pop	{r3, r4, r5, pc}
 800979c:	20000f68 	.word	0x20000f68

080097a0 <__sflush_r>:
 80097a0:	898a      	ldrh	r2, [r1, #12]
 80097a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a6:	4605      	mov	r5, r0
 80097a8:	0710      	lsls	r0, r2, #28
 80097aa:	460c      	mov	r4, r1
 80097ac:	d458      	bmi.n	8009860 <__sflush_r+0xc0>
 80097ae:	684b      	ldr	r3, [r1, #4]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	dc05      	bgt.n	80097c0 <__sflush_r+0x20>
 80097b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	dc02      	bgt.n	80097c0 <__sflush_r+0x20>
 80097ba:	2000      	movs	r0, #0
 80097bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097c2:	2e00      	cmp	r6, #0
 80097c4:	d0f9      	beq.n	80097ba <__sflush_r+0x1a>
 80097c6:	2300      	movs	r3, #0
 80097c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097cc:	682f      	ldr	r7, [r5, #0]
 80097ce:	602b      	str	r3, [r5, #0]
 80097d0:	d032      	beq.n	8009838 <__sflush_r+0x98>
 80097d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	075a      	lsls	r2, r3, #29
 80097d8:	d505      	bpl.n	80097e6 <__sflush_r+0x46>
 80097da:	6863      	ldr	r3, [r4, #4]
 80097dc:	1ac0      	subs	r0, r0, r3
 80097de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097e0:	b10b      	cbz	r3, 80097e6 <__sflush_r+0x46>
 80097e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097e4:	1ac0      	subs	r0, r0, r3
 80097e6:	2300      	movs	r3, #0
 80097e8:	4602      	mov	r2, r0
 80097ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097ec:	6a21      	ldr	r1, [r4, #32]
 80097ee:	4628      	mov	r0, r5
 80097f0:	47b0      	blx	r6
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	89a3      	ldrh	r3, [r4, #12]
 80097f6:	d106      	bne.n	8009806 <__sflush_r+0x66>
 80097f8:	6829      	ldr	r1, [r5, #0]
 80097fa:	291d      	cmp	r1, #29
 80097fc:	d82c      	bhi.n	8009858 <__sflush_r+0xb8>
 80097fe:	4a2a      	ldr	r2, [pc, #168]	; (80098a8 <__sflush_r+0x108>)
 8009800:	40ca      	lsrs	r2, r1
 8009802:	07d6      	lsls	r6, r2, #31
 8009804:	d528      	bpl.n	8009858 <__sflush_r+0xb8>
 8009806:	2200      	movs	r2, #0
 8009808:	6062      	str	r2, [r4, #4]
 800980a:	04d9      	lsls	r1, r3, #19
 800980c:	6922      	ldr	r2, [r4, #16]
 800980e:	6022      	str	r2, [r4, #0]
 8009810:	d504      	bpl.n	800981c <__sflush_r+0x7c>
 8009812:	1c42      	adds	r2, r0, #1
 8009814:	d101      	bne.n	800981a <__sflush_r+0x7a>
 8009816:	682b      	ldr	r3, [r5, #0]
 8009818:	b903      	cbnz	r3, 800981c <__sflush_r+0x7c>
 800981a:	6560      	str	r0, [r4, #84]	; 0x54
 800981c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800981e:	602f      	str	r7, [r5, #0]
 8009820:	2900      	cmp	r1, #0
 8009822:	d0ca      	beq.n	80097ba <__sflush_r+0x1a>
 8009824:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009828:	4299      	cmp	r1, r3
 800982a:	d002      	beq.n	8009832 <__sflush_r+0x92>
 800982c:	4628      	mov	r0, r5
 800982e:	f001 fa41 	bl	800acb4 <_free_r>
 8009832:	2000      	movs	r0, #0
 8009834:	6360      	str	r0, [r4, #52]	; 0x34
 8009836:	e7c1      	b.n	80097bc <__sflush_r+0x1c>
 8009838:	6a21      	ldr	r1, [r4, #32]
 800983a:	2301      	movs	r3, #1
 800983c:	4628      	mov	r0, r5
 800983e:	47b0      	blx	r6
 8009840:	1c41      	adds	r1, r0, #1
 8009842:	d1c7      	bne.n	80097d4 <__sflush_r+0x34>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d0c4      	beq.n	80097d4 <__sflush_r+0x34>
 800984a:	2b1d      	cmp	r3, #29
 800984c:	d001      	beq.n	8009852 <__sflush_r+0xb2>
 800984e:	2b16      	cmp	r3, #22
 8009850:	d101      	bne.n	8009856 <__sflush_r+0xb6>
 8009852:	602f      	str	r7, [r5, #0]
 8009854:	e7b1      	b.n	80097ba <__sflush_r+0x1a>
 8009856:	89a3      	ldrh	r3, [r4, #12]
 8009858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800985c:	81a3      	strh	r3, [r4, #12]
 800985e:	e7ad      	b.n	80097bc <__sflush_r+0x1c>
 8009860:	690f      	ldr	r7, [r1, #16]
 8009862:	2f00      	cmp	r7, #0
 8009864:	d0a9      	beq.n	80097ba <__sflush_r+0x1a>
 8009866:	0793      	lsls	r3, r2, #30
 8009868:	680e      	ldr	r6, [r1, #0]
 800986a:	bf08      	it	eq
 800986c:	694b      	ldreq	r3, [r1, #20]
 800986e:	600f      	str	r7, [r1, #0]
 8009870:	bf18      	it	ne
 8009872:	2300      	movne	r3, #0
 8009874:	eba6 0807 	sub.w	r8, r6, r7
 8009878:	608b      	str	r3, [r1, #8]
 800987a:	f1b8 0f00 	cmp.w	r8, #0
 800987e:	dd9c      	ble.n	80097ba <__sflush_r+0x1a>
 8009880:	6a21      	ldr	r1, [r4, #32]
 8009882:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009884:	4643      	mov	r3, r8
 8009886:	463a      	mov	r2, r7
 8009888:	4628      	mov	r0, r5
 800988a:	47b0      	blx	r6
 800988c:	2800      	cmp	r0, #0
 800988e:	dc06      	bgt.n	800989e <__sflush_r+0xfe>
 8009890:	89a3      	ldrh	r3, [r4, #12]
 8009892:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009896:	81a3      	strh	r3, [r4, #12]
 8009898:	f04f 30ff 	mov.w	r0, #4294967295
 800989c:	e78e      	b.n	80097bc <__sflush_r+0x1c>
 800989e:	4407      	add	r7, r0
 80098a0:	eba8 0800 	sub.w	r8, r8, r0
 80098a4:	e7e9      	b.n	800987a <__sflush_r+0xda>
 80098a6:	bf00      	nop
 80098a8:	20400001 	.word	0x20400001

080098ac <_fflush_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	690b      	ldr	r3, [r1, #16]
 80098b0:	4605      	mov	r5, r0
 80098b2:	460c      	mov	r4, r1
 80098b4:	b913      	cbnz	r3, 80098bc <_fflush_r+0x10>
 80098b6:	2500      	movs	r5, #0
 80098b8:	4628      	mov	r0, r5
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	b118      	cbz	r0, 80098c6 <_fflush_r+0x1a>
 80098be:	6983      	ldr	r3, [r0, #24]
 80098c0:	b90b      	cbnz	r3, 80098c6 <_fflush_r+0x1a>
 80098c2:	f000 f887 	bl	80099d4 <__sinit>
 80098c6:	4b14      	ldr	r3, [pc, #80]	; (8009918 <_fflush_r+0x6c>)
 80098c8:	429c      	cmp	r4, r3
 80098ca:	d11b      	bne.n	8009904 <_fflush_r+0x58>
 80098cc:	686c      	ldr	r4, [r5, #4]
 80098ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d0ef      	beq.n	80098b6 <_fflush_r+0xa>
 80098d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098d8:	07d0      	lsls	r0, r2, #31
 80098da:	d404      	bmi.n	80098e6 <_fflush_r+0x3a>
 80098dc:	0599      	lsls	r1, r3, #22
 80098de:	d402      	bmi.n	80098e6 <_fflush_r+0x3a>
 80098e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098e2:	f000 fc84 	bl	800a1ee <__retarget_lock_acquire_recursive>
 80098e6:	4628      	mov	r0, r5
 80098e8:	4621      	mov	r1, r4
 80098ea:	f7ff ff59 	bl	80097a0 <__sflush_r>
 80098ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098f0:	07da      	lsls	r2, r3, #31
 80098f2:	4605      	mov	r5, r0
 80098f4:	d4e0      	bmi.n	80098b8 <_fflush_r+0xc>
 80098f6:	89a3      	ldrh	r3, [r4, #12]
 80098f8:	059b      	lsls	r3, r3, #22
 80098fa:	d4dd      	bmi.n	80098b8 <_fflush_r+0xc>
 80098fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098fe:	f000 fc77 	bl	800a1f0 <__retarget_lock_release_recursive>
 8009902:	e7d9      	b.n	80098b8 <_fflush_r+0xc>
 8009904:	4b05      	ldr	r3, [pc, #20]	; (800991c <_fflush_r+0x70>)
 8009906:	429c      	cmp	r4, r3
 8009908:	d101      	bne.n	800990e <_fflush_r+0x62>
 800990a:	68ac      	ldr	r4, [r5, #8]
 800990c:	e7df      	b.n	80098ce <_fflush_r+0x22>
 800990e:	4b04      	ldr	r3, [pc, #16]	; (8009920 <_fflush_r+0x74>)
 8009910:	429c      	cmp	r4, r3
 8009912:	bf08      	it	eq
 8009914:	68ec      	ldreq	r4, [r5, #12]
 8009916:	e7da      	b.n	80098ce <_fflush_r+0x22>
 8009918:	0800cdb4 	.word	0x0800cdb4
 800991c:	0800cdd4 	.word	0x0800cdd4
 8009920:	0800cd94 	.word	0x0800cd94

08009924 <std>:
 8009924:	2300      	movs	r3, #0
 8009926:	b510      	push	{r4, lr}
 8009928:	4604      	mov	r4, r0
 800992a:	e9c0 3300 	strd	r3, r3, [r0]
 800992e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009932:	6083      	str	r3, [r0, #8]
 8009934:	8181      	strh	r1, [r0, #12]
 8009936:	6643      	str	r3, [r0, #100]	; 0x64
 8009938:	81c2      	strh	r2, [r0, #14]
 800993a:	6183      	str	r3, [r0, #24]
 800993c:	4619      	mov	r1, r3
 800993e:	2208      	movs	r2, #8
 8009940:	305c      	adds	r0, #92	; 0x5c
 8009942:	f7fe fc71 	bl	8008228 <memset>
 8009946:	4b05      	ldr	r3, [pc, #20]	; (800995c <std+0x38>)
 8009948:	6263      	str	r3, [r4, #36]	; 0x24
 800994a:	4b05      	ldr	r3, [pc, #20]	; (8009960 <std+0x3c>)
 800994c:	62a3      	str	r3, [r4, #40]	; 0x28
 800994e:	4b05      	ldr	r3, [pc, #20]	; (8009964 <std+0x40>)
 8009950:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009952:	4b05      	ldr	r3, [pc, #20]	; (8009968 <std+0x44>)
 8009954:	6224      	str	r4, [r4, #32]
 8009956:	6323      	str	r3, [r4, #48]	; 0x30
 8009958:	bd10      	pop	{r4, pc}
 800995a:	bf00      	nop
 800995c:	080087e9 	.word	0x080087e9
 8009960:	0800880f 	.word	0x0800880f
 8009964:	08008847 	.word	0x08008847
 8009968:	0800886b 	.word	0x0800886b

0800996c <_cleanup_r>:
 800996c:	4901      	ldr	r1, [pc, #4]	; (8009974 <_cleanup_r+0x8>)
 800996e:	f000 b8af 	b.w	8009ad0 <_fwalk_reent>
 8009972:	bf00      	nop
 8009974:	080098ad 	.word	0x080098ad

08009978 <__sfmoreglue>:
 8009978:	b570      	push	{r4, r5, r6, lr}
 800997a:	1e4a      	subs	r2, r1, #1
 800997c:	2568      	movs	r5, #104	; 0x68
 800997e:	4355      	muls	r5, r2
 8009980:	460e      	mov	r6, r1
 8009982:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009986:	f001 f9e5 	bl	800ad54 <_malloc_r>
 800998a:	4604      	mov	r4, r0
 800998c:	b140      	cbz	r0, 80099a0 <__sfmoreglue+0x28>
 800998e:	2100      	movs	r1, #0
 8009990:	e9c0 1600 	strd	r1, r6, [r0]
 8009994:	300c      	adds	r0, #12
 8009996:	60a0      	str	r0, [r4, #8]
 8009998:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800999c:	f7fe fc44 	bl	8008228 <memset>
 80099a0:	4620      	mov	r0, r4
 80099a2:	bd70      	pop	{r4, r5, r6, pc}

080099a4 <__sfp_lock_acquire>:
 80099a4:	4801      	ldr	r0, [pc, #4]	; (80099ac <__sfp_lock_acquire+0x8>)
 80099a6:	f000 bc22 	b.w	800a1ee <__retarget_lock_acquire_recursive>
 80099aa:	bf00      	nop
 80099ac:	20000f64 	.word	0x20000f64

080099b0 <__sfp_lock_release>:
 80099b0:	4801      	ldr	r0, [pc, #4]	; (80099b8 <__sfp_lock_release+0x8>)
 80099b2:	f000 bc1d 	b.w	800a1f0 <__retarget_lock_release_recursive>
 80099b6:	bf00      	nop
 80099b8:	20000f64 	.word	0x20000f64

080099bc <__sinit_lock_acquire>:
 80099bc:	4801      	ldr	r0, [pc, #4]	; (80099c4 <__sinit_lock_acquire+0x8>)
 80099be:	f000 bc16 	b.w	800a1ee <__retarget_lock_acquire_recursive>
 80099c2:	bf00      	nop
 80099c4:	20000f5f 	.word	0x20000f5f

080099c8 <__sinit_lock_release>:
 80099c8:	4801      	ldr	r0, [pc, #4]	; (80099d0 <__sinit_lock_release+0x8>)
 80099ca:	f000 bc11 	b.w	800a1f0 <__retarget_lock_release_recursive>
 80099ce:	bf00      	nop
 80099d0:	20000f5f 	.word	0x20000f5f

080099d4 <__sinit>:
 80099d4:	b510      	push	{r4, lr}
 80099d6:	4604      	mov	r4, r0
 80099d8:	f7ff fff0 	bl	80099bc <__sinit_lock_acquire>
 80099dc:	69a3      	ldr	r3, [r4, #24]
 80099de:	b11b      	cbz	r3, 80099e8 <__sinit+0x14>
 80099e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099e4:	f7ff bff0 	b.w	80099c8 <__sinit_lock_release>
 80099e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80099ec:	6523      	str	r3, [r4, #80]	; 0x50
 80099ee:	4b13      	ldr	r3, [pc, #76]	; (8009a3c <__sinit+0x68>)
 80099f0:	4a13      	ldr	r2, [pc, #76]	; (8009a40 <__sinit+0x6c>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80099f6:	42a3      	cmp	r3, r4
 80099f8:	bf04      	itt	eq
 80099fa:	2301      	moveq	r3, #1
 80099fc:	61a3      	streq	r3, [r4, #24]
 80099fe:	4620      	mov	r0, r4
 8009a00:	f000 f820 	bl	8009a44 <__sfp>
 8009a04:	6060      	str	r0, [r4, #4]
 8009a06:	4620      	mov	r0, r4
 8009a08:	f000 f81c 	bl	8009a44 <__sfp>
 8009a0c:	60a0      	str	r0, [r4, #8]
 8009a0e:	4620      	mov	r0, r4
 8009a10:	f000 f818 	bl	8009a44 <__sfp>
 8009a14:	2200      	movs	r2, #0
 8009a16:	60e0      	str	r0, [r4, #12]
 8009a18:	2104      	movs	r1, #4
 8009a1a:	6860      	ldr	r0, [r4, #4]
 8009a1c:	f7ff ff82 	bl	8009924 <std>
 8009a20:	68a0      	ldr	r0, [r4, #8]
 8009a22:	2201      	movs	r2, #1
 8009a24:	2109      	movs	r1, #9
 8009a26:	f7ff ff7d 	bl	8009924 <std>
 8009a2a:	68e0      	ldr	r0, [r4, #12]
 8009a2c:	2202      	movs	r2, #2
 8009a2e:	2112      	movs	r1, #18
 8009a30:	f7ff ff78 	bl	8009924 <std>
 8009a34:	2301      	movs	r3, #1
 8009a36:	61a3      	str	r3, [r4, #24]
 8009a38:	e7d2      	b.n	80099e0 <__sinit+0xc>
 8009a3a:	bf00      	nop
 8009a3c:	0800cc24 	.word	0x0800cc24
 8009a40:	0800996d 	.word	0x0800996d

08009a44 <__sfp>:
 8009a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a46:	4607      	mov	r7, r0
 8009a48:	f7ff ffac 	bl	80099a4 <__sfp_lock_acquire>
 8009a4c:	4b1e      	ldr	r3, [pc, #120]	; (8009ac8 <__sfp+0x84>)
 8009a4e:	681e      	ldr	r6, [r3, #0]
 8009a50:	69b3      	ldr	r3, [r6, #24]
 8009a52:	b913      	cbnz	r3, 8009a5a <__sfp+0x16>
 8009a54:	4630      	mov	r0, r6
 8009a56:	f7ff ffbd 	bl	80099d4 <__sinit>
 8009a5a:	3648      	adds	r6, #72	; 0x48
 8009a5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a60:	3b01      	subs	r3, #1
 8009a62:	d503      	bpl.n	8009a6c <__sfp+0x28>
 8009a64:	6833      	ldr	r3, [r6, #0]
 8009a66:	b30b      	cbz	r3, 8009aac <__sfp+0x68>
 8009a68:	6836      	ldr	r6, [r6, #0]
 8009a6a:	e7f7      	b.n	8009a5c <__sfp+0x18>
 8009a6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a70:	b9d5      	cbnz	r5, 8009aa8 <__sfp+0x64>
 8009a72:	4b16      	ldr	r3, [pc, #88]	; (8009acc <__sfp+0x88>)
 8009a74:	60e3      	str	r3, [r4, #12]
 8009a76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a7a:	6665      	str	r5, [r4, #100]	; 0x64
 8009a7c:	f000 fbb6 	bl	800a1ec <__retarget_lock_init_recursive>
 8009a80:	f7ff ff96 	bl	80099b0 <__sfp_lock_release>
 8009a84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a8c:	6025      	str	r5, [r4, #0]
 8009a8e:	61a5      	str	r5, [r4, #24]
 8009a90:	2208      	movs	r2, #8
 8009a92:	4629      	mov	r1, r5
 8009a94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a98:	f7fe fbc6 	bl	8008228 <memset>
 8009a9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009aa0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009aa8:	3468      	adds	r4, #104	; 0x68
 8009aaa:	e7d9      	b.n	8009a60 <__sfp+0x1c>
 8009aac:	2104      	movs	r1, #4
 8009aae:	4638      	mov	r0, r7
 8009ab0:	f7ff ff62 	bl	8009978 <__sfmoreglue>
 8009ab4:	4604      	mov	r4, r0
 8009ab6:	6030      	str	r0, [r6, #0]
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	d1d5      	bne.n	8009a68 <__sfp+0x24>
 8009abc:	f7ff ff78 	bl	80099b0 <__sfp_lock_release>
 8009ac0:	230c      	movs	r3, #12
 8009ac2:	603b      	str	r3, [r7, #0]
 8009ac4:	e7ee      	b.n	8009aa4 <__sfp+0x60>
 8009ac6:	bf00      	nop
 8009ac8:	0800cc24 	.word	0x0800cc24
 8009acc:	ffff0001 	.word	0xffff0001

08009ad0 <_fwalk_reent>:
 8009ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ad4:	4606      	mov	r6, r0
 8009ad6:	4688      	mov	r8, r1
 8009ad8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009adc:	2700      	movs	r7, #0
 8009ade:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ae2:	f1b9 0901 	subs.w	r9, r9, #1
 8009ae6:	d505      	bpl.n	8009af4 <_fwalk_reent+0x24>
 8009ae8:	6824      	ldr	r4, [r4, #0]
 8009aea:	2c00      	cmp	r4, #0
 8009aec:	d1f7      	bne.n	8009ade <_fwalk_reent+0xe>
 8009aee:	4638      	mov	r0, r7
 8009af0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009af4:	89ab      	ldrh	r3, [r5, #12]
 8009af6:	2b01      	cmp	r3, #1
 8009af8:	d907      	bls.n	8009b0a <_fwalk_reent+0x3a>
 8009afa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009afe:	3301      	adds	r3, #1
 8009b00:	d003      	beq.n	8009b0a <_fwalk_reent+0x3a>
 8009b02:	4629      	mov	r1, r5
 8009b04:	4630      	mov	r0, r6
 8009b06:	47c0      	blx	r8
 8009b08:	4307      	orrs	r7, r0
 8009b0a:	3568      	adds	r5, #104	; 0x68
 8009b0c:	e7e9      	b.n	8009ae2 <_fwalk_reent+0x12>

08009b0e <rshift>:
 8009b0e:	6903      	ldr	r3, [r0, #16]
 8009b10:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b18:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b1c:	f100 0414 	add.w	r4, r0, #20
 8009b20:	dd45      	ble.n	8009bae <rshift+0xa0>
 8009b22:	f011 011f 	ands.w	r1, r1, #31
 8009b26:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b2a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b2e:	d10c      	bne.n	8009b4a <rshift+0x3c>
 8009b30:	f100 0710 	add.w	r7, r0, #16
 8009b34:	4629      	mov	r1, r5
 8009b36:	42b1      	cmp	r1, r6
 8009b38:	d334      	bcc.n	8009ba4 <rshift+0x96>
 8009b3a:	1a9b      	subs	r3, r3, r2
 8009b3c:	009b      	lsls	r3, r3, #2
 8009b3e:	1eea      	subs	r2, r5, #3
 8009b40:	4296      	cmp	r6, r2
 8009b42:	bf38      	it	cc
 8009b44:	2300      	movcc	r3, #0
 8009b46:	4423      	add	r3, r4
 8009b48:	e015      	b.n	8009b76 <rshift+0x68>
 8009b4a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b4e:	f1c1 0820 	rsb	r8, r1, #32
 8009b52:	40cf      	lsrs	r7, r1
 8009b54:	f105 0e04 	add.w	lr, r5, #4
 8009b58:	46a1      	mov	r9, r4
 8009b5a:	4576      	cmp	r6, lr
 8009b5c:	46f4      	mov	ip, lr
 8009b5e:	d815      	bhi.n	8009b8c <rshift+0x7e>
 8009b60:	1a9b      	subs	r3, r3, r2
 8009b62:	009a      	lsls	r2, r3, #2
 8009b64:	3a04      	subs	r2, #4
 8009b66:	3501      	adds	r5, #1
 8009b68:	42ae      	cmp	r6, r5
 8009b6a:	bf38      	it	cc
 8009b6c:	2200      	movcc	r2, #0
 8009b6e:	18a3      	adds	r3, r4, r2
 8009b70:	50a7      	str	r7, [r4, r2]
 8009b72:	b107      	cbz	r7, 8009b76 <rshift+0x68>
 8009b74:	3304      	adds	r3, #4
 8009b76:	1b1a      	subs	r2, r3, r4
 8009b78:	42a3      	cmp	r3, r4
 8009b7a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b7e:	bf08      	it	eq
 8009b80:	2300      	moveq	r3, #0
 8009b82:	6102      	str	r2, [r0, #16]
 8009b84:	bf08      	it	eq
 8009b86:	6143      	streq	r3, [r0, #20]
 8009b88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b8c:	f8dc c000 	ldr.w	ip, [ip]
 8009b90:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b94:	ea4c 0707 	orr.w	r7, ip, r7
 8009b98:	f849 7b04 	str.w	r7, [r9], #4
 8009b9c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009ba0:	40cf      	lsrs	r7, r1
 8009ba2:	e7da      	b.n	8009b5a <rshift+0x4c>
 8009ba4:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ba8:	f847 cf04 	str.w	ip, [r7, #4]!
 8009bac:	e7c3      	b.n	8009b36 <rshift+0x28>
 8009bae:	4623      	mov	r3, r4
 8009bb0:	e7e1      	b.n	8009b76 <rshift+0x68>

08009bb2 <__hexdig_fun>:
 8009bb2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009bb6:	2b09      	cmp	r3, #9
 8009bb8:	d802      	bhi.n	8009bc0 <__hexdig_fun+0xe>
 8009bba:	3820      	subs	r0, #32
 8009bbc:	b2c0      	uxtb	r0, r0
 8009bbe:	4770      	bx	lr
 8009bc0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009bc4:	2b05      	cmp	r3, #5
 8009bc6:	d801      	bhi.n	8009bcc <__hexdig_fun+0x1a>
 8009bc8:	3847      	subs	r0, #71	; 0x47
 8009bca:	e7f7      	b.n	8009bbc <__hexdig_fun+0xa>
 8009bcc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009bd0:	2b05      	cmp	r3, #5
 8009bd2:	d801      	bhi.n	8009bd8 <__hexdig_fun+0x26>
 8009bd4:	3827      	subs	r0, #39	; 0x27
 8009bd6:	e7f1      	b.n	8009bbc <__hexdig_fun+0xa>
 8009bd8:	2000      	movs	r0, #0
 8009bda:	4770      	bx	lr

08009bdc <__gethex>:
 8009bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be0:	ed2d 8b02 	vpush	{d8}
 8009be4:	b089      	sub	sp, #36	; 0x24
 8009be6:	ee08 0a10 	vmov	s16, r0
 8009bea:	9304      	str	r3, [sp, #16]
 8009bec:	4bbc      	ldr	r3, [pc, #752]	; (8009ee0 <__gethex+0x304>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	9301      	str	r3, [sp, #4]
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	468b      	mov	fp, r1
 8009bf6:	4690      	mov	r8, r2
 8009bf8:	f7f6 faea 	bl	80001d0 <strlen>
 8009bfc:	9b01      	ldr	r3, [sp, #4]
 8009bfe:	f8db 2000 	ldr.w	r2, [fp]
 8009c02:	4403      	add	r3, r0
 8009c04:	4682      	mov	sl, r0
 8009c06:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009c0a:	9305      	str	r3, [sp, #20]
 8009c0c:	1c93      	adds	r3, r2, #2
 8009c0e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009c12:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009c16:	32fe      	adds	r2, #254	; 0xfe
 8009c18:	18d1      	adds	r1, r2, r3
 8009c1a:	461f      	mov	r7, r3
 8009c1c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009c20:	9100      	str	r1, [sp, #0]
 8009c22:	2830      	cmp	r0, #48	; 0x30
 8009c24:	d0f8      	beq.n	8009c18 <__gethex+0x3c>
 8009c26:	f7ff ffc4 	bl	8009bb2 <__hexdig_fun>
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d13a      	bne.n	8009ca6 <__gethex+0xca>
 8009c30:	9901      	ldr	r1, [sp, #4]
 8009c32:	4652      	mov	r2, sl
 8009c34:	4638      	mov	r0, r7
 8009c36:	f001 ff59 	bl	800baec <strncmp>
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	d168      	bne.n	8009d12 <__gethex+0x136>
 8009c40:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009c44:	eb07 060a 	add.w	r6, r7, sl
 8009c48:	f7ff ffb3 	bl	8009bb2 <__hexdig_fun>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d062      	beq.n	8009d16 <__gethex+0x13a>
 8009c50:	4633      	mov	r3, r6
 8009c52:	7818      	ldrb	r0, [r3, #0]
 8009c54:	2830      	cmp	r0, #48	; 0x30
 8009c56:	461f      	mov	r7, r3
 8009c58:	f103 0301 	add.w	r3, r3, #1
 8009c5c:	d0f9      	beq.n	8009c52 <__gethex+0x76>
 8009c5e:	f7ff ffa8 	bl	8009bb2 <__hexdig_fun>
 8009c62:	2301      	movs	r3, #1
 8009c64:	fab0 f480 	clz	r4, r0
 8009c68:	0964      	lsrs	r4, r4, #5
 8009c6a:	4635      	mov	r5, r6
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	463a      	mov	r2, r7
 8009c70:	4616      	mov	r6, r2
 8009c72:	3201      	adds	r2, #1
 8009c74:	7830      	ldrb	r0, [r6, #0]
 8009c76:	f7ff ff9c 	bl	8009bb2 <__hexdig_fun>
 8009c7a:	2800      	cmp	r0, #0
 8009c7c:	d1f8      	bne.n	8009c70 <__gethex+0x94>
 8009c7e:	9901      	ldr	r1, [sp, #4]
 8009c80:	4652      	mov	r2, sl
 8009c82:	4630      	mov	r0, r6
 8009c84:	f001 ff32 	bl	800baec <strncmp>
 8009c88:	b980      	cbnz	r0, 8009cac <__gethex+0xd0>
 8009c8a:	b94d      	cbnz	r5, 8009ca0 <__gethex+0xc4>
 8009c8c:	eb06 050a 	add.w	r5, r6, sl
 8009c90:	462a      	mov	r2, r5
 8009c92:	4616      	mov	r6, r2
 8009c94:	3201      	adds	r2, #1
 8009c96:	7830      	ldrb	r0, [r6, #0]
 8009c98:	f7ff ff8b 	bl	8009bb2 <__hexdig_fun>
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	d1f8      	bne.n	8009c92 <__gethex+0xb6>
 8009ca0:	1bad      	subs	r5, r5, r6
 8009ca2:	00ad      	lsls	r5, r5, #2
 8009ca4:	e004      	b.n	8009cb0 <__gethex+0xd4>
 8009ca6:	2400      	movs	r4, #0
 8009ca8:	4625      	mov	r5, r4
 8009caa:	e7e0      	b.n	8009c6e <__gethex+0x92>
 8009cac:	2d00      	cmp	r5, #0
 8009cae:	d1f7      	bne.n	8009ca0 <__gethex+0xc4>
 8009cb0:	7833      	ldrb	r3, [r6, #0]
 8009cb2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009cb6:	2b50      	cmp	r3, #80	; 0x50
 8009cb8:	d13b      	bne.n	8009d32 <__gethex+0x156>
 8009cba:	7873      	ldrb	r3, [r6, #1]
 8009cbc:	2b2b      	cmp	r3, #43	; 0x2b
 8009cbe:	d02c      	beq.n	8009d1a <__gethex+0x13e>
 8009cc0:	2b2d      	cmp	r3, #45	; 0x2d
 8009cc2:	d02e      	beq.n	8009d22 <__gethex+0x146>
 8009cc4:	1c71      	adds	r1, r6, #1
 8009cc6:	f04f 0900 	mov.w	r9, #0
 8009cca:	7808      	ldrb	r0, [r1, #0]
 8009ccc:	f7ff ff71 	bl	8009bb2 <__hexdig_fun>
 8009cd0:	1e43      	subs	r3, r0, #1
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	2b18      	cmp	r3, #24
 8009cd6:	d82c      	bhi.n	8009d32 <__gethex+0x156>
 8009cd8:	f1a0 0210 	sub.w	r2, r0, #16
 8009cdc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009ce0:	f7ff ff67 	bl	8009bb2 <__hexdig_fun>
 8009ce4:	1e43      	subs	r3, r0, #1
 8009ce6:	b2db      	uxtb	r3, r3
 8009ce8:	2b18      	cmp	r3, #24
 8009cea:	d91d      	bls.n	8009d28 <__gethex+0x14c>
 8009cec:	f1b9 0f00 	cmp.w	r9, #0
 8009cf0:	d000      	beq.n	8009cf4 <__gethex+0x118>
 8009cf2:	4252      	negs	r2, r2
 8009cf4:	4415      	add	r5, r2
 8009cf6:	f8cb 1000 	str.w	r1, [fp]
 8009cfa:	b1e4      	cbz	r4, 8009d36 <__gethex+0x15a>
 8009cfc:	9b00      	ldr	r3, [sp, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	bf14      	ite	ne
 8009d02:	2700      	movne	r7, #0
 8009d04:	2706      	moveq	r7, #6
 8009d06:	4638      	mov	r0, r7
 8009d08:	b009      	add	sp, #36	; 0x24
 8009d0a:	ecbd 8b02 	vpop	{d8}
 8009d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d12:	463e      	mov	r6, r7
 8009d14:	4625      	mov	r5, r4
 8009d16:	2401      	movs	r4, #1
 8009d18:	e7ca      	b.n	8009cb0 <__gethex+0xd4>
 8009d1a:	f04f 0900 	mov.w	r9, #0
 8009d1e:	1cb1      	adds	r1, r6, #2
 8009d20:	e7d3      	b.n	8009cca <__gethex+0xee>
 8009d22:	f04f 0901 	mov.w	r9, #1
 8009d26:	e7fa      	b.n	8009d1e <__gethex+0x142>
 8009d28:	230a      	movs	r3, #10
 8009d2a:	fb03 0202 	mla	r2, r3, r2, r0
 8009d2e:	3a10      	subs	r2, #16
 8009d30:	e7d4      	b.n	8009cdc <__gethex+0x100>
 8009d32:	4631      	mov	r1, r6
 8009d34:	e7df      	b.n	8009cf6 <__gethex+0x11a>
 8009d36:	1bf3      	subs	r3, r6, r7
 8009d38:	3b01      	subs	r3, #1
 8009d3a:	4621      	mov	r1, r4
 8009d3c:	2b07      	cmp	r3, #7
 8009d3e:	dc0b      	bgt.n	8009d58 <__gethex+0x17c>
 8009d40:	ee18 0a10 	vmov	r0, s16
 8009d44:	f000 faec 	bl	800a320 <_Balloc>
 8009d48:	4604      	mov	r4, r0
 8009d4a:	b940      	cbnz	r0, 8009d5e <__gethex+0x182>
 8009d4c:	4b65      	ldr	r3, [pc, #404]	; (8009ee4 <__gethex+0x308>)
 8009d4e:	4602      	mov	r2, r0
 8009d50:	21de      	movs	r1, #222	; 0xde
 8009d52:	4865      	ldr	r0, [pc, #404]	; (8009ee8 <__gethex+0x30c>)
 8009d54:	f001 ffa2 	bl	800bc9c <__assert_func>
 8009d58:	3101      	adds	r1, #1
 8009d5a:	105b      	asrs	r3, r3, #1
 8009d5c:	e7ee      	b.n	8009d3c <__gethex+0x160>
 8009d5e:	f100 0914 	add.w	r9, r0, #20
 8009d62:	f04f 0b00 	mov.w	fp, #0
 8009d66:	f1ca 0301 	rsb	r3, sl, #1
 8009d6a:	f8cd 9008 	str.w	r9, [sp, #8]
 8009d6e:	f8cd b000 	str.w	fp, [sp]
 8009d72:	9306      	str	r3, [sp, #24]
 8009d74:	42b7      	cmp	r7, r6
 8009d76:	d340      	bcc.n	8009dfa <__gethex+0x21e>
 8009d78:	9802      	ldr	r0, [sp, #8]
 8009d7a:	9b00      	ldr	r3, [sp, #0]
 8009d7c:	f840 3b04 	str.w	r3, [r0], #4
 8009d80:	eba0 0009 	sub.w	r0, r0, r9
 8009d84:	1080      	asrs	r0, r0, #2
 8009d86:	0146      	lsls	r6, r0, #5
 8009d88:	6120      	str	r0, [r4, #16]
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f000 fbbe 	bl	800a50c <__hi0bits>
 8009d90:	1a30      	subs	r0, r6, r0
 8009d92:	f8d8 6000 	ldr.w	r6, [r8]
 8009d96:	42b0      	cmp	r0, r6
 8009d98:	dd63      	ble.n	8009e62 <__gethex+0x286>
 8009d9a:	1b87      	subs	r7, r0, r6
 8009d9c:	4639      	mov	r1, r7
 8009d9e:	4620      	mov	r0, r4
 8009da0:	f000 ff58 	bl	800ac54 <__any_on>
 8009da4:	4682      	mov	sl, r0
 8009da6:	b1a8      	cbz	r0, 8009dd4 <__gethex+0x1f8>
 8009da8:	1e7b      	subs	r3, r7, #1
 8009daa:	1159      	asrs	r1, r3, #5
 8009dac:	f003 021f 	and.w	r2, r3, #31
 8009db0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009db4:	f04f 0a01 	mov.w	sl, #1
 8009db8:	fa0a f202 	lsl.w	r2, sl, r2
 8009dbc:	420a      	tst	r2, r1
 8009dbe:	d009      	beq.n	8009dd4 <__gethex+0x1f8>
 8009dc0:	4553      	cmp	r3, sl
 8009dc2:	dd05      	ble.n	8009dd0 <__gethex+0x1f4>
 8009dc4:	1eb9      	subs	r1, r7, #2
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	f000 ff44 	bl	800ac54 <__any_on>
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	d145      	bne.n	8009e5c <__gethex+0x280>
 8009dd0:	f04f 0a02 	mov.w	sl, #2
 8009dd4:	4639      	mov	r1, r7
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	f7ff fe99 	bl	8009b0e <rshift>
 8009ddc:	443d      	add	r5, r7
 8009dde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009de2:	42ab      	cmp	r3, r5
 8009de4:	da4c      	bge.n	8009e80 <__gethex+0x2a4>
 8009de6:	ee18 0a10 	vmov	r0, s16
 8009dea:	4621      	mov	r1, r4
 8009dec:	f000 fad8 	bl	800a3a0 <_Bfree>
 8009df0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009df2:	2300      	movs	r3, #0
 8009df4:	6013      	str	r3, [r2, #0]
 8009df6:	27a3      	movs	r7, #163	; 0xa3
 8009df8:	e785      	b.n	8009d06 <__gethex+0x12a>
 8009dfa:	1e73      	subs	r3, r6, #1
 8009dfc:	9a05      	ldr	r2, [sp, #20]
 8009dfe:	9303      	str	r3, [sp, #12]
 8009e00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d019      	beq.n	8009e3c <__gethex+0x260>
 8009e08:	f1bb 0f20 	cmp.w	fp, #32
 8009e0c:	d107      	bne.n	8009e1e <__gethex+0x242>
 8009e0e:	9b02      	ldr	r3, [sp, #8]
 8009e10:	9a00      	ldr	r2, [sp, #0]
 8009e12:	f843 2b04 	str.w	r2, [r3], #4
 8009e16:	9302      	str	r3, [sp, #8]
 8009e18:	2300      	movs	r3, #0
 8009e1a:	9300      	str	r3, [sp, #0]
 8009e1c:	469b      	mov	fp, r3
 8009e1e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009e22:	f7ff fec6 	bl	8009bb2 <__hexdig_fun>
 8009e26:	9b00      	ldr	r3, [sp, #0]
 8009e28:	f000 000f 	and.w	r0, r0, #15
 8009e2c:	fa00 f00b 	lsl.w	r0, r0, fp
 8009e30:	4303      	orrs	r3, r0
 8009e32:	9300      	str	r3, [sp, #0]
 8009e34:	f10b 0b04 	add.w	fp, fp, #4
 8009e38:	9b03      	ldr	r3, [sp, #12]
 8009e3a:	e00d      	b.n	8009e58 <__gethex+0x27c>
 8009e3c:	9b03      	ldr	r3, [sp, #12]
 8009e3e:	9a06      	ldr	r2, [sp, #24]
 8009e40:	4413      	add	r3, r2
 8009e42:	42bb      	cmp	r3, r7
 8009e44:	d3e0      	bcc.n	8009e08 <__gethex+0x22c>
 8009e46:	4618      	mov	r0, r3
 8009e48:	9901      	ldr	r1, [sp, #4]
 8009e4a:	9307      	str	r3, [sp, #28]
 8009e4c:	4652      	mov	r2, sl
 8009e4e:	f001 fe4d 	bl	800baec <strncmp>
 8009e52:	9b07      	ldr	r3, [sp, #28]
 8009e54:	2800      	cmp	r0, #0
 8009e56:	d1d7      	bne.n	8009e08 <__gethex+0x22c>
 8009e58:	461e      	mov	r6, r3
 8009e5a:	e78b      	b.n	8009d74 <__gethex+0x198>
 8009e5c:	f04f 0a03 	mov.w	sl, #3
 8009e60:	e7b8      	b.n	8009dd4 <__gethex+0x1f8>
 8009e62:	da0a      	bge.n	8009e7a <__gethex+0x29e>
 8009e64:	1a37      	subs	r7, r6, r0
 8009e66:	4621      	mov	r1, r4
 8009e68:	ee18 0a10 	vmov	r0, s16
 8009e6c:	463a      	mov	r2, r7
 8009e6e:	f000 fcb3 	bl	800a7d8 <__lshift>
 8009e72:	1bed      	subs	r5, r5, r7
 8009e74:	4604      	mov	r4, r0
 8009e76:	f100 0914 	add.w	r9, r0, #20
 8009e7a:	f04f 0a00 	mov.w	sl, #0
 8009e7e:	e7ae      	b.n	8009dde <__gethex+0x202>
 8009e80:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009e84:	42a8      	cmp	r0, r5
 8009e86:	dd72      	ble.n	8009f6e <__gethex+0x392>
 8009e88:	1b45      	subs	r5, r0, r5
 8009e8a:	42ae      	cmp	r6, r5
 8009e8c:	dc36      	bgt.n	8009efc <__gethex+0x320>
 8009e8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e92:	2b02      	cmp	r3, #2
 8009e94:	d02a      	beq.n	8009eec <__gethex+0x310>
 8009e96:	2b03      	cmp	r3, #3
 8009e98:	d02c      	beq.n	8009ef4 <__gethex+0x318>
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d115      	bne.n	8009eca <__gethex+0x2ee>
 8009e9e:	42ae      	cmp	r6, r5
 8009ea0:	d113      	bne.n	8009eca <__gethex+0x2ee>
 8009ea2:	2e01      	cmp	r6, #1
 8009ea4:	d10b      	bne.n	8009ebe <__gethex+0x2e2>
 8009ea6:	9a04      	ldr	r2, [sp, #16]
 8009ea8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009eac:	6013      	str	r3, [r2, #0]
 8009eae:	2301      	movs	r3, #1
 8009eb0:	6123      	str	r3, [r4, #16]
 8009eb2:	f8c9 3000 	str.w	r3, [r9]
 8009eb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009eb8:	2762      	movs	r7, #98	; 0x62
 8009eba:	601c      	str	r4, [r3, #0]
 8009ebc:	e723      	b.n	8009d06 <__gethex+0x12a>
 8009ebe:	1e71      	subs	r1, r6, #1
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	f000 fec7 	bl	800ac54 <__any_on>
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	d1ed      	bne.n	8009ea6 <__gethex+0x2ca>
 8009eca:	ee18 0a10 	vmov	r0, s16
 8009ece:	4621      	mov	r1, r4
 8009ed0:	f000 fa66 	bl	800a3a0 <_Bfree>
 8009ed4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	6013      	str	r3, [r2, #0]
 8009eda:	2750      	movs	r7, #80	; 0x50
 8009edc:	e713      	b.n	8009d06 <__gethex+0x12a>
 8009ede:	bf00      	nop
 8009ee0:	0800ce70 	.word	0x0800ce70
 8009ee4:	0800cdf4 	.word	0x0800cdf4
 8009ee8:	0800ce05 	.word	0x0800ce05
 8009eec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1eb      	bne.n	8009eca <__gethex+0x2ee>
 8009ef2:	e7d8      	b.n	8009ea6 <__gethex+0x2ca>
 8009ef4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1d5      	bne.n	8009ea6 <__gethex+0x2ca>
 8009efa:	e7e6      	b.n	8009eca <__gethex+0x2ee>
 8009efc:	1e6f      	subs	r7, r5, #1
 8009efe:	f1ba 0f00 	cmp.w	sl, #0
 8009f02:	d131      	bne.n	8009f68 <__gethex+0x38c>
 8009f04:	b127      	cbz	r7, 8009f10 <__gethex+0x334>
 8009f06:	4639      	mov	r1, r7
 8009f08:	4620      	mov	r0, r4
 8009f0a:	f000 fea3 	bl	800ac54 <__any_on>
 8009f0e:	4682      	mov	sl, r0
 8009f10:	117b      	asrs	r3, r7, #5
 8009f12:	2101      	movs	r1, #1
 8009f14:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009f18:	f007 071f 	and.w	r7, r7, #31
 8009f1c:	fa01 f707 	lsl.w	r7, r1, r7
 8009f20:	421f      	tst	r7, r3
 8009f22:	4629      	mov	r1, r5
 8009f24:	4620      	mov	r0, r4
 8009f26:	bf18      	it	ne
 8009f28:	f04a 0a02 	orrne.w	sl, sl, #2
 8009f2c:	1b76      	subs	r6, r6, r5
 8009f2e:	f7ff fdee 	bl	8009b0e <rshift>
 8009f32:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f36:	2702      	movs	r7, #2
 8009f38:	f1ba 0f00 	cmp.w	sl, #0
 8009f3c:	d048      	beq.n	8009fd0 <__gethex+0x3f4>
 8009f3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d015      	beq.n	8009f72 <__gethex+0x396>
 8009f46:	2b03      	cmp	r3, #3
 8009f48:	d017      	beq.n	8009f7a <__gethex+0x39e>
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d109      	bne.n	8009f62 <__gethex+0x386>
 8009f4e:	f01a 0f02 	tst.w	sl, #2
 8009f52:	d006      	beq.n	8009f62 <__gethex+0x386>
 8009f54:	f8d9 0000 	ldr.w	r0, [r9]
 8009f58:	ea4a 0a00 	orr.w	sl, sl, r0
 8009f5c:	f01a 0f01 	tst.w	sl, #1
 8009f60:	d10e      	bne.n	8009f80 <__gethex+0x3a4>
 8009f62:	f047 0710 	orr.w	r7, r7, #16
 8009f66:	e033      	b.n	8009fd0 <__gethex+0x3f4>
 8009f68:	f04f 0a01 	mov.w	sl, #1
 8009f6c:	e7d0      	b.n	8009f10 <__gethex+0x334>
 8009f6e:	2701      	movs	r7, #1
 8009f70:	e7e2      	b.n	8009f38 <__gethex+0x35c>
 8009f72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f74:	f1c3 0301 	rsb	r3, r3, #1
 8009f78:	9315      	str	r3, [sp, #84]	; 0x54
 8009f7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d0f0      	beq.n	8009f62 <__gethex+0x386>
 8009f80:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f84:	f104 0314 	add.w	r3, r4, #20
 8009f88:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f8c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f90:	f04f 0c00 	mov.w	ip, #0
 8009f94:	4618      	mov	r0, r3
 8009f96:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f9a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009f9e:	d01c      	beq.n	8009fda <__gethex+0x3fe>
 8009fa0:	3201      	adds	r2, #1
 8009fa2:	6002      	str	r2, [r0, #0]
 8009fa4:	2f02      	cmp	r7, #2
 8009fa6:	f104 0314 	add.w	r3, r4, #20
 8009faa:	d13f      	bne.n	800a02c <__gethex+0x450>
 8009fac:	f8d8 2000 	ldr.w	r2, [r8]
 8009fb0:	3a01      	subs	r2, #1
 8009fb2:	42b2      	cmp	r2, r6
 8009fb4:	d10a      	bne.n	8009fcc <__gethex+0x3f0>
 8009fb6:	1171      	asrs	r1, r6, #5
 8009fb8:	2201      	movs	r2, #1
 8009fba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009fbe:	f006 061f 	and.w	r6, r6, #31
 8009fc2:	fa02 f606 	lsl.w	r6, r2, r6
 8009fc6:	421e      	tst	r6, r3
 8009fc8:	bf18      	it	ne
 8009fca:	4617      	movne	r7, r2
 8009fcc:	f047 0720 	orr.w	r7, r7, #32
 8009fd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009fd2:	601c      	str	r4, [r3, #0]
 8009fd4:	9b04      	ldr	r3, [sp, #16]
 8009fd6:	601d      	str	r5, [r3, #0]
 8009fd8:	e695      	b.n	8009d06 <__gethex+0x12a>
 8009fda:	4299      	cmp	r1, r3
 8009fdc:	f843 cc04 	str.w	ip, [r3, #-4]
 8009fe0:	d8d8      	bhi.n	8009f94 <__gethex+0x3b8>
 8009fe2:	68a3      	ldr	r3, [r4, #8]
 8009fe4:	459b      	cmp	fp, r3
 8009fe6:	db19      	blt.n	800a01c <__gethex+0x440>
 8009fe8:	6861      	ldr	r1, [r4, #4]
 8009fea:	ee18 0a10 	vmov	r0, s16
 8009fee:	3101      	adds	r1, #1
 8009ff0:	f000 f996 	bl	800a320 <_Balloc>
 8009ff4:	4681      	mov	r9, r0
 8009ff6:	b918      	cbnz	r0, 800a000 <__gethex+0x424>
 8009ff8:	4b1a      	ldr	r3, [pc, #104]	; (800a064 <__gethex+0x488>)
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	2184      	movs	r1, #132	; 0x84
 8009ffe:	e6a8      	b.n	8009d52 <__gethex+0x176>
 800a000:	6922      	ldr	r2, [r4, #16]
 800a002:	3202      	adds	r2, #2
 800a004:	f104 010c 	add.w	r1, r4, #12
 800a008:	0092      	lsls	r2, r2, #2
 800a00a:	300c      	adds	r0, #12
 800a00c:	f000 f97a 	bl	800a304 <memcpy>
 800a010:	4621      	mov	r1, r4
 800a012:	ee18 0a10 	vmov	r0, s16
 800a016:	f000 f9c3 	bl	800a3a0 <_Bfree>
 800a01a:	464c      	mov	r4, r9
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	1c5a      	adds	r2, r3, #1
 800a020:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a024:	6122      	str	r2, [r4, #16]
 800a026:	2201      	movs	r2, #1
 800a028:	615a      	str	r2, [r3, #20]
 800a02a:	e7bb      	b.n	8009fa4 <__gethex+0x3c8>
 800a02c:	6922      	ldr	r2, [r4, #16]
 800a02e:	455a      	cmp	r2, fp
 800a030:	dd0b      	ble.n	800a04a <__gethex+0x46e>
 800a032:	2101      	movs	r1, #1
 800a034:	4620      	mov	r0, r4
 800a036:	f7ff fd6a 	bl	8009b0e <rshift>
 800a03a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a03e:	3501      	adds	r5, #1
 800a040:	42ab      	cmp	r3, r5
 800a042:	f6ff aed0 	blt.w	8009de6 <__gethex+0x20a>
 800a046:	2701      	movs	r7, #1
 800a048:	e7c0      	b.n	8009fcc <__gethex+0x3f0>
 800a04a:	f016 061f 	ands.w	r6, r6, #31
 800a04e:	d0fa      	beq.n	800a046 <__gethex+0x46a>
 800a050:	449a      	add	sl, r3
 800a052:	f1c6 0620 	rsb	r6, r6, #32
 800a056:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a05a:	f000 fa57 	bl	800a50c <__hi0bits>
 800a05e:	42b0      	cmp	r0, r6
 800a060:	dbe7      	blt.n	800a032 <__gethex+0x456>
 800a062:	e7f0      	b.n	800a046 <__gethex+0x46a>
 800a064:	0800cdf4 	.word	0x0800cdf4

0800a068 <L_shift>:
 800a068:	f1c2 0208 	rsb	r2, r2, #8
 800a06c:	0092      	lsls	r2, r2, #2
 800a06e:	b570      	push	{r4, r5, r6, lr}
 800a070:	f1c2 0620 	rsb	r6, r2, #32
 800a074:	6843      	ldr	r3, [r0, #4]
 800a076:	6804      	ldr	r4, [r0, #0]
 800a078:	fa03 f506 	lsl.w	r5, r3, r6
 800a07c:	432c      	orrs	r4, r5
 800a07e:	40d3      	lsrs	r3, r2
 800a080:	6004      	str	r4, [r0, #0]
 800a082:	f840 3f04 	str.w	r3, [r0, #4]!
 800a086:	4288      	cmp	r0, r1
 800a088:	d3f4      	bcc.n	800a074 <L_shift+0xc>
 800a08a:	bd70      	pop	{r4, r5, r6, pc}

0800a08c <__match>:
 800a08c:	b530      	push	{r4, r5, lr}
 800a08e:	6803      	ldr	r3, [r0, #0]
 800a090:	3301      	adds	r3, #1
 800a092:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a096:	b914      	cbnz	r4, 800a09e <__match+0x12>
 800a098:	6003      	str	r3, [r0, #0]
 800a09a:	2001      	movs	r0, #1
 800a09c:	bd30      	pop	{r4, r5, pc}
 800a09e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a0a6:	2d19      	cmp	r5, #25
 800a0a8:	bf98      	it	ls
 800a0aa:	3220      	addls	r2, #32
 800a0ac:	42a2      	cmp	r2, r4
 800a0ae:	d0f0      	beq.n	800a092 <__match+0x6>
 800a0b0:	2000      	movs	r0, #0
 800a0b2:	e7f3      	b.n	800a09c <__match+0x10>

0800a0b4 <__hexnan>:
 800a0b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0b8:	680b      	ldr	r3, [r1, #0]
 800a0ba:	6801      	ldr	r1, [r0, #0]
 800a0bc:	115e      	asrs	r6, r3, #5
 800a0be:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0c2:	f013 031f 	ands.w	r3, r3, #31
 800a0c6:	b087      	sub	sp, #28
 800a0c8:	bf18      	it	ne
 800a0ca:	3604      	addne	r6, #4
 800a0cc:	2500      	movs	r5, #0
 800a0ce:	1f37      	subs	r7, r6, #4
 800a0d0:	4682      	mov	sl, r0
 800a0d2:	4690      	mov	r8, r2
 800a0d4:	9301      	str	r3, [sp, #4]
 800a0d6:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0da:	46b9      	mov	r9, r7
 800a0dc:	463c      	mov	r4, r7
 800a0de:	9502      	str	r5, [sp, #8]
 800a0e0:	46ab      	mov	fp, r5
 800a0e2:	784a      	ldrb	r2, [r1, #1]
 800a0e4:	1c4b      	adds	r3, r1, #1
 800a0e6:	9303      	str	r3, [sp, #12]
 800a0e8:	b342      	cbz	r2, 800a13c <__hexnan+0x88>
 800a0ea:	4610      	mov	r0, r2
 800a0ec:	9105      	str	r1, [sp, #20]
 800a0ee:	9204      	str	r2, [sp, #16]
 800a0f0:	f7ff fd5f 	bl	8009bb2 <__hexdig_fun>
 800a0f4:	2800      	cmp	r0, #0
 800a0f6:	d14f      	bne.n	800a198 <__hexnan+0xe4>
 800a0f8:	9a04      	ldr	r2, [sp, #16]
 800a0fa:	9905      	ldr	r1, [sp, #20]
 800a0fc:	2a20      	cmp	r2, #32
 800a0fe:	d818      	bhi.n	800a132 <__hexnan+0x7e>
 800a100:	9b02      	ldr	r3, [sp, #8]
 800a102:	459b      	cmp	fp, r3
 800a104:	dd13      	ble.n	800a12e <__hexnan+0x7a>
 800a106:	454c      	cmp	r4, r9
 800a108:	d206      	bcs.n	800a118 <__hexnan+0x64>
 800a10a:	2d07      	cmp	r5, #7
 800a10c:	dc04      	bgt.n	800a118 <__hexnan+0x64>
 800a10e:	462a      	mov	r2, r5
 800a110:	4649      	mov	r1, r9
 800a112:	4620      	mov	r0, r4
 800a114:	f7ff ffa8 	bl	800a068 <L_shift>
 800a118:	4544      	cmp	r4, r8
 800a11a:	d950      	bls.n	800a1be <__hexnan+0x10a>
 800a11c:	2300      	movs	r3, #0
 800a11e:	f1a4 0904 	sub.w	r9, r4, #4
 800a122:	f844 3c04 	str.w	r3, [r4, #-4]
 800a126:	f8cd b008 	str.w	fp, [sp, #8]
 800a12a:	464c      	mov	r4, r9
 800a12c:	461d      	mov	r5, r3
 800a12e:	9903      	ldr	r1, [sp, #12]
 800a130:	e7d7      	b.n	800a0e2 <__hexnan+0x2e>
 800a132:	2a29      	cmp	r2, #41	; 0x29
 800a134:	d156      	bne.n	800a1e4 <__hexnan+0x130>
 800a136:	3102      	adds	r1, #2
 800a138:	f8ca 1000 	str.w	r1, [sl]
 800a13c:	f1bb 0f00 	cmp.w	fp, #0
 800a140:	d050      	beq.n	800a1e4 <__hexnan+0x130>
 800a142:	454c      	cmp	r4, r9
 800a144:	d206      	bcs.n	800a154 <__hexnan+0xa0>
 800a146:	2d07      	cmp	r5, #7
 800a148:	dc04      	bgt.n	800a154 <__hexnan+0xa0>
 800a14a:	462a      	mov	r2, r5
 800a14c:	4649      	mov	r1, r9
 800a14e:	4620      	mov	r0, r4
 800a150:	f7ff ff8a 	bl	800a068 <L_shift>
 800a154:	4544      	cmp	r4, r8
 800a156:	d934      	bls.n	800a1c2 <__hexnan+0x10e>
 800a158:	f1a8 0204 	sub.w	r2, r8, #4
 800a15c:	4623      	mov	r3, r4
 800a15e:	f853 1b04 	ldr.w	r1, [r3], #4
 800a162:	f842 1f04 	str.w	r1, [r2, #4]!
 800a166:	429f      	cmp	r7, r3
 800a168:	d2f9      	bcs.n	800a15e <__hexnan+0xaa>
 800a16a:	1b3b      	subs	r3, r7, r4
 800a16c:	f023 0303 	bic.w	r3, r3, #3
 800a170:	3304      	adds	r3, #4
 800a172:	3401      	adds	r4, #1
 800a174:	3e03      	subs	r6, #3
 800a176:	42b4      	cmp	r4, r6
 800a178:	bf88      	it	hi
 800a17a:	2304      	movhi	r3, #4
 800a17c:	4443      	add	r3, r8
 800a17e:	2200      	movs	r2, #0
 800a180:	f843 2b04 	str.w	r2, [r3], #4
 800a184:	429f      	cmp	r7, r3
 800a186:	d2fb      	bcs.n	800a180 <__hexnan+0xcc>
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	b91b      	cbnz	r3, 800a194 <__hexnan+0xe0>
 800a18c:	4547      	cmp	r7, r8
 800a18e:	d127      	bne.n	800a1e0 <__hexnan+0x12c>
 800a190:	2301      	movs	r3, #1
 800a192:	603b      	str	r3, [r7, #0]
 800a194:	2005      	movs	r0, #5
 800a196:	e026      	b.n	800a1e6 <__hexnan+0x132>
 800a198:	3501      	adds	r5, #1
 800a19a:	2d08      	cmp	r5, #8
 800a19c:	f10b 0b01 	add.w	fp, fp, #1
 800a1a0:	dd06      	ble.n	800a1b0 <__hexnan+0xfc>
 800a1a2:	4544      	cmp	r4, r8
 800a1a4:	d9c3      	bls.n	800a12e <__hexnan+0x7a>
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1ac:	2501      	movs	r5, #1
 800a1ae:	3c04      	subs	r4, #4
 800a1b0:	6822      	ldr	r2, [r4, #0]
 800a1b2:	f000 000f 	and.w	r0, r0, #15
 800a1b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a1ba:	6022      	str	r2, [r4, #0]
 800a1bc:	e7b7      	b.n	800a12e <__hexnan+0x7a>
 800a1be:	2508      	movs	r5, #8
 800a1c0:	e7b5      	b.n	800a12e <__hexnan+0x7a>
 800a1c2:	9b01      	ldr	r3, [sp, #4]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d0df      	beq.n	800a188 <__hexnan+0xd4>
 800a1c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a1cc:	f1c3 0320 	rsb	r3, r3, #32
 800a1d0:	fa22 f303 	lsr.w	r3, r2, r3
 800a1d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a1d8:	401a      	ands	r2, r3
 800a1da:	f846 2c04 	str.w	r2, [r6, #-4]
 800a1de:	e7d3      	b.n	800a188 <__hexnan+0xd4>
 800a1e0:	3f04      	subs	r7, #4
 800a1e2:	e7d1      	b.n	800a188 <__hexnan+0xd4>
 800a1e4:	2004      	movs	r0, #4
 800a1e6:	b007      	add	sp, #28
 800a1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1ec <__retarget_lock_init_recursive>:
 800a1ec:	4770      	bx	lr

0800a1ee <__retarget_lock_acquire_recursive>:
 800a1ee:	4770      	bx	lr

0800a1f0 <__retarget_lock_release_recursive>:
 800a1f0:	4770      	bx	lr
	...

0800a1f4 <_lseek_r>:
 800a1f4:	b538      	push	{r3, r4, r5, lr}
 800a1f6:	4d07      	ldr	r5, [pc, #28]	; (800a214 <_lseek_r+0x20>)
 800a1f8:	4604      	mov	r4, r0
 800a1fa:	4608      	mov	r0, r1
 800a1fc:	4611      	mov	r1, r2
 800a1fe:	2200      	movs	r2, #0
 800a200:	602a      	str	r2, [r5, #0]
 800a202:	461a      	mov	r2, r3
 800a204:	f7f9 fdc8 	bl	8003d98 <_lseek>
 800a208:	1c43      	adds	r3, r0, #1
 800a20a:	d102      	bne.n	800a212 <_lseek_r+0x1e>
 800a20c:	682b      	ldr	r3, [r5, #0]
 800a20e:	b103      	cbz	r3, 800a212 <_lseek_r+0x1e>
 800a210:	6023      	str	r3, [r4, #0]
 800a212:	bd38      	pop	{r3, r4, r5, pc}
 800a214:	20000f68 	.word	0x20000f68

0800a218 <__swhatbuf_r>:
 800a218:	b570      	push	{r4, r5, r6, lr}
 800a21a:	460e      	mov	r6, r1
 800a21c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a220:	2900      	cmp	r1, #0
 800a222:	b096      	sub	sp, #88	; 0x58
 800a224:	4614      	mov	r4, r2
 800a226:	461d      	mov	r5, r3
 800a228:	da07      	bge.n	800a23a <__swhatbuf_r+0x22>
 800a22a:	2300      	movs	r3, #0
 800a22c:	602b      	str	r3, [r5, #0]
 800a22e:	89b3      	ldrh	r3, [r6, #12]
 800a230:	061a      	lsls	r2, r3, #24
 800a232:	d410      	bmi.n	800a256 <__swhatbuf_r+0x3e>
 800a234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a238:	e00e      	b.n	800a258 <__swhatbuf_r+0x40>
 800a23a:	466a      	mov	r2, sp
 800a23c:	f001 fd5e 	bl	800bcfc <_fstat_r>
 800a240:	2800      	cmp	r0, #0
 800a242:	dbf2      	blt.n	800a22a <__swhatbuf_r+0x12>
 800a244:	9a01      	ldr	r2, [sp, #4]
 800a246:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a24a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a24e:	425a      	negs	r2, r3
 800a250:	415a      	adcs	r2, r3
 800a252:	602a      	str	r2, [r5, #0]
 800a254:	e7ee      	b.n	800a234 <__swhatbuf_r+0x1c>
 800a256:	2340      	movs	r3, #64	; 0x40
 800a258:	2000      	movs	r0, #0
 800a25a:	6023      	str	r3, [r4, #0]
 800a25c:	b016      	add	sp, #88	; 0x58
 800a25e:	bd70      	pop	{r4, r5, r6, pc}

0800a260 <__smakebuf_r>:
 800a260:	898b      	ldrh	r3, [r1, #12]
 800a262:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a264:	079d      	lsls	r5, r3, #30
 800a266:	4606      	mov	r6, r0
 800a268:	460c      	mov	r4, r1
 800a26a:	d507      	bpl.n	800a27c <__smakebuf_r+0x1c>
 800a26c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a270:	6023      	str	r3, [r4, #0]
 800a272:	6123      	str	r3, [r4, #16]
 800a274:	2301      	movs	r3, #1
 800a276:	6163      	str	r3, [r4, #20]
 800a278:	b002      	add	sp, #8
 800a27a:	bd70      	pop	{r4, r5, r6, pc}
 800a27c:	ab01      	add	r3, sp, #4
 800a27e:	466a      	mov	r2, sp
 800a280:	f7ff ffca 	bl	800a218 <__swhatbuf_r>
 800a284:	9900      	ldr	r1, [sp, #0]
 800a286:	4605      	mov	r5, r0
 800a288:	4630      	mov	r0, r6
 800a28a:	f000 fd63 	bl	800ad54 <_malloc_r>
 800a28e:	b948      	cbnz	r0, 800a2a4 <__smakebuf_r+0x44>
 800a290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a294:	059a      	lsls	r2, r3, #22
 800a296:	d4ef      	bmi.n	800a278 <__smakebuf_r+0x18>
 800a298:	f023 0303 	bic.w	r3, r3, #3
 800a29c:	f043 0302 	orr.w	r3, r3, #2
 800a2a0:	81a3      	strh	r3, [r4, #12]
 800a2a2:	e7e3      	b.n	800a26c <__smakebuf_r+0xc>
 800a2a4:	4b0d      	ldr	r3, [pc, #52]	; (800a2dc <__smakebuf_r+0x7c>)
 800a2a6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a2a8:	89a3      	ldrh	r3, [r4, #12]
 800a2aa:	6020      	str	r0, [r4, #0]
 800a2ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2b0:	81a3      	strh	r3, [r4, #12]
 800a2b2:	9b00      	ldr	r3, [sp, #0]
 800a2b4:	6163      	str	r3, [r4, #20]
 800a2b6:	9b01      	ldr	r3, [sp, #4]
 800a2b8:	6120      	str	r0, [r4, #16]
 800a2ba:	b15b      	cbz	r3, 800a2d4 <__smakebuf_r+0x74>
 800a2bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	f001 fd2d 	bl	800bd20 <_isatty_r>
 800a2c6:	b128      	cbz	r0, 800a2d4 <__smakebuf_r+0x74>
 800a2c8:	89a3      	ldrh	r3, [r4, #12]
 800a2ca:	f023 0303 	bic.w	r3, r3, #3
 800a2ce:	f043 0301 	orr.w	r3, r3, #1
 800a2d2:	81a3      	strh	r3, [r4, #12]
 800a2d4:	89a0      	ldrh	r0, [r4, #12]
 800a2d6:	4305      	orrs	r5, r0
 800a2d8:	81a5      	strh	r5, [r4, #12]
 800a2da:	e7cd      	b.n	800a278 <__smakebuf_r+0x18>
 800a2dc:	0800996d 	.word	0x0800996d

0800a2e0 <__ascii_mbtowc>:
 800a2e0:	b082      	sub	sp, #8
 800a2e2:	b901      	cbnz	r1, 800a2e6 <__ascii_mbtowc+0x6>
 800a2e4:	a901      	add	r1, sp, #4
 800a2e6:	b142      	cbz	r2, 800a2fa <__ascii_mbtowc+0x1a>
 800a2e8:	b14b      	cbz	r3, 800a2fe <__ascii_mbtowc+0x1e>
 800a2ea:	7813      	ldrb	r3, [r2, #0]
 800a2ec:	600b      	str	r3, [r1, #0]
 800a2ee:	7812      	ldrb	r2, [r2, #0]
 800a2f0:	1e10      	subs	r0, r2, #0
 800a2f2:	bf18      	it	ne
 800a2f4:	2001      	movne	r0, #1
 800a2f6:	b002      	add	sp, #8
 800a2f8:	4770      	bx	lr
 800a2fa:	4610      	mov	r0, r2
 800a2fc:	e7fb      	b.n	800a2f6 <__ascii_mbtowc+0x16>
 800a2fe:	f06f 0001 	mvn.w	r0, #1
 800a302:	e7f8      	b.n	800a2f6 <__ascii_mbtowc+0x16>

0800a304 <memcpy>:
 800a304:	440a      	add	r2, r1
 800a306:	4291      	cmp	r1, r2
 800a308:	f100 33ff 	add.w	r3, r0, #4294967295
 800a30c:	d100      	bne.n	800a310 <memcpy+0xc>
 800a30e:	4770      	bx	lr
 800a310:	b510      	push	{r4, lr}
 800a312:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a316:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a31a:	4291      	cmp	r1, r2
 800a31c:	d1f9      	bne.n	800a312 <memcpy+0xe>
 800a31e:	bd10      	pop	{r4, pc}

0800a320 <_Balloc>:
 800a320:	b570      	push	{r4, r5, r6, lr}
 800a322:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a324:	4604      	mov	r4, r0
 800a326:	460d      	mov	r5, r1
 800a328:	b976      	cbnz	r6, 800a348 <_Balloc+0x28>
 800a32a:	2010      	movs	r0, #16
 800a32c:	f001 fd08 	bl	800bd40 <malloc>
 800a330:	4602      	mov	r2, r0
 800a332:	6260      	str	r0, [r4, #36]	; 0x24
 800a334:	b920      	cbnz	r0, 800a340 <_Balloc+0x20>
 800a336:	4b18      	ldr	r3, [pc, #96]	; (800a398 <_Balloc+0x78>)
 800a338:	4818      	ldr	r0, [pc, #96]	; (800a39c <_Balloc+0x7c>)
 800a33a:	2166      	movs	r1, #102	; 0x66
 800a33c:	f001 fcae 	bl	800bc9c <__assert_func>
 800a340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a344:	6006      	str	r6, [r0, #0]
 800a346:	60c6      	str	r6, [r0, #12]
 800a348:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a34a:	68f3      	ldr	r3, [r6, #12]
 800a34c:	b183      	cbz	r3, 800a370 <_Balloc+0x50>
 800a34e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a350:	68db      	ldr	r3, [r3, #12]
 800a352:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a356:	b9b8      	cbnz	r0, 800a388 <_Balloc+0x68>
 800a358:	2101      	movs	r1, #1
 800a35a:	fa01 f605 	lsl.w	r6, r1, r5
 800a35e:	1d72      	adds	r2, r6, #5
 800a360:	0092      	lsls	r2, r2, #2
 800a362:	4620      	mov	r0, r4
 800a364:	f000 fc97 	bl	800ac96 <_calloc_r>
 800a368:	b160      	cbz	r0, 800a384 <_Balloc+0x64>
 800a36a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a36e:	e00e      	b.n	800a38e <_Balloc+0x6e>
 800a370:	2221      	movs	r2, #33	; 0x21
 800a372:	2104      	movs	r1, #4
 800a374:	4620      	mov	r0, r4
 800a376:	f000 fc8e 	bl	800ac96 <_calloc_r>
 800a37a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a37c:	60f0      	str	r0, [r6, #12]
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d1e4      	bne.n	800a34e <_Balloc+0x2e>
 800a384:	2000      	movs	r0, #0
 800a386:	bd70      	pop	{r4, r5, r6, pc}
 800a388:	6802      	ldr	r2, [r0, #0]
 800a38a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a38e:	2300      	movs	r3, #0
 800a390:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a394:	e7f7      	b.n	800a386 <_Balloc+0x66>
 800a396:	bf00      	nop
 800a398:	0800ce84 	.word	0x0800ce84
 800a39c:	0800ce9b 	.word	0x0800ce9b

0800a3a0 <_Bfree>:
 800a3a0:	b570      	push	{r4, r5, r6, lr}
 800a3a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a3a4:	4605      	mov	r5, r0
 800a3a6:	460c      	mov	r4, r1
 800a3a8:	b976      	cbnz	r6, 800a3c8 <_Bfree+0x28>
 800a3aa:	2010      	movs	r0, #16
 800a3ac:	f001 fcc8 	bl	800bd40 <malloc>
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	6268      	str	r0, [r5, #36]	; 0x24
 800a3b4:	b920      	cbnz	r0, 800a3c0 <_Bfree+0x20>
 800a3b6:	4b09      	ldr	r3, [pc, #36]	; (800a3dc <_Bfree+0x3c>)
 800a3b8:	4809      	ldr	r0, [pc, #36]	; (800a3e0 <_Bfree+0x40>)
 800a3ba:	218a      	movs	r1, #138	; 0x8a
 800a3bc:	f001 fc6e 	bl	800bc9c <__assert_func>
 800a3c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3c4:	6006      	str	r6, [r0, #0]
 800a3c6:	60c6      	str	r6, [r0, #12]
 800a3c8:	b13c      	cbz	r4, 800a3da <_Bfree+0x3a>
 800a3ca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a3cc:	6862      	ldr	r2, [r4, #4]
 800a3ce:	68db      	ldr	r3, [r3, #12]
 800a3d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3d4:	6021      	str	r1, [r4, #0]
 800a3d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3da:	bd70      	pop	{r4, r5, r6, pc}
 800a3dc:	0800ce84 	.word	0x0800ce84
 800a3e0:	0800ce9b 	.word	0x0800ce9b

0800a3e4 <__multadd>:
 800a3e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3e8:	690e      	ldr	r6, [r1, #16]
 800a3ea:	4607      	mov	r7, r0
 800a3ec:	4698      	mov	r8, r3
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	f101 0014 	add.w	r0, r1, #20
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	6805      	ldr	r5, [r0, #0]
 800a3f8:	b2a9      	uxth	r1, r5
 800a3fa:	fb02 8101 	mla	r1, r2, r1, r8
 800a3fe:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a402:	0c2d      	lsrs	r5, r5, #16
 800a404:	fb02 c505 	mla	r5, r2, r5, ip
 800a408:	b289      	uxth	r1, r1
 800a40a:	3301      	adds	r3, #1
 800a40c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a410:	429e      	cmp	r6, r3
 800a412:	f840 1b04 	str.w	r1, [r0], #4
 800a416:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a41a:	dcec      	bgt.n	800a3f6 <__multadd+0x12>
 800a41c:	f1b8 0f00 	cmp.w	r8, #0
 800a420:	d022      	beq.n	800a468 <__multadd+0x84>
 800a422:	68a3      	ldr	r3, [r4, #8]
 800a424:	42b3      	cmp	r3, r6
 800a426:	dc19      	bgt.n	800a45c <__multadd+0x78>
 800a428:	6861      	ldr	r1, [r4, #4]
 800a42a:	4638      	mov	r0, r7
 800a42c:	3101      	adds	r1, #1
 800a42e:	f7ff ff77 	bl	800a320 <_Balloc>
 800a432:	4605      	mov	r5, r0
 800a434:	b928      	cbnz	r0, 800a442 <__multadd+0x5e>
 800a436:	4602      	mov	r2, r0
 800a438:	4b0d      	ldr	r3, [pc, #52]	; (800a470 <__multadd+0x8c>)
 800a43a:	480e      	ldr	r0, [pc, #56]	; (800a474 <__multadd+0x90>)
 800a43c:	21b5      	movs	r1, #181	; 0xb5
 800a43e:	f001 fc2d 	bl	800bc9c <__assert_func>
 800a442:	6922      	ldr	r2, [r4, #16]
 800a444:	3202      	adds	r2, #2
 800a446:	f104 010c 	add.w	r1, r4, #12
 800a44a:	0092      	lsls	r2, r2, #2
 800a44c:	300c      	adds	r0, #12
 800a44e:	f7ff ff59 	bl	800a304 <memcpy>
 800a452:	4621      	mov	r1, r4
 800a454:	4638      	mov	r0, r7
 800a456:	f7ff ffa3 	bl	800a3a0 <_Bfree>
 800a45a:	462c      	mov	r4, r5
 800a45c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a460:	3601      	adds	r6, #1
 800a462:	f8c3 8014 	str.w	r8, [r3, #20]
 800a466:	6126      	str	r6, [r4, #16]
 800a468:	4620      	mov	r0, r4
 800a46a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a46e:	bf00      	nop
 800a470:	0800cdf4 	.word	0x0800cdf4
 800a474:	0800ce9b 	.word	0x0800ce9b

0800a478 <__s2b>:
 800a478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a47c:	460c      	mov	r4, r1
 800a47e:	4615      	mov	r5, r2
 800a480:	461f      	mov	r7, r3
 800a482:	2209      	movs	r2, #9
 800a484:	3308      	adds	r3, #8
 800a486:	4606      	mov	r6, r0
 800a488:	fb93 f3f2 	sdiv	r3, r3, r2
 800a48c:	2100      	movs	r1, #0
 800a48e:	2201      	movs	r2, #1
 800a490:	429a      	cmp	r2, r3
 800a492:	db09      	blt.n	800a4a8 <__s2b+0x30>
 800a494:	4630      	mov	r0, r6
 800a496:	f7ff ff43 	bl	800a320 <_Balloc>
 800a49a:	b940      	cbnz	r0, 800a4ae <__s2b+0x36>
 800a49c:	4602      	mov	r2, r0
 800a49e:	4b19      	ldr	r3, [pc, #100]	; (800a504 <__s2b+0x8c>)
 800a4a0:	4819      	ldr	r0, [pc, #100]	; (800a508 <__s2b+0x90>)
 800a4a2:	21ce      	movs	r1, #206	; 0xce
 800a4a4:	f001 fbfa 	bl	800bc9c <__assert_func>
 800a4a8:	0052      	lsls	r2, r2, #1
 800a4aa:	3101      	adds	r1, #1
 800a4ac:	e7f0      	b.n	800a490 <__s2b+0x18>
 800a4ae:	9b08      	ldr	r3, [sp, #32]
 800a4b0:	6143      	str	r3, [r0, #20]
 800a4b2:	2d09      	cmp	r5, #9
 800a4b4:	f04f 0301 	mov.w	r3, #1
 800a4b8:	6103      	str	r3, [r0, #16]
 800a4ba:	dd16      	ble.n	800a4ea <__s2b+0x72>
 800a4bc:	f104 0909 	add.w	r9, r4, #9
 800a4c0:	46c8      	mov	r8, r9
 800a4c2:	442c      	add	r4, r5
 800a4c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a4c8:	4601      	mov	r1, r0
 800a4ca:	3b30      	subs	r3, #48	; 0x30
 800a4cc:	220a      	movs	r2, #10
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	f7ff ff88 	bl	800a3e4 <__multadd>
 800a4d4:	45a0      	cmp	r8, r4
 800a4d6:	d1f5      	bne.n	800a4c4 <__s2b+0x4c>
 800a4d8:	f1a5 0408 	sub.w	r4, r5, #8
 800a4dc:	444c      	add	r4, r9
 800a4de:	1b2d      	subs	r5, r5, r4
 800a4e0:	1963      	adds	r3, r4, r5
 800a4e2:	42bb      	cmp	r3, r7
 800a4e4:	db04      	blt.n	800a4f0 <__s2b+0x78>
 800a4e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ea:	340a      	adds	r4, #10
 800a4ec:	2509      	movs	r5, #9
 800a4ee:	e7f6      	b.n	800a4de <__s2b+0x66>
 800a4f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a4f4:	4601      	mov	r1, r0
 800a4f6:	3b30      	subs	r3, #48	; 0x30
 800a4f8:	220a      	movs	r2, #10
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f7ff ff72 	bl	800a3e4 <__multadd>
 800a500:	e7ee      	b.n	800a4e0 <__s2b+0x68>
 800a502:	bf00      	nop
 800a504:	0800cdf4 	.word	0x0800cdf4
 800a508:	0800ce9b 	.word	0x0800ce9b

0800a50c <__hi0bits>:
 800a50c:	0c03      	lsrs	r3, r0, #16
 800a50e:	041b      	lsls	r3, r3, #16
 800a510:	b9d3      	cbnz	r3, 800a548 <__hi0bits+0x3c>
 800a512:	0400      	lsls	r0, r0, #16
 800a514:	2310      	movs	r3, #16
 800a516:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a51a:	bf04      	itt	eq
 800a51c:	0200      	lsleq	r0, r0, #8
 800a51e:	3308      	addeq	r3, #8
 800a520:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a524:	bf04      	itt	eq
 800a526:	0100      	lsleq	r0, r0, #4
 800a528:	3304      	addeq	r3, #4
 800a52a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a52e:	bf04      	itt	eq
 800a530:	0080      	lsleq	r0, r0, #2
 800a532:	3302      	addeq	r3, #2
 800a534:	2800      	cmp	r0, #0
 800a536:	db05      	blt.n	800a544 <__hi0bits+0x38>
 800a538:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a53c:	f103 0301 	add.w	r3, r3, #1
 800a540:	bf08      	it	eq
 800a542:	2320      	moveq	r3, #32
 800a544:	4618      	mov	r0, r3
 800a546:	4770      	bx	lr
 800a548:	2300      	movs	r3, #0
 800a54a:	e7e4      	b.n	800a516 <__hi0bits+0xa>

0800a54c <__lo0bits>:
 800a54c:	6803      	ldr	r3, [r0, #0]
 800a54e:	f013 0207 	ands.w	r2, r3, #7
 800a552:	4601      	mov	r1, r0
 800a554:	d00b      	beq.n	800a56e <__lo0bits+0x22>
 800a556:	07da      	lsls	r2, r3, #31
 800a558:	d424      	bmi.n	800a5a4 <__lo0bits+0x58>
 800a55a:	0798      	lsls	r0, r3, #30
 800a55c:	bf49      	itett	mi
 800a55e:	085b      	lsrmi	r3, r3, #1
 800a560:	089b      	lsrpl	r3, r3, #2
 800a562:	2001      	movmi	r0, #1
 800a564:	600b      	strmi	r3, [r1, #0]
 800a566:	bf5c      	itt	pl
 800a568:	600b      	strpl	r3, [r1, #0]
 800a56a:	2002      	movpl	r0, #2
 800a56c:	4770      	bx	lr
 800a56e:	b298      	uxth	r0, r3
 800a570:	b9b0      	cbnz	r0, 800a5a0 <__lo0bits+0x54>
 800a572:	0c1b      	lsrs	r3, r3, #16
 800a574:	2010      	movs	r0, #16
 800a576:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a57a:	bf04      	itt	eq
 800a57c:	0a1b      	lsreq	r3, r3, #8
 800a57e:	3008      	addeq	r0, #8
 800a580:	071a      	lsls	r2, r3, #28
 800a582:	bf04      	itt	eq
 800a584:	091b      	lsreq	r3, r3, #4
 800a586:	3004      	addeq	r0, #4
 800a588:	079a      	lsls	r2, r3, #30
 800a58a:	bf04      	itt	eq
 800a58c:	089b      	lsreq	r3, r3, #2
 800a58e:	3002      	addeq	r0, #2
 800a590:	07da      	lsls	r2, r3, #31
 800a592:	d403      	bmi.n	800a59c <__lo0bits+0x50>
 800a594:	085b      	lsrs	r3, r3, #1
 800a596:	f100 0001 	add.w	r0, r0, #1
 800a59a:	d005      	beq.n	800a5a8 <__lo0bits+0x5c>
 800a59c:	600b      	str	r3, [r1, #0]
 800a59e:	4770      	bx	lr
 800a5a0:	4610      	mov	r0, r2
 800a5a2:	e7e8      	b.n	800a576 <__lo0bits+0x2a>
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	4770      	bx	lr
 800a5a8:	2020      	movs	r0, #32
 800a5aa:	4770      	bx	lr

0800a5ac <__i2b>:
 800a5ac:	b510      	push	{r4, lr}
 800a5ae:	460c      	mov	r4, r1
 800a5b0:	2101      	movs	r1, #1
 800a5b2:	f7ff feb5 	bl	800a320 <_Balloc>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	b928      	cbnz	r0, 800a5c6 <__i2b+0x1a>
 800a5ba:	4b05      	ldr	r3, [pc, #20]	; (800a5d0 <__i2b+0x24>)
 800a5bc:	4805      	ldr	r0, [pc, #20]	; (800a5d4 <__i2b+0x28>)
 800a5be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a5c2:	f001 fb6b 	bl	800bc9c <__assert_func>
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	6144      	str	r4, [r0, #20]
 800a5ca:	6103      	str	r3, [r0, #16]
 800a5cc:	bd10      	pop	{r4, pc}
 800a5ce:	bf00      	nop
 800a5d0:	0800cdf4 	.word	0x0800cdf4
 800a5d4:	0800ce9b 	.word	0x0800ce9b

0800a5d8 <__multiply>:
 800a5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5dc:	4614      	mov	r4, r2
 800a5de:	690a      	ldr	r2, [r1, #16]
 800a5e0:	6923      	ldr	r3, [r4, #16]
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	bfb8      	it	lt
 800a5e6:	460b      	movlt	r3, r1
 800a5e8:	460d      	mov	r5, r1
 800a5ea:	bfbc      	itt	lt
 800a5ec:	4625      	movlt	r5, r4
 800a5ee:	461c      	movlt	r4, r3
 800a5f0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a5f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a5f8:	68ab      	ldr	r3, [r5, #8]
 800a5fa:	6869      	ldr	r1, [r5, #4]
 800a5fc:	eb0a 0709 	add.w	r7, sl, r9
 800a600:	42bb      	cmp	r3, r7
 800a602:	b085      	sub	sp, #20
 800a604:	bfb8      	it	lt
 800a606:	3101      	addlt	r1, #1
 800a608:	f7ff fe8a 	bl	800a320 <_Balloc>
 800a60c:	b930      	cbnz	r0, 800a61c <__multiply+0x44>
 800a60e:	4602      	mov	r2, r0
 800a610:	4b42      	ldr	r3, [pc, #264]	; (800a71c <__multiply+0x144>)
 800a612:	4843      	ldr	r0, [pc, #268]	; (800a720 <__multiply+0x148>)
 800a614:	f240 115d 	movw	r1, #349	; 0x15d
 800a618:	f001 fb40 	bl	800bc9c <__assert_func>
 800a61c:	f100 0614 	add.w	r6, r0, #20
 800a620:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a624:	4633      	mov	r3, r6
 800a626:	2200      	movs	r2, #0
 800a628:	4543      	cmp	r3, r8
 800a62a:	d31e      	bcc.n	800a66a <__multiply+0x92>
 800a62c:	f105 0c14 	add.w	ip, r5, #20
 800a630:	f104 0314 	add.w	r3, r4, #20
 800a634:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a638:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a63c:	9202      	str	r2, [sp, #8]
 800a63e:	ebac 0205 	sub.w	r2, ip, r5
 800a642:	3a15      	subs	r2, #21
 800a644:	f022 0203 	bic.w	r2, r2, #3
 800a648:	3204      	adds	r2, #4
 800a64a:	f105 0115 	add.w	r1, r5, #21
 800a64e:	458c      	cmp	ip, r1
 800a650:	bf38      	it	cc
 800a652:	2204      	movcc	r2, #4
 800a654:	9201      	str	r2, [sp, #4]
 800a656:	9a02      	ldr	r2, [sp, #8]
 800a658:	9303      	str	r3, [sp, #12]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d808      	bhi.n	800a670 <__multiply+0x98>
 800a65e:	2f00      	cmp	r7, #0
 800a660:	dc55      	bgt.n	800a70e <__multiply+0x136>
 800a662:	6107      	str	r7, [r0, #16]
 800a664:	b005      	add	sp, #20
 800a666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66a:	f843 2b04 	str.w	r2, [r3], #4
 800a66e:	e7db      	b.n	800a628 <__multiply+0x50>
 800a670:	f8b3 a000 	ldrh.w	sl, [r3]
 800a674:	f1ba 0f00 	cmp.w	sl, #0
 800a678:	d020      	beq.n	800a6bc <__multiply+0xe4>
 800a67a:	f105 0e14 	add.w	lr, r5, #20
 800a67e:	46b1      	mov	r9, r6
 800a680:	2200      	movs	r2, #0
 800a682:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a686:	f8d9 b000 	ldr.w	fp, [r9]
 800a68a:	b2a1      	uxth	r1, r4
 800a68c:	fa1f fb8b 	uxth.w	fp, fp
 800a690:	fb0a b101 	mla	r1, sl, r1, fp
 800a694:	4411      	add	r1, r2
 800a696:	f8d9 2000 	ldr.w	r2, [r9]
 800a69a:	0c24      	lsrs	r4, r4, #16
 800a69c:	0c12      	lsrs	r2, r2, #16
 800a69e:	fb0a 2404 	mla	r4, sl, r4, r2
 800a6a2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a6a6:	b289      	uxth	r1, r1
 800a6a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a6ac:	45f4      	cmp	ip, lr
 800a6ae:	f849 1b04 	str.w	r1, [r9], #4
 800a6b2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a6b6:	d8e4      	bhi.n	800a682 <__multiply+0xaa>
 800a6b8:	9901      	ldr	r1, [sp, #4]
 800a6ba:	5072      	str	r2, [r6, r1]
 800a6bc:	9a03      	ldr	r2, [sp, #12]
 800a6be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a6c2:	3304      	adds	r3, #4
 800a6c4:	f1b9 0f00 	cmp.w	r9, #0
 800a6c8:	d01f      	beq.n	800a70a <__multiply+0x132>
 800a6ca:	6834      	ldr	r4, [r6, #0]
 800a6cc:	f105 0114 	add.w	r1, r5, #20
 800a6d0:	46b6      	mov	lr, r6
 800a6d2:	f04f 0a00 	mov.w	sl, #0
 800a6d6:	880a      	ldrh	r2, [r1, #0]
 800a6d8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a6dc:	fb09 b202 	mla	r2, r9, r2, fp
 800a6e0:	4492      	add	sl, r2
 800a6e2:	b2a4      	uxth	r4, r4
 800a6e4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a6e8:	f84e 4b04 	str.w	r4, [lr], #4
 800a6ec:	f851 4b04 	ldr.w	r4, [r1], #4
 800a6f0:	f8be 2000 	ldrh.w	r2, [lr]
 800a6f4:	0c24      	lsrs	r4, r4, #16
 800a6f6:	fb09 2404 	mla	r4, r9, r4, r2
 800a6fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a6fe:	458c      	cmp	ip, r1
 800a700:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a704:	d8e7      	bhi.n	800a6d6 <__multiply+0xfe>
 800a706:	9a01      	ldr	r2, [sp, #4]
 800a708:	50b4      	str	r4, [r6, r2]
 800a70a:	3604      	adds	r6, #4
 800a70c:	e7a3      	b.n	800a656 <__multiply+0x7e>
 800a70e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a712:	2b00      	cmp	r3, #0
 800a714:	d1a5      	bne.n	800a662 <__multiply+0x8a>
 800a716:	3f01      	subs	r7, #1
 800a718:	e7a1      	b.n	800a65e <__multiply+0x86>
 800a71a:	bf00      	nop
 800a71c:	0800cdf4 	.word	0x0800cdf4
 800a720:	0800ce9b 	.word	0x0800ce9b

0800a724 <__pow5mult>:
 800a724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a728:	4615      	mov	r5, r2
 800a72a:	f012 0203 	ands.w	r2, r2, #3
 800a72e:	4606      	mov	r6, r0
 800a730:	460f      	mov	r7, r1
 800a732:	d007      	beq.n	800a744 <__pow5mult+0x20>
 800a734:	4c25      	ldr	r4, [pc, #148]	; (800a7cc <__pow5mult+0xa8>)
 800a736:	3a01      	subs	r2, #1
 800a738:	2300      	movs	r3, #0
 800a73a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a73e:	f7ff fe51 	bl	800a3e4 <__multadd>
 800a742:	4607      	mov	r7, r0
 800a744:	10ad      	asrs	r5, r5, #2
 800a746:	d03d      	beq.n	800a7c4 <__pow5mult+0xa0>
 800a748:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a74a:	b97c      	cbnz	r4, 800a76c <__pow5mult+0x48>
 800a74c:	2010      	movs	r0, #16
 800a74e:	f001 faf7 	bl	800bd40 <malloc>
 800a752:	4602      	mov	r2, r0
 800a754:	6270      	str	r0, [r6, #36]	; 0x24
 800a756:	b928      	cbnz	r0, 800a764 <__pow5mult+0x40>
 800a758:	4b1d      	ldr	r3, [pc, #116]	; (800a7d0 <__pow5mult+0xac>)
 800a75a:	481e      	ldr	r0, [pc, #120]	; (800a7d4 <__pow5mult+0xb0>)
 800a75c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a760:	f001 fa9c 	bl	800bc9c <__assert_func>
 800a764:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a768:	6004      	str	r4, [r0, #0]
 800a76a:	60c4      	str	r4, [r0, #12]
 800a76c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a770:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a774:	b94c      	cbnz	r4, 800a78a <__pow5mult+0x66>
 800a776:	f240 2171 	movw	r1, #625	; 0x271
 800a77a:	4630      	mov	r0, r6
 800a77c:	f7ff ff16 	bl	800a5ac <__i2b>
 800a780:	2300      	movs	r3, #0
 800a782:	f8c8 0008 	str.w	r0, [r8, #8]
 800a786:	4604      	mov	r4, r0
 800a788:	6003      	str	r3, [r0, #0]
 800a78a:	f04f 0900 	mov.w	r9, #0
 800a78e:	07eb      	lsls	r3, r5, #31
 800a790:	d50a      	bpl.n	800a7a8 <__pow5mult+0x84>
 800a792:	4639      	mov	r1, r7
 800a794:	4622      	mov	r2, r4
 800a796:	4630      	mov	r0, r6
 800a798:	f7ff ff1e 	bl	800a5d8 <__multiply>
 800a79c:	4639      	mov	r1, r7
 800a79e:	4680      	mov	r8, r0
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	f7ff fdfd 	bl	800a3a0 <_Bfree>
 800a7a6:	4647      	mov	r7, r8
 800a7a8:	106d      	asrs	r5, r5, #1
 800a7aa:	d00b      	beq.n	800a7c4 <__pow5mult+0xa0>
 800a7ac:	6820      	ldr	r0, [r4, #0]
 800a7ae:	b938      	cbnz	r0, 800a7c0 <__pow5mult+0x9c>
 800a7b0:	4622      	mov	r2, r4
 800a7b2:	4621      	mov	r1, r4
 800a7b4:	4630      	mov	r0, r6
 800a7b6:	f7ff ff0f 	bl	800a5d8 <__multiply>
 800a7ba:	6020      	str	r0, [r4, #0]
 800a7bc:	f8c0 9000 	str.w	r9, [r0]
 800a7c0:	4604      	mov	r4, r0
 800a7c2:	e7e4      	b.n	800a78e <__pow5mult+0x6a>
 800a7c4:	4638      	mov	r0, r7
 800a7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ca:	bf00      	nop
 800a7cc:	0800cff0 	.word	0x0800cff0
 800a7d0:	0800ce84 	.word	0x0800ce84
 800a7d4:	0800ce9b 	.word	0x0800ce9b

0800a7d8 <__lshift>:
 800a7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7dc:	460c      	mov	r4, r1
 800a7de:	6849      	ldr	r1, [r1, #4]
 800a7e0:	6923      	ldr	r3, [r4, #16]
 800a7e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7e6:	68a3      	ldr	r3, [r4, #8]
 800a7e8:	4607      	mov	r7, r0
 800a7ea:	4691      	mov	r9, r2
 800a7ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7f0:	f108 0601 	add.w	r6, r8, #1
 800a7f4:	42b3      	cmp	r3, r6
 800a7f6:	db0b      	blt.n	800a810 <__lshift+0x38>
 800a7f8:	4638      	mov	r0, r7
 800a7fa:	f7ff fd91 	bl	800a320 <_Balloc>
 800a7fe:	4605      	mov	r5, r0
 800a800:	b948      	cbnz	r0, 800a816 <__lshift+0x3e>
 800a802:	4602      	mov	r2, r0
 800a804:	4b28      	ldr	r3, [pc, #160]	; (800a8a8 <__lshift+0xd0>)
 800a806:	4829      	ldr	r0, [pc, #164]	; (800a8ac <__lshift+0xd4>)
 800a808:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a80c:	f001 fa46 	bl	800bc9c <__assert_func>
 800a810:	3101      	adds	r1, #1
 800a812:	005b      	lsls	r3, r3, #1
 800a814:	e7ee      	b.n	800a7f4 <__lshift+0x1c>
 800a816:	2300      	movs	r3, #0
 800a818:	f100 0114 	add.w	r1, r0, #20
 800a81c:	f100 0210 	add.w	r2, r0, #16
 800a820:	4618      	mov	r0, r3
 800a822:	4553      	cmp	r3, sl
 800a824:	db33      	blt.n	800a88e <__lshift+0xb6>
 800a826:	6920      	ldr	r0, [r4, #16]
 800a828:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a82c:	f104 0314 	add.w	r3, r4, #20
 800a830:	f019 091f 	ands.w	r9, r9, #31
 800a834:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a838:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a83c:	d02b      	beq.n	800a896 <__lshift+0xbe>
 800a83e:	f1c9 0e20 	rsb	lr, r9, #32
 800a842:	468a      	mov	sl, r1
 800a844:	2200      	movs	r2, #0
 800a846:	6818      	ldr	r0, [r3, #0]
 800a848:	fa00 f009 	lsl.w	r0, r0, r9
 800a84c:	4302      	orrs	r2, r0
 800a84e:	f84a 2b04 	str.w	r2, [sl], #4
 800a852:	f853 2b04 	ldr.w	r2, [r3], #4
 800a856:	459c      	cmp	ip, r3
 800a858:	fa22 f20e 	lsr.w	r2, r2, lr
 800a85c:	d8f3      	bhi.n	800a846 <__lshift+0x6e>
 800a85e:	ebac 0304 	sub.w	r3, ip, r4
 800a862:	3b15      	subs	r3, #21
 800a864:	f023 0303 	bic.w	r3, r3, #3
 800a868:	3304      	adds	r3, #4
 800a86a:	f104 0015 	add.w	r0, r4, #21
 800a86e:	4584      	cmp	ip, r0
 800a870:	bf38      	it	cc
 800a872:	2304      	movcc	r3, #4
 800a874:	50ca      	str	r2, [r1, r3]
 800a876:	b10a      	cbz	r2, 800a87c <__lshift+0xa4>
 800a878:	f108 0602 	add.w	r6, r8, #2
 800a87c:	3e01      	subs	r6, #1
 800a87e:	4638      	mov	r0, r7
 800a880:	612e      	str	r6, [r5, #16]
 800a882:	4621      	mov	r1, r4
 800a884:	f7ff fd8c 	bl	800a3a0 <_Bfree>
 800a888:	4628      	mov	r0, r5
 800a88a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a88e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a892:	3301      	adds	r3, #1
 800a894:	e7c5      	b.n	800a822 <__lshift+0x4a>
 800a896:	3904      	subs	r1, #4
 800a898:	f853 2b04 	ldr.w	r2, [r3], #4
 800a89c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a8a0:	459c      	cmp	ip, r3
 800a8a2:	d8f9      	bhi.n	800a898 <__lshift+0xc0>
 800a8a4:	e7ea      	b.n	800a87c <__lshift+0xa4>
 800a8a6:	bf00      	nop
 800a8a8:	0800cdf4 	.word	0x0800cdf4
 800a8ac:	0800ce9b 	.word	0x0800ce9b

0800a8b0 <__mcmp>:
 800a8b0:	b530      	push	{r4, r5, lr}
 800a8b2:	6902      	ldr	r2, [r0, #16]
 800a8b4:	690c      	ldr	r4, [r1, #16]
 800a8b6:	1b12      	subs	r2, r2, r4
 800a8b8:	d10e      	bne.n	800a8d8 <__mcmp+0x28>
 800a8ba:	f100 0314 	add.w	r3, r0, #20
 800a8be:	3114      	adds	r1, #20
 800a8c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a8c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a8c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a8cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a8d0:	42a5      	cmp	r5, r4
 800a8d2:	d003      	beq.n	800a8dc <__mcmp+0x2c>
 800a8d4:	d305      	bcc.n	800a8e2 <__mcmp+0x32>
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	4610      	mov	r0, r2
 800a8da:	bd30      	pop	{r4, r5, pc}
 800a8dc:	4283      	cmp	r3, r0
 800a8de:	d3f3      	bcc.n	800a8c8 <__mcmp+0x18>
 800a8e0:	e7fa      	b.n	800a8d8 <__mcmp+0x28>
 800a8e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a8e6:	e7f7      	b.n	800a8d8 <__mcmp+0x28>

0800a8e8 <__mdiff>:
 800a8e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ec:	460c      	mov	r4, r1
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	4611      	mov	r1, r2
 800a8f2:	4620      	mov	r0, r4
 800a8f4:	4617      	mov	r7, r2
 800a8f6:	f7ff ffdb 	bl	800a8b0 <__mcmp>
 800a8fa:	1e05      	subs	r5, r0, #0
 800a8fc:	d110      	bne.n	800a920 <__mdiff+0x38>
 800a8fe:	4629      	mov	r1, r5
 800a900:	4630      	mov	r0, r6
 800a902:	f7ff fd0d 	bl	800a320 <_Balloc>
 800a906:	b930      	cbnz	r0, 800a916 <__mdiff+0x2e>
 800a908:	4b39      	ldr	r3, [pc, #228]	; (800a9f0 <__mdiff+0x108>)
 800a90a:	4602      	mov	r2, r0
 800a90c:	f240 2132 	movw	r1, #562	; 0x232
 800a910:	4838      	ldr	r0, [pc, #224]	; (800a9f4 <__mdiff+0x10c>)
 800a912:	f001 f9c3 	bl	800bc9c <__assert_func>
 800a916:	2301      	movs	r3, #1
 800a918:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a91c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a920:	bfa4      	itt	ge
 800a922:	463b      	movge	r3, r7
 800a924:	4627      	movge	r7, r4
 800a926:	4630      	mov	r0, r6
 800a928:	6879      	ldr	r1, [r7, #4]
 800a92a:	bfa6      	itte	ge
 800a92c:	461c      	movge	r4, r3
 800a92e:	2500      	movge	r5, #0
 800a930:	2501      	movlt	r5, #1
 800a932:	f7ff fcf5 	bl	800a320 <_Balloc>
 800a936:	b920      	cbnz	r0, 800a942 <__mdiff+0x5a>
 800a938:	4b2d      	ldr	r3, [pc, #180]	; (800a9f0 <__mdiff+0x108>)
 800a93a:	4602      	mov	r2, r0
 800a93c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a940:	e7e6      	b.n	800a910 <__mdiff+0x28>
 800a942:	693e      	ldr	r6, [r7, #16]
 800a944:	60c5      	str	r5, [r0, #12]
 800a946:	6925      	ldr	r5, [r4, #16]
 800a948:	f107 0114 	add.w	r1, r7, #20
 800a94c:	f104 0914 	add.w	r9, r4, #20
 800a950:	f100 0e14 	add.w	lr, r0, #20
 800a954:	f107 0210 	add.w	r2, r7, #16
 800a958:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a95c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a960:	46f2      	mov	sl, lr
 800a962:	2700      	movs	r7, #0
 800a964:	f859 3b04 	ldr.w	r3, [r9], #4
 800a968:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a96c:	fa1f f883 	uxth.w	r8, r3
 800a970:	fa17 f78b 	uxtah	r7, r7, fp
 800a974:	0c1b      	lsrs	r3, r3, #16
 800a976:	eba7 0808 	sub.w	r8, r7, r8
 800a97a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a97e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a982:	fa1f f888 	uxth.w	r8, r8
 800a986:	141f      	asrs	r7, r3, #16
 800a988:	454d      	cmp	r5, r9
 800a98a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a98e:	f84a 3b04 	str.w	r3, [sl], #4
 800a992:	d8e7      	bhi.n	800a964 <__mdiff+0x7c>
 800a994:	1b2b      	subs	r3, r5, r4
 800a996:	3b15      	subs	r3, #21
 800a998:	f023 0303 	bic.w	r3, r3, #3
 800a99c:	3304      	adds	r3, #4
 800a99e:	3415      	adds	r4, #21
 800a9a0:	42a5      	cmp	r5, r4
 800a9a2:	bf38      	it	cc
 800a9a4:	2304      	movcc	r3, #4
 800a9a6:	4419      	add	r1, r3
 800a9a8:	4473      	add	r3, lr
 800a9aa:	469e      	mov	lr, r3
 800a9ac:	460d      	mov	r5, r1
 800a9ae:	4565      	cmp	r5, ip
 800a9b0:	d30e      	bcc.n	800a9d0 <__mdiff+0xe8>
 800a9b2:	f10c 0203 	add.w	r2, ip, #3
 800a9b6:	1a52      	subs	r2, r2, r1
 800a9b8:	f022 0203 	bic.w	r2, r2, #3
 800a9bc:	3903      	subs	r1, #3
 800a9be:	458c      	cmp	ip, r1
 800a9c0:	bf38      	it	cc
 800a9c2:	2200      	movcc	r2, #0
 800a9c4:	441a      	add	r2, r3
 800a9c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a9ca:	b17b      	cbz	r3, 800a9ec <__mdiff+0x104>
 800a9cc:	6106      	str	r6, [r0, #16]
 800a9ce:	e7a5      	b.n	800a91c <__mdiff+0x34>
 800a9d0:	f855 8b04 	ldr.w	r8, [r5], #4
 800a9d4:	fa17 f488 	uxtah	r4, r7, r8
 800a9d8:	1422      	asrs	r2, r4, #16
 800a9da:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a9de:	b2a4      	uxth	r4, r4
 800a9e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a9e4:	f84e 4b04 	str.w	r4, [lr], #4
 800a9e8:	1417      	asrs	r7, r2, #16
 800a9ea:	e7e0      	b.n	800a9ae <__mdiff+0xc6>
 800a9ec:	3e01      	subs	r6, #1
 800a9ee:	e7ea      	b.n	800a9c6 <__mdiff+0xde>
 800a9f0:	0800cdf4 	.word	0x0800cdf4
 800a9f4:	0800ce9b 	.word	0x0800ce9b

0800a9f8 <__ulp>:
 800a9f8:	b082      	sub	sp, #8
 800a9fa:	ed8d 0b00 	vstr	d0, [sp]
 800a9fe:	9b01      	ldr	r3, [sp, #4]
 800aa00:	4912      	ldr	r1, [pc, #72]	; (800aa4c <__ulp+0x54>)
 800aa02:	4019      	ands	r1, r3
 800aa04:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800aa08:	2900      	cmp	r1, #0
 800aa0a:	dd05      	ble.n	800aa18 <__ulp+0x20>
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	460b      	mov	r3, r1
 800aa10:	ec43 2b10 	vmov	d0, r2, r3
 800aa14:	b002      	add	sp, #8
 800aa16:	4770      	bx	lr
 800aa18:	4249      	negs	r1, r1
 800aa1a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800aa1e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800aa22:	f04f 0200 	mov.w	r2, #0
 800aa26:	f04f 0300 	mov.w	r3, #0
 800aa2a:	da04      	bge.n	800aa36 <__ulp+0x3e>
 800aa2c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800aa30:	fa41 f300 	asr.w	r3, r1, r0
 800aa34:	e7ec      	b.n	800aa10 <__ulp+0x18>
 800aa36:	f1a0 0114 	sub.w	r1, r0, #20
 800aa3a:	291e      	cmp	r1, #30
 800aa3c:	bfda      	itte	le
 800aa3e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800aa42:	fa20 f101 	lsrle.w	r1, r0, r1
 800aa46:	2101      	movgt	r1, #1
 800aa48:	460a      	mov	r2, r1
 800aa4a:	e7e1      	b.n	800aa10 <__ulp+0x18>
 800aa4c:	7ff00000 	.word	0x7ff00000

0800aa50 <__b2d>:
 800aa50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa52:	6905      	ldr	r5, [r0, #16]
 800aa54:	f100 0714 	add.w	r7, r0, #20
 800aa58:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aa5c:	1f2e      	subs	r6, r5, #4
 800aa5e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aa62:	4620      	mov	r0, r4
 800aa64:	f7ff fd52 	bl	800a50c <__hi0bits>
 800aa68:	f1c0 0320 	rsb	r3, r0, #32
 800aa6c:	280a      	cmp	r0, #10
 800aa6e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800aaec <__b2d+0x9c>
 800aa72:	600b      	str	r3, [r1, #0]
 800aa74:	dc14      	bgt.n	800aaa0 <__b2d+0x50>
 800aa76:	f1c0 0e0b 	rsb	lr, r0, #11
 800aa7a:	fa24 f10e 	lsr.w	r1, r4, lr
 800aa7e:	42b7      	cmp	r7, r6
 800aa80:	ea41 030c 	orr.w	r3, r1, ip
 800aa84:	bf34      	ite	cc
 800aa86:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa8a:	2100      	movcs	r1, #0
 800aa8c:	3015      	adds	r0, #21
 800aa8e:	fa04 f000 	lsl.w	r0, r4, r0
 800aa92:	fa21 f10e 	lsr.w	r1, r1, lr
 800aa96:	ea40 0201 	orr.w	r2, r0, r1
 800aa9a:	ec43 2b10 	vmov	d0, r2, r3
 800aa9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aaa0:	42b7      	cmp	r7, r6
 800aaa2:	bf3a      	itte	cc
 800aaa4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aaa8:	f1a5 0608 	subcc.w	r6, r5, #8
 800aaac:	2100      	movcs	r1, #0
 800aaae:	380b      	subs	r0, #11
 800aab0:	d017      	beq.n	800aae2 <__b2d+0x92>
 800aab2:	f1c0 0c20 	rsb	ip, r0, #32
 800aab6:	fa04 f500 	lsl.w	r5, r4, r0
 800aaba:	42be      	cmp	r6, r7
 800aabc:	fa21 f40c 	lsr.w	r4, r1, ip
 800aac0:	ea45 0504 	orr.w	r5, r5, r4
 800aac4:	bf8c      	ite	hi
 800aac6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aaca:	2400      	movls	r4, #0
 800aacc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800aad0:	fa01 f000 	lsl.w	r0, r1, r0
 800aad4:	fa24 f40c 	lsr.w	r4, r4, ip
 800aad8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aadc:	ea40 0204 	orr.w	r2, r0, r4
 800aae0:	e7db      	b.n	800aa9a <__b2d+0x4a>
 800aae2:	ea44 030c 	orr.w	r3, r4, ip
 800aae6:	460a      	mov	r2, r1
 800aae8:	e7d7      	b.n	800aa9a <__b2d+0x4a>
 800aaea:	bf00      	nop
 800aaec:	3ff00000 	.word	0x3ff00000

0800aaf0 <__d2b>:
 800aaf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aaf4:	4689      	mov	r9, r1
 800aaf6:	2101      	movs	r1, #1
 800aaf8:	ec57 6b10 	vmov	r6, r7, d0
 800aafc:	4690      	mov	r8, r2
 800aafe:	f7ff fc0f 	bl	800a320 <_Balloc>
 800ab02:	4604      	mov	r4, r0
 800ab04:	b930      	cbnz	r0, 800ab14 <__d2b+0x24>
 800ab06:	4602      	mov	r2, r0
 800ab08:	4b25      	ldr	r3, [pc, #148]	; (800aba0 <__d2b+0xb0>)
 800ab0a:	4826      	ldr	r0, [pc, #152]	; (800aba4 <__d2b+0xb4>)
 800ab0c:	f240 310a 	movw	r1, #778	; 0x30a
 800ab10:	f001 f8c4 	bl	800bc9c <__assert_func>
 800ab14:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ab18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab1c:	bb35      	cbnz	r5, 800ab6c <__d2b+0x7c>
 800ab1e:	2e00      	cmp	r6, #0
 800ab20:	9301      	str	r3, [sp, #4]
 800ab22:	d028      	beq.n	800ab76 <__d2b+0x86>
 800ab24:	4668      	mov	r0, sp
 800ab26:	9600      	str	r6, [sp, #0]
 800ab28:	f7ff fd10 	bl	800a54c <__lo0bits>
 800ab2c:	9900      	ldr	r1, [sp, #0]
 800ab2e:	b300      	cbz	r0, 800ab72 <__d2b+0x82>
 800ab30:	9a01      	ldr	r2, [sp, #4]
 800ab32:	f1c0 0320 	rsb	r3, r0, #32
 800ab36:	fa02 f303 	lsl.w	r3, r2, r3
 800ab3a:	430b      	orrs	r3, r1
 800ab3c:	40c2      	lsrs	r2, r0
 800ab3e:	6163      	str	r3, [r4, #20]
 800ab40:	9201      	str	r2, [sp, #4]
 800ab42:	9b01      	ldr	r3, [sp, #4]
 800ab44:	61a3      	str	r3, [r4, #24]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	bf14      	ite	ne
 800ab4a:	2202      	movne	r2, #2
 800ab4c:	2201      	moveq	r2, #1
 800ab4e:	6122      	str	r2, [r4, #16]
 800ab50:	b1d5      	cbz	r5, 800ab88 <__d2b+0x98>
 800ab52:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ab56:	4405      	add	r5, r0
 800ab58:	f8c9 5000 	str.w	r5, [r9]
 800ab5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ab60:	f8c8 0000 	str.w	r0, [r8]
 800ab64:	4620      	mov	r0, r4
 800ab66:	b003      	add	sp, #12
 800ab68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab70:	e7d5      	b.n	800ab1e <__d2b+0x2e>
 800ab72:	6161      	str	r1, [r4, #20]
 800ab74:	e7e5      	b.n	800ab42 <__d2b+0x52>
 800ab76:	a801      	add	r0, sp, #4
 800ab78:	f7ff fce8 	bl	800a54c <__lo0bits>
 800ab7c:	9b01      	ldr	r3, [sp, #4]
 800ab7e:	6163      	str	r3, [r4, #20]
 800ab80:	2201      	movs	r2, #1
 800ab82:	6122      	str	r2, [r4, #16]
 800ab84:	3020      	adds	r0, #32
 800ab86:	e7e3      	b.n	800ab50 <__d2b+0x60>
 800ab88:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab8c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ab90:	f8c9 0000 	str.w	r0, [r9]
 800ab94:	6918      	ldr	r0, [r3, #16]
 800ab96:	f7ff fcb9 	bl	800a50c <__hi0bits>
 800ab9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab9e:	e7df      	b.n	800ab60 <__d2b+0x70>
 800aba0:	0800cdf4 	.word	0x0800cdf4
 800aba4:	0800ce9b 	.word	0x0800ce9b

0800aba8 <__ratio>:
 800aba8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abac:	4688      	mov	r8, r1
 800abae:	4669      	mov	r1, sp
 800abb0:	4681      	mov	r9, r0
 800abb2:	f7ff ff4d 	bl	800aa50 <__b2d>
 800abb6:	a901      	add	r1, sp, #4
 800abb8:	4640      	mov	r0, r8
 800abba:	ec55 4b10 	vmov	r4, r5, d0
 800abbe:	f7ff ff47 	bl	800aa50 <__b2d>
 800abc2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800abc6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800abca:	eba3 0c02 	sub.w	ip, r3, r2
 800abce:	e9dd 3200 	ldrd	r3, r2, [sp]
 800abd2:	1a9b      	subs	r3, r3, r2
 800abd4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800abd8:	ec51 0b10 	vmov	r0, r1, d0
 800abdc:	2b00      	cmp	r3, #0
 800abde:	bfd6      	itet	le
 800abe0:	460a      	movle	r2, r1
 800abe2:	462a      	movgt	r2, r5
 800abe4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800abe8:	468b      	mov	fp, r1
 800abea:	462f      	mov	r7, r5
 800abec:	bfd4      	ite	le
 800abee:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800abf2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800abf6:	4620      	mov	r0, r4
 800abf8:	ee10 2a10 	vmov	r2, s0
 800abfc:	465b      	mov	r3, fp
 800abfe:	4639      	mov	r1, r7
 800ac00:	f7f5 fe24 	bl	800084c <__aeabi_ddiv>
 800ac04:	ec41 0b10 	vmov	d0, r0, r1
 800ac08:	b003      	add	sp, #12
 800ac0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac0e <__copybits>:
 800ac0e:	3901      	subs	r1, #1
 800ac10:	b570      	push	{r4, r5, r6, lr}
 800ac12:	1149      	asrs	r1, r1, #5
 800ac14:	6914      	ldr	r4, [r2, #16]
 800ac16:	3101      	adds	r1, #1
 800ac18:	f102 0314 	add.w	r3, r2, #20
 800ac1c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ac20:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ac24:	1f05      	subs	r5, r0, #4
 800ac26:	42a3      	cmp	r3, r4
 800ac28:	d30c      	bcc.n	800ac44 <__copybits+0x36>
 800ac2a:	1aa3      	subs	r3, r4, r2
 800ac2c:	3b11      	subs	r3, #17
 800ac2e:	f023 0303 	bic.w	r3, r3, #3
 800ac32:	3211      	adds	r2, #17
 800ac34:	42a2      	cmp	r2, r4
 800ac36:	bf88      	it	hi
 800ac38:	2300      	movhi	r3, #0
 800ac3a:	4418      	add	r0, r3
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	4288      	cmp	r0, r1
 800ac40:	d305      	bcc.n	800ac4e <__copybits+0x40>
 800ac42:	bd70      	pop	{r4, r5, r6, pc}
 800ac44:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac48:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac4c:	e7eb      	b.n	800ac26 <__copybits+0x18>
 800ac4e:	f840 3b04 	str.w	r3, [r0], #4
 800ac52:	e7f4      	b.n	800ac3e <__copybits+0x30>

0800ac54 <__any_on>:
 800ac54:	f100 0214 	add.w	r2, r0, #20
 800ac58:	6900      	ldr	r0, [r0, #16]
 800ac5a:	114b      	asrs	r3, r1, #5
 800ac5c:	4298      	cmp	r0, r3
 800ac5e:	b510      	push	{r4, lr}
 800ac60:	db11      	blt.n	800ac86 <__any_on+0x32>
 800ac62:	dd0a      	ble.n	800ac7a <__any_on+0x26>
 800ac64:	f011 011f 	ands.w	r1, r1, #31
 800ac68:	d007      	beq.n	800ac7a <__any_on+0x26>
 800ac6a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ac6e:	fa24 f001 	lsr.w	r0, r4, r1
 800ac72:	fa00 f101 	lsl.w	r1, r0, r1
 800ac76:	428c      	cmp	r4, r1
 800ac78:	d10b      	bne.n	800ac92 <__any_on+0x3e>
 800ac7a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d803      	bhi.n	800ac8a <__any_on+0x36>
 800ac82:	2000      	movs	r0, #0
 800ac84:	bd10      	pop	{r4, pc}
 800ac86:	4603      	mov	r3, r0
 800ac88:	e7f7      	b.n	800ac7a <__any_on+0x26>
 800ac8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac8e:	2900      	cmp	r1, #0
 800ac90:	d0f5      	beq.n	800ac7e <__any_on+0x2a>
 800ac92:	2001      	movs	r0, #1
 800ac94:	e7f6      	b.n	800ac84 <__any_on+0x30>

0800ac96 <_calloc_r>:
 800ac96:	b513      	push	{r0, r1, r4, lr}
 800ac98:	434a      	muls	r2, r1
 800ac9a:	4611      	mov	r1, r2
 800ac9c:	9201      	str	r2, [sp, #4]
 800ac9e:	f000 f859 	bl	800ad54 <_malloc_r>
 800aca2:	4604      	mov	r4, r0
 800aca4:	b118      	cbz	r0, 800acae <_calloc_r+0x18>
 800aca6:	9a01      	ldr	r2, [sp, #4]
 800aca8:	2100      	movs	r1, #0
 800acaa:	f7fd fabd 	bl	8008228 <memset>
 800acae:	4620      	mov	r0, r4
 800acb0:	b002      	add	sp, #8
 800acb2:	bd10      	pop	{r4, pc}

0800acb4 <_free_r>:
 800acb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acb6:	2900      	cmp	r1, #0
 800acb8:	d048      	beq.n	800ad4c <_free_r+0x98>
 800acba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acbe:	9001      	str	r0, [sp, #4]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f1a1 0404 	sub.w	r4, r1, #4
 800acc6:	bfb8      	it	lt
 800acc8:	18e4      	addlt	r4, r4, r3
 800acca:	f001 f85b 	bl	800bd84 <__malloc_lock>
 800acce:	4a20      	ldr	r2, [pc, #128]	; (800ad50 <_free_r+0x9c>)
 800acd0:	9801      	ldr	r0, [sp, #4]
 800acd2:	6813      	ldr	r3, [r2, #0]
 800acd4:	4615      	mov	r5, r2
 800acd6:	b933      	cbnz	r3, 800ace6 <_free_r+0x32>
 800acd8:	6063      	str	r3, [r4, #4]
 800acda:	6014      	str	r4, [r2, #0]
 800acdc:	b003      	add	sp, #12
 800acde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ace2:	f001 b855 	b.w	800bd90 <__malloc_unlock>
 800ace6:	42a3      	cmp	r3, r4
 800ace8:	d90b      	bls.n	800ad02 <_free_r+0x4e>
 800acea:	6821      	ldr	r1, [r4, #0]
 800acec:	1862      	adds	r2, r4, r1
 800acee:	4293      	cmp	r3, r2
 800acf0:	bf04      	itt	eq
 800acf2:	681a      	ldreq	r2, [r3, #0]
 800acf4:	685b      	ldreq	r3, [r3, #4]
 800acf6:	6063      	str	r3, [r4, #4]
 800acf8:	bf04      	itt	eq
 800acfa:	1852      	addeq	r2, r2, r1
 800acfc:	6022      	streq	r2, [r4, #0]
 800acfe:	602c      	str	r4, [r5, #0]
 800ad00:	e7ec      	b.n	800acdc <_free_r+0x28>
 800ad02:	461a      	mov	r2, r3
 800ad04:	685b      	ldr	r3, [r3, #4]
 800ad06:	b10b      	cbz	r3, 800ad0c <_free_r+0x58>
 800ad08:	42a3      	cmp	r3, r4
 800ad0a:	d9fa      	bls.n	800ad02 <_free_r+0x4e>
 800ad0c:	6811      	ldr	r1, [r2, #0]
 800ad0e:	1855      	adds	r5, r2, r1
 800ad10:	42a5      	cmp	r5, r4
 800ad12:	d10b      	bne.n	800ad2c <_free_r+0x78>
 800ad14:	6824      	ldr	r4, [r4, #0]
 800ad16:	4421      	add	r1, r4
 800ad18:	1854      	adds	r4, r2, r1
 800ad1a:	42a3      	cmp	r3, r4
 800ad1c:	6011      	str	r1, [r2, #0]
 800ad1e:	d1dd      	bne.n	800acdc <_free_r+0x28>
 800ad20:	681c      	ldr	r4, [r3, #0]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	6053      	str	r3, [r2, #4]
 800ad26:	4421      	add	r1, r4
 800ad28:	6011      	str	r1, [r2, #0]
 800ad2a:	e7d7      	b.n	800acdc <_free_r+0x28>
 800ad2c:	d902      	bls.n	800ad34 <_free_r+0x80>
 800ad2e:	230c      	movs	r3, #12
 800ad30:	6003      	str	r3, [r0, #0]
 800ad32:	e7d3      	b.n	800acdc <_free_r+0x28>
 800ad34:	6825      	ldr	r5, [r4, #0]
 800ad36:	1961      	adds	r1, r4, r5
 800ad38:	428b      	cmp	r3, r1
 800ad3a:	bf04      	itt	eq
 800ad3c:	6819      	ldreq	r1, [r3, #0]
 800ad3e:	685b      	ldreq	r3, [r3, #4]
 800ad40:	6063      	str	r3, [r4, #4]
 800ad42:	bf04      	itt	eq
 800ad44:	1949      	addeq	r1, r1, r5
 800ad46:	6021      	streq	r1, [r4, #0]
 800ad48:	6054      	str	r4, [r2, #4]
 800ad4a:	e7c7      	b.n	800acdc <_free_r+0x28>
 800ad4c:	b003      	add	sp, #12
 800ad4e:	bd30      	pop	{r4, r5, pc}
 800ad50:	20000494 	.word	0x20000494

0800ad54 <_malloc_r>:
 800ad54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad56:	1ccd      	adds	r5, r1, #3
 800ad58:	f025 0503 	bic.w	r5, r5, #3
 800ad5c:	3508      	adds	r5, #8
 800ad5e:	2d0c      	cmp	r5, #12
 800ad60:	bf38      	it	cc
 800ad62:	250c      	movcc	r5, #12
 800ad64:	2d00      	cmp	r5, #0
 800ad66:	4606      	mov	r6, r0
 800ad68:	db01      	blt.n	800ad6e <_malloc_r+0x1a>
 800ad6a:	42a9      	cmp	r1, r5
 800ad6c:	d903      	bls.n	800ad76 <_malloc_r+0x22>
 800ad6e:	230c      	movs	r3, #12
 800ad70:	6033      	str	r3, [r6, #0]
 800ad72:	2000      	movs	r0, #0
 800ad74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad76:	f001 f805 	bl	800bd84 <__malloc_lock>
 800ad7a:	4921      	ldr	r1, [pc, #132]	; (800ae00 <_malloc_r+0xac>)
 800ad7c:	680a      	ldr	r2, [r1, #0]
 800ad7e:	4614      	mov	r4, r2
 800ad80:	b99c      	cbnz	r4, 800adaa <_malloc_r+0x56>
 800ad82:	4f20      	ldr	r7, [pc, #128]	; (800ae04 <_malloc_r+0xb0>)
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	b923      	cbnz	r3, 800ad92 <_malloc_r+0x3e>
 800ad88:	4621      	mov	r1, r4
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	f000 fe64 	bl	800ba58 <_sbrk_r>
 800ad90:	6038      	str	r0, [r7, #0]
 800ad92:	4629      	mov	r1, r5
 800ad94:	4630      	mov	r0, r6
 800ad96:	f000 fe5f 	bl	800ba58 <_sbrk_r>
 800ad9a:	1c43      	adds	r3, r0, #1
 800ad9c:	d123      	bne.n	800ade6 <_malloc_r+0x92>
 800ad9e:	230c      	movs	r3, #12
 800ada0:	6033      	str	r3, [r6, #0]
 800ada2:	4630      	mov	r0, r6
 800ada4:	f000 fff4 	bl	800bd90 <__malloc_unlock>
 800ada8:	e7e3      	b.n	800ad72 <_malloc_r+0x1e>
 800adaa:	6823      	ldr	r3, [r4, #0]
 800adac:	1b5b      	subs	r3, r3, r5
 800adae:	d417      	bmi.n	800ade0 <_malloc_r+0x8c>
 800adb0:	2b0b      	cmp	r3, #11
 800adb2:	d903      	bls.n	800adbc <_malloc_r+0x68>
 800adb4:	6023      	str	r3, [r4, #0]
 800adb6:	441c      	add	r4, r3
 800adb8:	6025      	str	r5, [r4, #0]
 800adba:	e004      	b.n	800adc6 <_malloc_r+0x72>
 800adbc:	6863      	ldr	r3, [r4, #4]
 800adbe:	42a2      	cmp	r2, r4
 800adc0:	bf0c      	ite	eq
 800adc2:	600b      	streq	r3, [r1, #0]
 800adc4:	6053      	strne	r3, [r2, #4]
 800adc6:	4630      	mov	r0, r6
 800adc8:	f000 ffe2 	bl	800bd90 <__malloc_unlock>
 800adcc:	f104 000b 	add.w	r0, r4, #11
 800add0:	1d23      	adds	r3, r4, #4
 800add2:	f020 0007 	bic.w	r0, r0, #7
 800add6:	1ac2      	subs	r2, r0, r3
 800add8:	d0cc      	beq.n	800ad74 <_malloc_r+0x20>
 800adda:	1a1b      	subs	r3, r3, r0
 800addc:	50a3      	str	r3, [r4, r2]
 800adde:	e7c9      	b.n	800ad74 <_malloc_r+0x20>
 800ade0:	4622      	mov	r2, r4
 800ade2:	6864      	ldr	r4, [r4, #4]
 800ade4:	e7cc      	b.n	800ad80 <_malloc_r+0x2c>
 800ade6:	1cc4      	adds	r4, r0, #3
 800ade8:	f024 0403 	bic.w	r4, r4, #3
 800adec:	42a0      	cmp	r0, r4
 800adee:	d0e3      	beq.n	800adb8 <_malloc_r+0x64>
 800adf0:	1a21      	subs	r1, r4, r0
 800adf2:	4630      	mov	r0, r6
 800adf4:	f000 fe30 	bl	800ba58 <_sbrk_r>
 800adf8:	3001      	adds	r0, #1
 800adfa:	d1dd      	bne.n	800adb8 <_malloc_r+0x64>
 800adfc:	e7cf      	b.n	800ad9e <_malloc_r+0x4a>
 800adfe:	bf00      	nop
 800ae00:	20000494 	.word	0x20000494
 800ae04:	20000498 	.word	0x20000498

0800ae08 <__ssputs_r>:
 800ae08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae0c:	688e      	ldr	r6, [r1, #8]
 800ae0e:	429e      	cmp	r6, r3
 800ae10:	4682      	mov	sl, r0
 800ae12:	460c      	mov	r4, r1
 800ae14:	4690      	mov	r8, r2
 800ae16:	461f      	mov	r7, r3
 800ae18:	d838      	bhi.n	800ae8c <__ssputs_r+0x84>
 800ae1a:	898a      	ldrh	r2, [r1, #12]
 800ae1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae20:	d032      	beq.n	800ae88 <__ssputs_r+0x80>
 800ae22:	6825      	ldr	r5, [r4, #0]
 800ae24:	6909      	ldr	r1, [r1, #16]
 800ae26:	eba5 0901 	sub.w	r9, r5, r1
 800ae2a:	6965      	ldr	r5, [r4, #20]
 800ae2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae30:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae34:	3301      	adds	r3, #1
 800ae36:	444b      	add	r3, r9
 800ae38:	106d      	asrs	r5, r5, #1
 800ae3a:	429d      	cmp	r5, r3
 800ae3c:	bf38      	it	cc
 800ae3e:	461d      	movcc	r5, r3
 800ae40:	0553      	lsls	r3, r2, #21
 800ae42:	d531      	bpl.n	800aea8 <__ssputs_r+0xa0>
 800ae44:	4629      	mov	r1, r5
 800ae46:	f7ff ff85 	bl	800ad54 <_malloc_r>
 800ae4a:	4606      	mov	r6, r0
 800ae4c:	b950      	cbnz	r0, 800ae64 <__ssputs_r+0x5c>
 800ae4e:	230c      	movs	r3, #12
 800ae50:	f8ca 3000 	str.w	r3, [sl]
 800ae54:	89a3      	ldrh	r3, [r4, #12]
 800ae56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae5a:	81a3      	strh	r3, [r4, #12]
 800ae5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae64:	6921      	ldr	r1, [r4, #16]
 800ae66:	464a      	mov	r2, r9
 800ae68:	f7ff fa4c 	bl	800a304 <memcpy>
 800ae6c:	89a3      	ldrh	r3, [r4, #12]
 800ae6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ae72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae76:	81a3      	strh	r3, [r4, #12]
 800ae78:	6126      	str	r6, [r4, #16]
 800ae7a:	6165      	str	r5, [r4, #20]
 800ae7c:	444e      	add	r6, r9
 800ae7e:	eba5 0509 	sub.w	r5, r5, r9
 800ae82:	6026      	str	r6, [r4, #0]
 800ae84:	60a5      	str	r5, [r4, #8]
 800ae86:	463e      	mov	r6, r7
 800ae88:	42be      	cmp	r6, r7
 800ae8a:	d900      	bls.n	800ae8e <__ssputs_r+0x86>
 800ae8c:	463e      	mov	r6, r7
 800ae8e:	4632      	mov	r2, r6
 800ae90:	6820      	ldr	r0, [r4, #0]
 800ae92:	4641      	mov	r1, r8
 800ae94:	f000 ff5c 	bl	800bd50 <memmove>
 800ae98:	68a3      	ldr	r3, [r4, #8]
 800ae9a:	6822      	ldr	r2, [r4, #0]
 800ae9c:	1b9b      	subs	r3, r3, r6
 800ae9e:	4432      	add	r2, r6
 800aea0:	60a3      	str	r3, [r4, #8]
 800aea2:	6022      	str	r2, [r4, #0]
 800aea4:	2000      	movs	r0, #0
 800aea6:	e7db      	b.n	800ae60 <__ssputs_r+0x58>
 800aea8:	462a      	mov	r2, r5
 800aeaa:	f000 ff77 	bl	800bd9c <_realloc_r>
 800aeae:	4606      	mov	r6, r0
 800aeb0:	2800      	cmp	r0, #0
 800aeb2:	d1e1      	bne.n	800ae78 <__ssputs_r+0x70>
 800aeb4:	6921      	ldr	r1, [r4, #16]
 800aeb6:	4650      	mov	r0, sl
 800aeb8:	f7ff fefc 	bl	800acb4 <_free_r>
 800aebc:	e7c7      	b.n	800ae4e <__ssputs_r+0x46>
	...

0800aec0 <_svfiprintf_r>:
 800aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec4:	4698      	mov	r8, r3
 800aec6:	898b      	ldrh	r3, [r1, #12]
 800aec8:	061b      	lsls	r3, r3, #24
 800aeca:	b09d      	sub	sp, #116	; 0x74
 800aecc:	4607      	mov	r7, r0
 800aece:	460d      	mov	r5, r1
 800aed0:	4614      	mov	r4, r2
 800aed2:	d50e      	bpl.n	800aef2 <_svfiprintf_r+0x32>
 800aed4:	690b      	ldr	r3, [r1, #16]
 800aed6:	b963      	cbnz	r3, 800aef2 <_svfiprintf_r+0x32>
 800aed8:	2140      	movs	r1, #64	; 0x40
 800aeda:	f7ff ff3b 	bl	800ad54 <_malloc_r>
 800aede:	6028      	str	r0, [r5, #0]
 800aee0:	6128      	str	r0, [r5, #16]
 800aee2:	b920      	cbnz	r0, 800aeee <_svfiprintf_r+0x2e>
 800aee4:	230c      	movs	r3, #12
 800aee6:	603b      	str	r3, [r7, #0]
 800aee8:	f04f 30ff 	mov.w	r0, #4294967295
 800aeec:	e0d1      	b.n	800b092 <_svfiprintf_r+0x1d2>
 800aeee:	2340      	movs	r3, #64	; 0x40
 800aef0:	616b      	str	r3, [r5, #20]
 800aef2:	2300      	movs	r3, #0
 800aef4:	9309      	str	r3, [sp, #36]	; 0x24
 800aef6:	2320      	movs	r3, #32
 800aef8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aefc:	f8cd 800c 	str.w	r8, [sp, #12]
 800af00:	2330      	movs	r3, #48	; 0x30
 800af02:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b0ac <_svfiprintf_r+0x1ec>
 800af06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af0a:	f04f 0901 	mov.w	r9, #1
 800af0e:	4623      	mov	r3, r4
 800af10:	469a      	mov	sl, r3
 800af12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af16:	b10a      	cbz	r2, 800af1c <_svfiprintf_r+0x5c>
 800af18:	2a25      	cmp	r2, #37	; 0x25
 800af1a:	d1f9      	bne.n	800af10 <_svfiprintf_r+0x50>
 800af1c:	ebba 0b04 	subs.w	fp, sl, r4
 800af20:	d00b      	beq.n	800af3a <_svfiprintf_r+0x7a>
 800af22:	465b      	mov	r3, fp
 800af24:	4622      	mov	r2, r4
 800af26:	4629      	mov	r1, r5
 800af28:	4638      	mov	r0, r7
 800af2a:	f7ff ff6d 	bl	800ae08 <__ssputs_r>
 800af2e:	3001      	adds	r0, #1
 800af30:	f000 80aa 	beq.w	800b088 <_svfiprintf_r+0x1c8>
 800af34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af36:	445a      	add	r2, fp
 800af38:	9209      	str	r2, [sp, #36]	; 0x24
 800af3a:	f89a 3000 	ldrb.w	r3, [sl]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	f000 80a2 	beq.w	800b088 <_svfiprintf_r+0x1c8>
 800af44:	2300      	movs	r3, #0
 800af46:	f04f 32ff 	mov.w	r2, #4294967295
 800af4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af4e:	f10a 0a01 	add.w	sl, sl, #1
 800af52:	9304      	str	r3, [sp, #16]
 800af54:	9307      	str	r3, [sp, #28]
 800af56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af5a:	931a      	str	r3, [sp, #104]	; 0x68
 800af5c:	4654      	mov	r4, sl
 800af5e:	2205      	movs	r2, #5
 800af60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af64:	4851      	ldr	r0, [pc, #324]	; (800b0ac <_svfiprintf_r+0x1ec>)
 800af66:	f7f5 f93b 	bl	80001e0 <memchr>
 800af6a:	9a04      	ldr	r2, [sp, #16]
 800af6c:	b9d8      	cbnz	r0, 800afa6 <_svfiprintf_r+0xe6>
 800af6e:	06d0      	lsls	r0, r2, #27
 800af70:	bf44      	itt	mi
 800af72:	2320      	movmi	r3, #32
 800af74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af78:	0711      	lsls	r1, r2, #28
 800af7a:	bf44      	itt	mi
 800af7c:	232b      	movmi	r3, #43	; 0x2b
 800af7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af82:	f89a 3000 	ldrb.w	r3, [sl]
 800af86:	2b2a      	cmp	r3, #42	; 0x2a
 800af88:	d015      	beq.n	800afb6 <_svfiprintf_r+0xf6>
 800af8a:	9a07      	ldr	r2, [sp, #28]
 800af8c:	4654      	mov	r4, sl
 800af8e:	2000      	movs	r0, #0
 800af90:	f04f 0c0a 	mov.w	ip, #10
 800af94:	4621      	mov	r1, r4
 800af96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af9a:	3b30      	subs	r3, #48	; 0x30
 800af9c:	2b09      	cmp	r3, #9
 800af9e:	d94e      	bls.n	800b03e <_svfiprintf_r+0x17e>
 800afa0:	b1b0      	cbz	r0, 800afd0 <_svfiprintf_r+0x110>
 800afa2:	9207      	str	r2, [sp, #28]
 800afa4:	e014      	b.n	800afd0 <_svfiprintf_r+0x110>
 800afa6:	eba0 0308 	sub.w	r3, r0, r8
 800afaa:	fa09 f303 	lsl.w	r3, r9, r3
 800afae:	4313      	orrs	r3, r2
 800afb0:	9304      	str	r3, [sp, #16]
 800afb2:	46a2      	mov	sl, r4
 800afb4:	e7d2      	b.n	800af5c <_svfiprintf_r+0x9c>
 800afb6:	9b03      	ldr	r3, [sp, #12]
 800afb8:	1d19      	adds	r1, r3, #4
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	9103      	str	r1, [sp, #12]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	bfbb      	ittet	lt
 800afc2:	425b      	neglt	r3, r3
 800afc4:	f042 0202 	orrlt.w	r2, r2, #2
 800afc8:	9307      	strge	r3, [sp, #28]
 800afca:	9307      	strlt	r3, [sp, #28]
 800afcc:	bfb8      	it	lt
 800afce:	9204      	strlt	r2, [sp, #16]
 800afd0:	7823      	ldrb	r3, [r4, #0]
 800afd2:	2b2e      	cmp	r3, #46	; 0x2e
 800afd4:	d10c      	bne.n	800aff0 <_svfiprintf_r+0x130>
 800afd6:	7863      	ldrb	r3, [r4, #1]
 800afd8:	2b2a      	cmp	r3, #42	; 0x2a
 800afda:	d135      	bne.n	800b048 <_svfiprintf_r+0x188>
 800afdc:	9b03      	ldr	r3, [sp, #12]
 800afde:	1d1a      	adds	r2, r3, #4
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	9203      	str	r2, [sp, #12]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	bfb8      	it	lt
 800afe8:	f04f 33ff 	movlt.w	r3, #4294967295
 800afec:	3402      	adds	r4, #2
 800afee:	9305      	str	r3, [sp, #20]
 800aff0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b0bc <_svfiprintf_r+0x1fc>
 800aff4:	7821      	ldrb	r1, [r4, #0]
 800aff6:	2203      	movs	r2, #3
 800aff8:	4650      	mov	r0, sl
 800affa:	f7f5 f8f1 	bl	80001e0 <memchr>
 800affe:	b140      	cbz	r0, 800b012 <_svfiprintf_r+0x152>
 800b000:	2340      	movs	r3, #64	; 0x40
 800b002:	eba0 000a 	sub.w	r0, r0, sl
 800b006:	fa03 f000 	lsl.w	r0, r3, r0
 800b00a:	9b04      	ldr	r3, [sp, #16]
 800b00c:	4303      	orrs	r3, r0
 800b00e:	3401      	adds	r4, #1
 800b010:	9304      	str	r3, [sp, #16]
 800b012:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b016:	4826      	ldr	r0, [pc, #152]	; (800b0b0 <_svfiprintf_r+0x1f0>)
 800b018:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b01c:	2206      	movs	r2, #6
 800b01e:	f7f5 f8df 	bl	80001e0 <memchr>
 800b022:	2800      	cmp	r0, #0
 800b024:	d038      	beq.n	800b098 <_svfiprintf_r+0x1d8>
 800b026:	4b23      	ldr	r3, [pc, #140]	; (800b0b4 <_svfiprintf_r+0x1f4>)
 800b028:	bb1b      	cbnz	r3, 800b072 <_svfiprintf_r+0x1b2>
 800b02a:	9b03      	ldr	r3, [sp, #12]
 800b02c:	3307      	adds	r3, #7
 800b02e:	f023 0307 	bic.w	r3, r3, #7
 800b032:	3308      	adds	r3, #8
 800b034:	9303      	str	r3, [sp, #12]
 800b036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b038:	4433      	add	r3, r6
 800b03a:	9309      	str	r3, [sp, #36]	; 0x24
 800b03c:	e767      	b.n	800af0e <_svfiprintf_r+0x4e>
 800b03e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b042:	460c      	mov	r4, r1
 800b044:	2001      	movs	r0, #1
 800b046:	e7a5      	b.n	800af94 <_svfiprintf_r+0xd4>
 800b048:	2300      	movs	r3, #0
 800b04a:	3401      	adds	r4, #1
 800b04c:	9305      	str	r3, [sp, #20]
 800b04e:	4619      	mov	r1, r3
 800b050:	f04f 0c0a 	mov.w	ip, #10
 800b054:	4620      	mov	r0, r4
 800b056:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b05a:	3a30      	subs	r2, #48	; 0x30
 800b05c:	2a09      	cmp	r2, #9
 800b05e:	d903      	bls.n	800b068 <_svfiprintf_r+0x1a8>
 800b060:	2b00      	cmp	r3, #0
 800b062:	d0c5      	beq.n	800aff0 <_svfiprintf_r+0x130>
 800b064:	9105      	str	r1, [sp, #20]
 800b066:	e7c3      	b.n	800aff0 <_svfiprintf_r+0x130>
 800b068:	fb0c 2101 	mla	r1, ip, r1, r2
 800b06c:	4604      	mov	r4, r0
 800b06e:	2301      	movs	r3, #1
 800b070:	e7f0      	b.n	800b054 <_svfiprintf_r+0x194>
 800b072:	ab03      	add	r3, sp, #12
 800b074:	9300      	str	r3, [sp, #0]
 800b076:	462a      	mov	r2, r5
 800b078:	4b0f      	ldr	r3, [pc, #60]	; (800b0b8 <_svfiprintf_r+0x1f8>)
 800b07a:	a904      	add	r1, sp, #16
 800b07c:	4638      	mov	r0, r7
 800b07e:	f3af 8000 	nop.w
 800b082:	1c42      	adds	r2, r0, #1
 800b084:	4606      	mov	r6, r0
 800b086:	d1d6      	bne.n	800b036 <_svfiprintf_r+0x176>
 800b088:	89ab      	ldrh	r3, [r5, #12]
 800b08a:	065b      	lsls	r3, r3, #25
 800b08c:	f53f af2c 	bmi.w	800aee8 <_svfiprintf_r+0x28>
 800b090:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b092:	b01d      	add	sp, #116	; 0x74
 800b094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b098:	ab03      	add	r3, sp, #12
 800b09a:	9300      	str	r3, [sp, #0]
 800b09c:	462a      	mov	r2, r5
 800b09e:	4b06      	ldr	r3, [pc, #24]	; (800b0b8 <_svfiprintf_r+0x1f8>)
 800b0a0:	a904      	add	r1, sp, #16
 800b0a2:	4638      	mov	r0, r7
 800b0a4:	f000 fa4c 	bl	800b540 <_printf_i>
 800b0a8:	e7eb      	b.n	800b082 <_svfiprintf_r+0x1c2>
 800b0aa:	bf00      	nop
 800b0ac:	0800cffc 	.word	0x0800cffc
 800b0b0:	0800d006 	.word	0x0800d006
 800b0b4:	00000000 	.word	0x00000000
 800b0b8:	0800ae09 	.word	0x0800ae09
 800b0bc:	0800d002 	.word	0x0800d002

0800b0c0 <_sungetc_r>:
 800b0c0:	b538      	push	{r3, r4, r5, lr}
 800b0c2:	1c4b      	adds	r3, r1, #1
 800b0c4:	4614      	mov	r4, r2
 800b0c6:	d103      	bne.n	800b0d0 <_sungetc_r+0x10>
 800b0c8:	f04f 35ff 	mov.w	r5, #4294967295
 800b0cc:	4628      	mov	r0, r5
 800b0ce:	bd38      	pop	{r3, r4, r5, pc}
 800b0d0:	8993      	ldrh	r3, [r2, #12]
 800b0d2:	f023 0320 	bic.w	r3, r3, #32
 800b0d6:	8193      	strh	r3, [r2, #12]
 800b0d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0da:	6852      	ldr	r2, [r2, #4]
 800b0dc:	b2cd      	uxtb	r5, r1
 800b0de:	b18b      	cbz	r3, 800b104 <_sungetc_r+0x44>
 800b0e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	dd08      	ble.n	800b0f8 <_sungetc_r+0x38>
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	1e5a      	subs	r2, r3, #1
 800b0ea:	6022      	str	r2, [r4, #0]
 800b0ec:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b0f0:	6863      	ldr	r3, [r4, #4]
 800b0f2:	3301      	adds	r3, #1
 800b0f4:	6063      	str	r3, [r4, #4]
 800b0f6:	e7e9      	b.n	800b0cc <_sungetc_r+0xc>
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	f000 fd87 	bl	800bc0c <__submore>
 800b0fe:	2800      	cmp	r0, #0
 800b100:	d0f1      	beq.n	800b0e6 <_sungetc_r+0x26>
 800b102:	e7e1      	b.n	800b0c8 <_sungetc_r+0x8>
 800b104:	6921      	ldr	r1, [r4, #16]
 800b106:	6823      	ldr	r3, [r4, #0]
 800b108:	b151      	cbz	r1, 800b120 <_sungetc_r+0x60>
 800b10a:	4299      	cmp	r1, r3
 800b10c:	d208      	bcs.n	800b120 <_sungetc_r+0x60>
 800b10e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b112:	42a9      	cmp	r1, r5
 800b114:	d104      	bne.n	800b120 <_sungetc_r+0x60>
 800b116:	3b01      	subs	r3, #1
 800b118:	3201      	adds	r2, #1
 800b11a:	6023      	str	r3, [r4, #0]
 800b11c:	6062      	str	r2, [r4, #4]
 800b11e:	e7d5      	b.n	800b0cc <_sungetc_r+0xc>
 800b120:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b124:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b128:	6363      	str	r3, [r4, #52]	; 0x34
 800b12a:	2303      	movs	r3, #3
 800b12c:	63a3      	str	r3, [r4, #56]	; 0x38
 800b12e:	4623      	mov	r3, r4
 800b130:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b134:	6023      	str	r3, [r4, #0]
 800b136:	2301      	movs	r3, #1
 800b138:	e7dc      	b.n	800b0f4 <_sungetc_r+0x34>

0800b13a <__ssrefill_r>:
 800b13a:	b510      	push	{r4, lr}
 800b13c:	460c      	mov	r4, r1
 800b13e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b140:	b169      	cbz	r1, 800b15e <__ssrefill_r+0x24>
 800b142:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b146:	4299      	cmp	r1, r3
 800b148:	d001      	beq.n	800b14e <__ssrefill_r+0x14>
 800b14a:	f7ff fdb3 	bl	800acb4 <_free_r>
 800b14e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b150:	6063      	str	r3, [r4, #4]
 800b152:	2000      	movs	r0, #0
 800b154:	6360      	str	r0, [r4, #52]	; 0x34
 800b156:	b113      	cbz	r3, 800b15e <__ssrefill_r+0x24>
 800b158:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b15a:	6023      	str	r3, [r4, #0]
 800b15c:	bd10      	pop	{r4, pc}
 800b15e:	6923      	ldr	r3, [r4, #16]
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	2300      	movs	r3, #0
 800b164:	6063      	str	r3, [r4, #4]
 800b166:	89a3      	ldrh	r3, [r4, #12]
 800b168:	f043 0320 	orr.w	r3, r3, #32
 800b16c:	81a3      	strh	r3, [r4, #12]
 800b16e:	f04f 30ff 	mov.w	r0, #4294967295
 800b172:	e7f3      	b.n	800b15c <__ssrefill_r+0x22>

0800b174 <__ssvfiscanf_r>:
 800b174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b178:	460c      	mov	r4, r1
 800b17a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800b17e:	2100      	movs	r1, #0
 800b180:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800b184:	49b2      	ldr	r1, [pc, #712]	; (800b450 <__ssvfiscanf_r+0x2dc>)
 800b186:	91a0      	str	r1, [sp, #640]	; 0x280
 800b188:	f10d 0804 	add.w	r8, sp, #4
 800b18c:	49b1      	ldr	r1, [pc, #708]	; (800b454 <__ssvfiscanf_r+0x2e0>)
 800b18e:	4fb2      	ldr	r7, [pc, #712]	; (800b458 <__ssvfiscanf_r+0x2e4>)
 800b190:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800b45c <__ssvfiscanf_r+0x2e8>
 800b194:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b198:	4606      	mov	r6, r0
 800b19a:	91a1      	str	r1, [sp, #644]	; 0x284
 800b19c:	9300      	str	r3, [sp, #0]
 800b19e:	f892 a000 	ldrb.w	sl, [r2]
 800b1a2:	f1ba 0f00 	cmp.w	sl, #0
 800b1a6:	f000 8151 	beq.w	800b44c <__ssvfiscanf_r+0x2d8>
 800b1aa:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800b1ae:	f013 0308 	ands.w	r3, r3, #8
 800b1b2:	f102 0501 	add.w	r5, r2, #1
 800b1b6:	d019      	beq.n	800b1ec <__ssvfiscanf_r+0x78>
 800b1b8:	6863      	ldr	r3, [r4, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	dd0f      	ble.n	800b1de <__ssvfiscanf_r+0x6a>
 800b1be:	6823      	ldr	r3, [r4, #0]
 800b1c0:	781a      	ldrb	r2, [r3, #0]
 800b1c2:	5cba      	ldrb	r2, [r7, r2]
 800b1c4:	0712      	lsls	r2, r2, #28
 800b1c6:	d401      	bmi.n	800b1cc <__ssvfiscanf_r+0x58>
 800b1c8:	462a      	mov	r2, r5
 800b1ca:	e7e8      	b.n	800b19e <__ssvfiscanf_r+0x2a>
 800b1cc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b1ce:	3201      	adds	r2, #1
 800b1d0:	9245      	str	r2, [sp, #276]	; 0x114
 800b1d2:	6862      	ldr	r2, [r4, #4]
 800b1d4:	3301      	adds	r3, #1
 800b1d6:	3a01      	subs	r2, #1
 800b1d8:	6062      	str	r2, [r4, #4]
 800b1da:	6023      	str	r3, [r4, #0]
 800b1dc:	e7ec      	b.n	800b1b8 <__ssvfiscanf_r+0x44>
 800b1de:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b1e0:	4621      	mov	r1, r4
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	4798      	blx	r3
 800b1e6:	2800      	cmp	r0, #0
 800b1e8:	d0e9      	beq.n	800b1be <__ssvfiscanf_r+0x4a>
 800b1ea:	e7ed      	b.n	800b1c8 <__ssvfiscanf_r+0x54>
 800b1ec:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800b1f0:	f040 8083 	bne.w	800b2fa <__ssvfiscanf_r+0x186>
 800b1f4:	9341      	str	r3, [sp, #260]	; 0x104
 800b1f6:	9343      	str	r3, [sp, #268]	; 0x10c
 800b1f8:	7853      	ldrb	r3, [r2, #1]
 800b1fa:	2b2a      	cmp	r3, #42	; 0x2a
 800b1fc:	bf02      	ittt	eq
 800b1fe:	2310      	moveq	r3, #16
 800b200:	1c95      	addeq	r5, r2, #2
 800b202:	9341      	streq	r3, [sp, #260]	; 0x104
 800b204:	220a      	movs	r2, #10
 800b206:	46ab      	mov	fp, r5
 800b208:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800b20c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b210:	2b09      	cmp	r3, #9
 800b212:	d91d      	bls.n	800b250 <__ssvfiscanf_r+0xdc>
 800b214:	4891      	ldr	r0, [pc, #580]	; (800b45c <__ssvfiscanf_r+0x2e8>)
 800b216:	2203      	movs	r2, #3
 800b218:	f7f4 ffe2 	bl	80001e0 <memchr>
 800b21c:	b140      	cbz	r0, 800b230 <__ssvfiscanf_r+0xbc>
 800b21e:	2301      	movs	r3, #1
 800b220:	eba0 0009 	sub.w	r0, r0, r9
 800b224:	fa03 f000 	lsl.w	r0, r3, r0
 800b228:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b22a:	4318      	orrs	r0, r3
 800b22c:	9041      	str	r0, [sp, #260]	; 0x104
 800b22e:	465d      	mov	r5, fp
 800b230:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b234:	2b78      	cmp	r3, #120	; 0x78
 800b236:	d806      	bhi.n	800b246 <__ssvfiscanf_r+0xd2>
 800b238:	2b57      	cmp	r3, #87	; 0x57
 800b23a:	d810      	bhi.n	800b25e <__ssvfiscanf_r+0xea>
 800b23c:	2b25      	cmp	r3, #37	; 0x25
 800b23e:	d05c      	beq.n	800b2fa <__ssvfiscanf_r+0x186>
 800b240:	d856      	bhi.n	800b2f0 <__ssvfiscanf_r+0x17c>
 800b242:	2b00      	cmp	r3, #0
 800b244:	d074      	beq.n	800b330 <__ssvfiscanf_r+0x1bc>
 800b246:	2303      	movs	r3, #3
 800b248:	9347      	str	r3, [sp, #284]	; 0x11c
 800b24a:	230a      	movs	r3, #10
 800b24c:	9342      	str	r3, [sp, #264]	; 0x108
 800b24e:	e081      	b.n	800b354 <__ssvfiscanf_r+0x1e0>
 800b250:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b252:	fb02 1303 	mla	r3, r2, r3, r1
 800b256:	3b30      	subs	r3, #48	; 0x30
 800b258:	9343      	str	r3, [sp, #268]	; 0x10c
 800b25a:	465d      	mov	r5, fp
 800b25c:	e7d3      	b.n	800b206 <__ssvfiscanf_r+0x92>
 800b25e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b262:	2a20      	cmp	r2, #32
 800b264:	d8ef      	bhi.n	800b246 <__ssvfiscanf_r+0xd2>
 800b266:	a101      	add	r1, pc, #4	; (adr r1, 800b26c <__ssvfiscanf_r+0xf8>)
 800b268:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b26c:	0800b33f 	.word	0x0800b33f
 800b270:	0800b247 	.word	0x0800b247
 800b274:	0800b247 	.word	0x0800b247
 800b278:	0800b39d 	.word	0x0800b39d
 800b27c:	0800b247 	.word	0x0800b247
 800b280:	0800b247 	.word	0x0800b247
 800b284:	0800b247 	.word	0x0800b247
 800b288:	0800b247 	.word	0x0800b247
 800b28c:	0800b247 	.word	0x0800b247
 800b290:	0800b247 	.word	0x0800b247
 800b294:	0800b247 	.word	0x0800b247
 800b298:	0800b3b3 	.word	0x0800b3b3
 800b29c:	0800b389 	.word	0x0800b389
 800b2a0:	0800b2f7 	.word	0x0800b2f7
 800b2a4:	0800b2f7 	.word	0x0800b2f7
 800b2a8:	0800b2f7 	.word	0x0800b2f7
 800b2ac:	0800b247 	.word	0x0800b247
 800b2b0:	0800b38d 	.word	0x0800b38d
 800b2b4:	0800b247 	.word	0x0800b247
 800b2b8:	0800b247 	.word	0x0800b247
 800b2bc:	0800b247 	.word	0x0800b247
 800b2c0:	0800b247 	.word	0x0800b247
 800b2c4:	0800b3c3 	.word	0x0800b3c3
 800b2c8:	0800b395 	.word	0x0800b395
 800b2cc:	0800b337 	.word	0x0800b337
 800b2d0:	0800b247 	.word	0x0800b247
 800b2d4:	0800b247 	.word	0x0800b247
 800b2d8:	0800b3bf 	.word	0x0800b3bf
 800b2dc:	0800b247 	.word	0x0800b247
 800b2e0:	0800b389 	.word	0x0800b389
 800b2e4:	0800b247 	.word	0x0800b247
 800b2e8:	0800b247 	.word	0x0800b247
 800b2ec:	0800b33f 	.word	0x0800b33f
 800b2f0:	3b45      	subs	r3, #69	; 0x45
 800b2f2:	2b02      	cmp	r3, #2
 800b2f4:	d8a7      	bhi.n	800b246 <__ssvfiscanf_r+0xd2>
 800b2f6:	2305      	movs	r3, #5
 800b2f8:	e02b      	b.n	800b352 <__ssvfiscanf_r+0x1de>
 800b2fa:	6863      	ldr	r3, [r4, #4]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	dd0d      	ble.n	800b31c <__ssvfiscanf_r+0x1a8>
 800b300:	6823      	ldr	r3, [r4, #0]
 800b302:	781a      	ldrb	r2, [r3, #0]
 800b304:	4552      	cmp	r2, sl
 800b306:	f040 80a1 	bne.w	800b44c <__ssvfiscanf_r+0x2d8>
 800b30a:	3301      	adds	r3, #1
 800b30c:	6862      	ldr	r2, [r4, #4]
 800b30e:	6023      	str	r3, [r4, #0]
 800b310:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b312:	3a01      	subs	r2, #1
 800b314:	3301      	adds	r3, #1
 800b316:	6062      	str	r2, [r4, #4]
 800b318:	9345      	str	r3, [sp, #276]	; 0x114
 800b31a:	e755      	b.n	800b1c8 <__ssvfiscanf_r+0x54>
 800b31c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b31e:	4621      	mov	r1, r4
 800b320:	4630      	mov	r0, r6
 800b322:	4798      	blx	r3
 800b324:	2800      	cmp	r0, #0
 800b326:	d0eb      	beq.n	800b300 <__ssvfiscanf_r+0x18c>
 800b328:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b32a:	2800      	cmp	r0, #0
 800b32c:	f040 8084 	bne.w	800b438 <__ssvfiscanf_r+0x2c4>
 800b330:	f04f 30ff 	mov.w	r0, #4294967295
 800b334:	e086      	b.n	800b444 <__ssvfiscanf_r+0x2d0>
 800b336:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b338:	f042 0220 	orr.w	r2, r2, #32
 800b33c:	9241      	str	r2, [sp, #260]	; 0x104
 800b33e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b340:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b344:	9241      	str	r2, [sp, #260]	; 0x104
 800b346:	2210      	movs	r2, #16
 800b348:	2b6f      	cmp	r3, #111	; 0x6f
 800b34a:	9242      	str	r2, [sp, #264]	; 0x108
 800b34c:	bf34      	ite	cc
 800b34e:	2303      	movcc	r3, #3
 800b350:	2304      	movcs	r3, #4
 800b352:	9347      	str	r3, [sp, #284]	; 0x11c
 800b354:	6863      	ldr	r3, [r4, #4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	dd41      	ble.n	800b3de <__ssvfiscanf_r+0x26a>
 800b35a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b35c:	0659      	lsls	r1, r3, #25
 800b35e:	d404      	bmi.n	800b36a <__ssvfiscanf_r+0x1f6>
 800b360:	6823      	ldr	r3, [r4, #0]
 800b362:	781a      	ldrb	r2, [r3, #0]
 800b364:	5cba      	ldrb	r2, [r7, r2]
 800b366:	0712      	lsls	r2, r2, #28
 800b368:	d440      	bmi.n	800b3ec <__ssvfiscanf_r+0x278>
 800b36a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b36c:	2b02      	cmp	r3, #2
 800b36e:	dc4f      	bgt.n	800b410 <__ssvfiscanf_r+0x29c>
 800b370:	466b      	mov	r3, sp
 800b372:	4622      	mov	r2, r4
 800b374:	a941      	add	r1, sp, #260	; 0x104
 800b376:	4630      	mov	r0, r6
 800b378:	f000 fa08 	bl	800b78c <_scanf_chars>
 800b37c:	2801      	cmp	r0, #1
 800b37e:	d065      	beq.n	800b44c <__ssvfiscanf_r+0x2d8>
 800b380:	2802      	cmp	r0, #2
 800b382:	f47f af21 	bne.w	800b1c8 <__ssvfiscanf_r+0x54>
 800b386:	e7cf      	b.n	800b328 <__ssvfiscanf_r+0x1b4>
 800b388:	220a      	movs	r2, #10
 800b38a:	e7dd      	b.n	800b348 <__ssvfiscanf_r+0x1d4>
 800b38c:	2300      	movs	r3, #0
 800b38e:	9342      	str	r3, [sp, #264]	; 0x108
 800b390:	2303      	movs	r3, #3
 800b392:	e7de      	b.n	800b352 <__ssvfiscanf_r+0x1de>
 800b394:	2308      	movs	r3, #8
 800b396:	9342      	str	r3, [sp, #264]	; 0x108
 800b398:	2304      	movs	r3, #4
 800b39a:	e7da      	b.n	800b352 <__ssvfiscanf_r+0x1de>
 800b39c:	4629      	mov	r1, r5
 800b39e:	4640      	mov	r0, r8
 800b3a0:	f000 fb6a 	bl	800ba78 <__sccl>
 800b3a4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b3a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3aa:	9341      	str	r3, [sp, #260]	; 0x104
 800b3ac:	4605      	mov	r5, r0
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	e7cf      	b.n	800b352 <__ssvfiscanf_r+0x1de>
 800b3b2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b3b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3b8:	9341      	str	r3, [sp, #260]	; 0x104
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	e7c9      	b.n	800b352 <__ssvfiscanf_r+0x1de>
 800b3be:	2302      	movs	r3, #2
 800b3c0:	e7c7      	b.n	800b352 <__ssvfiscanf_r+0x1de>
 800b3c2:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b3c4:	06c3      	lsls	r3, r0, #27
 800b3c6:	f53f aeff 	bmi.w	800b1c8 <__ssvfiscanf_r+0x54>
 800b3ca:	9b00      	ldr	r3, [sp, #0]
 800b3cc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b3ce:	1d19      	adds	r1, r3, #4
 800b3d0:	9100      	str	r1, [sp, #0]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	07c0      	lsls	r0, r0, #31
 800b3d6:	bf4c      	ite	mi
 800b3d8:	801a      	strhmi	r2, [r3, #0]
 800b3da:	601a      	strpl	r2, [r3, #0]
 800b3dc:	e6f4      	b.n	800b1c8 <__ssvfiscanf_r+0x54>
 800b3de:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b3e0:	4621      	mov	r1, r4
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	4798      	blx	r3
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d0b7      	beq.n	800b35a <__ssvfiscanf_r+0x1e6>
 800b3ea:	e79d      	b.n	800b328 <__ssvfiscanf_r+0x1b4>
 800b3ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b3ee:	3201      	adds	r2, #1
 800b3f0:	9245      	str	r2, [sp, #276]	; 0x114
 800b3f2:	6862      	ldr	r2, [r4, #4]
 800b3f4:	3a01      	subs	r2, #1
 800b3f6:	2a00      	cmp	r2, #0
 800b3f8:	6062      	str	r2, [r4, #4]
 800b3fa:	dd02      	ble.n	800b402 <__ssvfiscanf_r+0x28e>
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	6023      	str	r3, [r4, #0]
 800b400:	e7ae      	b.n	800b360 <__ssvfiscanf_r+0x1ec>
 800b402:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b404:	4621      	mov	r1, r4
 800b406:	4630      	mov	r0, r6
 800b408:	4798      	blx	r3
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d0a8      	beq.n	800b360 <__ssvfiscanf_r+0x1ec>
 800b40e:	e78b      	b.n	800b328 <__ssvfiscanf_r+0x1b4>
 800b410:	2b04      	cmp	r3, #4
 800b412:	dc06      	bgt.n	800b422 <__ssvfiscanf_r+0x2ae>
 800b414:	466b      	mov	r3, sp
 800b416:	4622      	mov	r2, r4
 800b418:	a941      	add	r1, sp, #260	; 0x104
 800b41a:	4630      	mov	r0, r6
 800b41c:	f000 fa0e 	bl	800b83c <_scanf_i>
 800b420:	e7ac      	b.n	800b37c <__ssvfiscanf_r+0x208>
 800b422:	4b0f      	ldr	r3, [pc, #60]	; (800b460 <__ssvfiscanf_r+0x2ec>)
 800b424:	2b00      	cmp	r3, #0
 800b426:	f43f aecf 	beq.w	800b1c8 <__ssvfiscanf_r+0x54>
 800b42a:	466b      	mov	r3, sp
 800b42c:	4622      	mov	r2, r4
 800b42e:	a941      	add	r1, sp, #260	; 0x104
 800b430:	4630      	mov	r0, r6
 800b432:	f7fc ff01 	bl	8008238 <_scanf_float>
 800b436:	e7a1      	b.n	800b37c <__ssvfiscanf_r+0x208>
 800b438:	89a3      	ldrh	r3, [r4, #12]
 800b43a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b43e:	bf18      	it	ne
 800b440:	f04f 30ff 	movne.w	r0, #4294967295
 800b444:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800b448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b44c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b44e:	e7f9      	b.n	800b444 <__ssvfiscanf_r+0x2d0>
 800b450:	0800b0c1 	.word	0x0800b0c1
 800b454:	0800b13b 	.word	0x0800b13b
 800b458:	0800cc91 	.word	0x0800cc91
 800b45c:	0800d002 	.word	0x0800d002
 800b460:	08008239 	.word	0x08008239

0800b464 <_printf_common>:
 800b464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b468:	4616      	mov	r6, r2
 800b46a:	4699      	mov	r9, r3
 800b46c:	688a      	ldr	r2, [r1, #8]
 800b46e:	690b      	ldr	r3, [r1, #16]
 800b470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b474:	4293      	cmp	r3, r2
 800b476:	bfb8      	it	lt
 800b478:	4613      	movlt	r3, r2
 800b47a:	6033      	str	r3, [r6, #0]
 800b47c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b480:	4607      	mov	r7, r0
 800b482:	460c      	mov	r4, r1
 800b484:	b10a      	cbz	r2, 800b48a <_printf_common+0x26>
 800b486:	3301      	adds	r3, #1
 800b488:	6033      	str	r3, [r6, #0]
 800b48a:	6823      	ldr	r3, [r4, #0]
 800b48c:	0699      	lsls	r1, r3, #26
 800b48e:	bf42      	ittt	mi
 800b490:	6833      	ldrmi	r3, [r6, #0]
 800b492:	3302      	addmi	r3, #2
 800b494:	6033      	strmi	r3, [r6, #0]
 800b496:	6825      	ldr	r5, [r4, #0]
 800b498:	f015 0506 	ands.w	r5, r5, #6
 800b49c:	d106      	bne.n	800b4ac <_printf_common+0x48>
 800b49e:	f104 0a19 	add.w	sl, r4, #25
 800b4a2:	68e3      	ldr	r3, [r4, #12]
 800b4a4:	6832      	ldr	r2, [r6, #0]
 800b4a6:	1a9b      	subs	r3, r3, r2
 800b4a8:	42ab      	cmp	r3, r5
 800b4aa:	dc26      	bgt.n	800b4fa <_printf_common+0x96>
 800b4ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b4b0:	1e13      	subs	r3, r2, #0
 800b4b2:	6822      	ldr	r2, [r4, #0]
 800b4b4:	bf18      	it	ne
 800b4b6:	2301      	movne	r3, #1
 800b4b8:	0692      	lsls	r2, r2, #26
 800b4ba:	d42b      	bmi.n	800b514 <_printf_common+0xb0>
 800b4bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4c0:	4649      	mov	r1, r9
 800b4c2:	4638      	mov	r0, r7
 800b4c4:	47c0      	blx	r8
 800b4c6:	3001      	adds	r0, #1
 800b4c8:	d01e      	beq.n	800b508 <_printf_common+0xa4>
 800b4ca:	6823      	ldr	r3, [r4, #0]
 800b4cc:	68e5      	ldr	r5, [r4, #12]
 800b4ce:	6832      	ldr	r2, [r6, #0]
 800b4d0:	f003 0306 	and.w	r3, r3, #6
 800b4d4:	2b04      	cmp	r3, #4
 800b4d6:	bf08      	it	eq
 800b4d8:	1aad      	subeq	r5, r5, r2
 800b4da:	68a3      	ldr	r3, [r4, #8]
 800b4dc:	6922      	ldr	r2, [r4, #16]
 800b4de:	bf0c      	ite	eq
 800b4e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4e4:	2500      	movne	r5, #0
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	bfc4      	itt	gt
 800b4ea:	1a9b      	subgt	r3, r3, r2
 800b4ec:	18ed      	addgt	r5, r5, r3
 800b4ee:	2600      	movs	r6, #0
 800b4f0:	341a      	adds	r4, #26
 800b4f2:	42b5      	cmp	r5, r6
 800b4f4:	d11a      	bne.n	800b52c <_printf_common+0xc8>
 800b4f6:	2000      	movs	r0, #0
 800b4f8:	e008      	b.n	800b50c <_printf_common+0xa8>
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	4652      	mov	r2, sl
 800b4fe:	4649      	mov	r1, r9
 800b500:	4638      	mov	r0, r7
 800b502:	47c0      	blx	r8
 800b504:	3001      	adds	r0, #1
 800b506:	d103      	bne.n	800b510 <_printf_common+0xac>
 800b508:	f04f 30ff 	mov.w	r0, #4294967295
 800b50c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b510:	3501      	adds	r5, #1
 800b512:	e7c6      	b.n	800b4a2 <_printf_common+0x3e>
 800b514:	18e1      	adds	r1, r4, r3
 800b516:	1c5a      	adds	r2, r3, #1
 800b518:	2030      	movs	r0, #48	; 0x30
 800b51a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b51e:	4422      	add	r2, r4
 800b520:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b524:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b528:	3302      	adds	r3, #2
 800b52a:	e7c7      	b.n	800b4bc <_printf_common+0x58>
 800b52c:	2301      	movs	r3, #1
 800b52e:	4622      	mov	r2, r4
 800b530:	4649      	mov	r1, r9
 800b532:	4638      	mov	r0, r7
 800b534:	47c0      	blx	r8
 800b536:	3001      	adds	r0, #1
 800b538:	d0e6      	beq.n	800b508 <_printf_common+0xa4>
 800b53a:	3601      	adds	r6, #1
 800b53c:	e7d9      	b.n	800b4f2 <_printf_common+0x8e>
	...

0800b540 <_printf_i>:
 800b540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b544:	460c      	mov	r4, r1
 800b546:	4691      	mov	r9, r2
 800b548:	7e27      	ldrb	r7, [r4, #24]
 800b54a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b54c:	2f78      	cmp	r7, #120	; 0x78
 800b54e:	4680      	mov	r8, r0
 800b550:	469a      	mov	sl, r3
 800b552:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b556:	d807      	bhi.n	800b568 <_printf_i+0x28>
 800b558:	2f62      	cmp	r7, #98	; 0x62
 800b55a:	d80a      	bhi.n	800b572 <_printf_i+0x32>
 800b55c:	2f00      	cmp	r7, #0
 800b55e:	f000 80d8 	beq.w	800b712 <_printf_i+0x1d2>
 800b562:	2f58      	cmp	r7, #88	; 0x58
 800b564:	f000 80a3 	beq.w	800b6ae <_printf_i+0x16e>
 800b568:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b56c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b570:	e03a      	b.n	800b5e8 <_printf_i+0xa8>
 800b572:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b576:	2b15      	cmp	r3, #21
 800b578:	d8f6      	bhi.n	800b568 <_printf_i+0x28>
 800b57a:	a001      	add	r0, pc, #4	; (adr r0, 800b580 <_printf_i+0x40>)
 800b57c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b580:	0800b5d9 	.word	0x0800b5d9
 800b584:	0800b5ed 	.word	0x0800b5ed
 800b588:	0800b569 	.word	0x0800b569
 800b58c:	0800b569 	.word	0x0800b569
 800b590:	0800b569 	.word	0x0800b569
 800b594:	0800b569 	.word	0x0800b569
 800b598:	0800b5ed 	.word	0x0800b5ed
 800b59c:	0800b569 	.word	0x0800b569
 800b5a0:	0800b569 	.word	0x0800b569
 800b5a4:	0800b569 	.word	0x0800b569
 800b5a8:	0800b569 	.word	0x0800b569
 800b5ac:	0800b6f9 	.word	0x0800b6f9
 800b5b0:	0800b61d 	.word	0x0800b61d
 800b5b4:	0800b6db 	.word	0x0800b6db
 800b5b8:	0800b569 	.word	0x0800b569
 800b5bc:	0800b569 	.word	0x0800b569
 800b5c0:	0800b71b 	.word	0x0800b71b
 800b5c4:	0800b569 	.word	0x0800b569
 800b5c8:	0800b61d 	.word	0x0800b61d
 800b5cc:	0800b569 	.word	0x0800b569
 800b5d0:	0800b569 	.word	0x0800b569
 800b5d4:	0800b6e3 	.word	0x0800b6e3
 800b5d8:	680b      	ldr	r3, [r1, #0]
 800b5da:	1d1a      	adds	r2, r3, #4
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	600a      	str	r2, [r1, #0]
 800b5e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b5e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	e0a3      	b.n	800b734 <_printf_i+0x1f4>
 800b5ec:	6825      	ldr	r5, [r4, #0]
 800b5ee:	6808      	ldr	r0, [r1, #0]
 800b5f0:	062e      	lsls	r6, r5, #24
 800b5f2:	f100 0304 	add.w	r3, r0, #4
 800b5f6:	d50a      	bpl.n	800b60e <_printf_i+0xce>
 800b5f8:	6805      	ldr	r5, [r0, #0]
 800b5fa:	600b      	str	r3, [r1, #0]
 800b5fc:	2d00      	cmp	r5, #0
 800b5fe:	da03      	bge.n	800b608 <_printf_i+0xc8>
 800b600:	232d      	movs	r3, #45	; 0x2d
 800b602:	426d      	negs	r5, r5
 800b604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b608:	485e      	ldr	r0, [pc, #376]	; (800b784 <_printf_i+0x244>)
 800b60a:	230a      	movs	r3, #10
 800b60c:	e019      	b.n	800b642 <_printf_i+0x102>
 800b60e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b612:	6805      	ldr	r5, [r0, #0]
 800b614:	600b      	str	r3, [r1, #0]
 800b616:	bf18      	it	ne
 800b618:	b22d      	sxthne	r5, r5
 800b61a:	e7ef      	b.n	800b5fc <_printf_i+0xbc>
 800b61c:	680b      	ldr	r3, [r1, #0]
 800b61e:	6825      	ldr	r5, [r4, #0]
 800b620:	1d18      	adds	r0, r3, #4
 800b622:	6008      	str	r0, [r1, #0]
 800b624:	0628      	lsls	r0, r5, #24
 800b626:	d501      	bpl.n	800b62c <_printf_i+0xec>
 800b628:	681d      	ldr	r5, [r3, #0]
 800b62a:	e002      	b.n	800b632 <_printf_i+0xf2>
 800b62c:	0669      	lsls	r1, r5, #25
 800b62e:	d5fb      	bpl.n	800b628 <_printf_i+0xe8>
 800b630:	881d      	ldrh	r5, [r3, #0]
 800b632:	4854      	ldr	r0, [pc, #336]	; (800b784 <_printf_i+0x244>)
 800b634:	2f6f      	cmp	r7, #111	; 0x6f
 800b636:	bf0c      	ite	eq
 800b638:	2308      	moveq	r3, #8
 800b63a:	230a      	movne	r3, #10
 800b63c:	2100      	movs	r1, #0
 800b63e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b642:	6866      	ldr	r6, [r4, #4]
 800b644:	60a6      	str	r6, [r4, #8]
 800b646:	2e00      	cmp	r6, #0
 800b648:	bfa2      	ittt	ge
 800b64a:	6821      	ldrge	r1, [r4, #0]
 800b64c:	f021 0104 	bicge.w	r1, r1, #4
 800b650:	6021      	strge	r1, [r4, #0]
 800b652:	b90d      	cbnz	r5, 800b658 <_printf_i+0x118>
 800b654:	2e00      	cmp	r6, #0
 800b656:	d04d      	beq.n	800b6f4 <_printf_i+0x1b4>
 800b658:	4616      	mov	r6, r2
 800b65a:	fbb5 f1f3 	udiv	r1, r5, r3
 800b65e:	fb03 5711 	mls	r7, r3, r1, r5
 800b662:	5dc7      	ldrb	r7, [r0, r7]
 800b664:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b668:	462f      	mov	r7, r5
 800b66a:	42bb      	cmp	r3, r7
 800b66c:	460d      	mov	r5, r1
 800b66e:	d9f4      	bls.n	800b65a <_printf_i+0x11a>
 800b670:	2b08      	cmp	r3, #8
 800b672:	d10b      	bne.n	800b68c <_printf_i+0x14c>
 800b674:	6823      	ldr	r3, [r4, #0]
 800b676:	07df      	lsls	r7, r3, #31
 800b678:	d508      	bpl.n	800b68c <_printf_i+0x14c>
 800b67a:	6923      	ldr	r3, [r4, #16]
 800b67c:	6861      	ldr	r1, [r4, #4]
 800b67e:	4299      	cmp	r1, r3
 800b680:	bfde      	ittt	le
 800b682:	2330      	movle	r3, #48	; 0x30
 800b684:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b688:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b68c:	1b92      	subs	r2, r2, r6
 800b68e:	6122      	str	r2, [r4, #16]
 800b690:	f8cd a000 	str.w	sl, [sp]
 800b694:	464b      	mov	r3, r9
 800b696:	aa03      	add	r2, sp, #12
 800b698:	4621      	mov	r1, r4
 800b69a:	4640      	mov	r0, r8
 800b69c:	f7ff fee2 	bl	800b464 <_printf_common>
 800b6a0:	3001      	adds	r0, #1
 800b6a2:	d14c      	bne.n	800b73e <_printf_i+0x1fe>
 800b6a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a8:	b004      	add	sp, #16
 800b6aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ae:	4835      	ldr	r0, [pc, #212]	; (800b784 <_printf_i+0x244>)
 800b6b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b6b4:	6823      	ldr	r3, [r4, #0]
 800b6b6:	680e      	ldr	r6, [r1, #0]
 800b6b8:	061f      	lsls	r7, r3, #24
 800b6ba:	f856 5b04 	ldr.w	r5, [r6], #4
 800b6be:	600e      	str	r6, [r1, #0]
 800b6c0:	d514      	bpl.n	800b6ec <_printf_i+0x1ac>
 800b6c2:	07d9      	lsls	r1, r3, #31
 800b6c4:	bf44      	itt	mi
 800b6c6:	f043 0320 	orrmi.w	r3, r3, #32
 800b6ca:	6023      	strmi	r3, [r4, #0]
 800b6cc:	b91d      	cbnz	r5, 800b6d6 <_printf_i+0x196>
 800b6ce:	6823      	ldr	r3, [r4, #0]
 800b6d0:	f023 0320 	bic.w	r3, r3, #32
 800b6d4:	6023      	str	r3, [r4, #0]
 800b6d6:	2310      	movs	r3, #16
 800b6d8:	e7b0      	b.n	800b63c <_printf_i+0xfc>
 800b6da:	6823      	ldr	r3, [r4, #0]
 800b6dc:	f043 0320 	orr.w	r3, r3, #32
 800b6e0:	6023      	str	r3, [r4, #0]
 800b6e2:	2378      	movs	r3, #120	; 0x78
 800b6e4:	4828      	ldr	r0, [pc, #160]	; (800b788 <_printf_i+0x248>)
 800b6e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b6ea:	e7e3      	b.n	800b6b4 <_printf_i+0x174>
 800b6ec:	065e      	lsls	r6, r3, #25
 800b6ee:	bf48      	it	mi
 800b6f0:	b2ad      	uxthmi	r5, r5
 800b6f2:	e7e6      	b.n	800b6c2 <_printf_i+0x182>
 800b6f4:	4616      	mov	r6, r2
 800b6f6:	e7bb      	b.n	800b670 <_printf_i+0x130>
 800b6f8:	680b      	ldr	r3, [r1, #0]
 800b6fa:	6826      	ldr	r6, [r4, #0]
 800b6fc:	6960      	ldr	r0, [r4, #20]
 800b6fe:	1d1d      	adds	r5, r3, #4
 800b700:	600d      	str	r5, [r1, #0]
 800b702:	0635      	lsls	r5, r6, #24
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	d501      	bpl.n	800b70c <_printf_i+0x1cc>
 800b708:	6018      	str	r0, [r3, #0]
 800b70a:	e002      	b.n	800b712 <_printf_i+0x1d2>
 800b70c:	0671      	lsls	r1, r6, #25
 800b70e:	d5fb      	bpl.n	800b708 <_printf_i+0x1c8>
 800b710:	8018      	strh	r0, [r3, #0]
 800b712:	2300      	movs	r3, #0
 800b714:	6123      	str	r3, [r4, #16]
 800b716:	4616      	mov	r6, r2
 800b718:	e7ba      	b.n	800b690 <_printf_i+0x150>
 800b71a:	680b      	ldr	r3, [r1, #0]
 800b71c:	1d1a      	adds	r2, r3, #4
 800b71e:	600a      	str	r2, [r1, #0]
 800b720:	681e      	ldr	r6, [r3, #0]
 800b722:	6862      	ldr	r2, [r4, #4]
 800b724:	2100      	movs	r1, #0
 800b726:	4630      	mov	r0, r6
 800b728:	f7f4 fd5a 	bl	80001e0 <memchr>
 800b72c:	b108      	cbz	r0, 800b732 <_printf_i+0x1f2>
 800b72e:	1b80      	subs	r0, r0, r6
 800b730:	6060      	str	r0, [r4, #4]
 800b732:	6863      	ldr	r3, [r4, #4]
 800b734:	6123      	str	r3, [r4, #16]
 800b736:	2300      	movs	r3, #0
 800b738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b73c:	e7a8      	b.n	800b690 <_printf_i+0x150>
 800b73e:	6923      	ldr	r3, [r4, #16]
 800b740:	4632      	mov	r2, r6
 800b742:	4649      	mov	r1, r9
 800b744:	4640      	mov	r0, r8
 800b746:	47d0      	blx	sl
 800b748:	3001      	adds	r0, #1
 800b74a:	d0ab      	beq.n	800b6a4 <_printf_i+0x164>
 800b74c:	6823      	ldr	r3, [r4, #0]
 800b74e:	079b      	lsls	r3, r3, #30
 800b750:	d413      	bmi.n	800b77a <_printf_i+0x23a>
 800b752:	68e0      	ldr	r0, [r4, #12]
 800b754:	9b03      	ldr	r3, [sp, #12]
 800b756:	4298      	cmp	r0, r3
 800b758:	bfb8      	it	lt
 800b75a:	4618      	movlt	r0, r3
 800b75c:	e7a4      	b.n	800b6a8 <_printf_i+0x168>
 800b75e:	2301      	movs	r3, #1
 800b760:	4632      	mov	r2, r6
 800b762:	4649      	mov	r1, r9
 800b764:	4640      	mov	r0, r8
 800b766:	47d0      	blx	sl
 800b768:	3001      	adds	r0, #1
 800b76a:	d09b      	beq.n	800b6a4 <_printf_i+0x164>
 800b76c:	3501      	adds	r5, #1
 800b76e:	68e3      	ldr	r3, [r4, #12]
 800b770:	9903      	ldr	r1, [sp, #12]
 800b772:	1a5b      	subs	r3, r3, r1
 800b774:	42ab      	cmp	r3, r5
 800b776:	dcf2      	bgt.n	800b75e <_printf_i+0x21e>
 800b778:	e7eb      	b.n	800b752 <_printf_i+0x212>
 800b77a:	2500      	movs	r5, #0
 800b77c:	f104 0619 	add.w	r6, r4, #25
 800b780:	e7f5      	b.n	800b76e <_printf_i+0x22e>
 800b782:	bf00      	nop
 800b784:	0800d00d 	.word	0x0800d00d
 800b788:	0800d01e 	.word	0x0800d01e

0800b78c <_scanf_chars>:
 800b78c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b790:	4615      	mov	r5, r2
 800b792:	688a      	ldr	r2, [r1, #8]
 800b794:	4680      	mov	r8, r0
 800b796:	460c      	mov	r4, r1
 800b798:	b932      	cbnz	r2, 800b7a8 <_scanf_chars+0x1c>
 800b79a:	698a      	ldr	r2, [r1, #24]
 800b79c:	2a00      	cmp	r2, #0
 800b79e:	bf0c      	ite	eq
 800b7a0:	2201      	moveq	r2, #1
 800b7a2:	f04f 32ff 	movne.w	r2, #4294967295
 800b7a6:	608a      	str	r2, [r1, #8]
 800b7a8:	6822      	ldr	r2, [r4, #0]
 800b7aa:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800b838 <_scanf_chars+0xac>
 800b7ae:	06d1      	lsls	r1, r2, #27
 800b7b0:	bf5f      	itttt	pl
 800b7b2:	681a      	ldrpl	r2, [r3, #0]
 800b7b4:	1d11      	addpl	r1, r2, #4
 800b7b6:	6019      	strpl	r1, [r3, #0]
 800b7b8:	6816      	ldrpl	r6, [r2, #0]
 800b7ba:	2700      	movs	r7, #0
 800b7bc:	69a0      	ldr	r0, [r4, #24]
 800b7be:	b188      	cbz	r0, 800b7e4 <_scanf_chars+0x58>
 800b7c0:	2801      	cmp	r0, #1
 800b7c2:	d107      	bne.n	800b7d4 <_scanf_chars+0x48>
 800b7c4:	682b      	ldr	r3, [r5, #0]
 800b7c6:	781a      	ldrb	r2, [r3, #0]
 800b7c8:	6963      	ldr	r3, [r4, #20]
 800b7ca:	5c9b      	ldrb	r3, [r3, r2]
 800b7cc:	b953      	cbnz	r3, 800b7e4 <_scanf_chars+0x58>
 800b7ce:	bb27      	cbnz	r7, 800b81a <_scanf_chars+0x8e>
 800b7d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7d4:	2802      	cmp	r0, #2
 800b7d6:	d120      	bne.n	800b81a <_scanf_chars+0x8e>
 800b7d8:	682b      	ldr	r3, [r5, #0]
 800b7da:	781b      	ldrb	r3, [r3, #0]
 800b7dc:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b7e0:	071b      	lsls	r3, r3, #28
 800b7e2:	d41a      	bmi.n	800b81a <_scanf_chars+0x8e>
 800b7e4:	6823      	ldr	r3, [r4, #0]
 800b7e6:	06da      	lsls	r2, r3, #27
 800b7e8:	bf5e      	ittt	pl
 800b7ea:	682b      	ldrpl	r3, [r5, #0]
 800b7ec:	781b      	ldrbpl	r3, [r3, #0]
 800b7ee:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b7f2:	682a      	ldr	r2, [r5, #0]
 800b7f4:	686b      	ldr	r3, [r5, #4]
 800b7f6:	3201      	adds	r2, #1
 800b7f8:	602a      	str	r2, [r5, #0]
 800b7fa:	68a2      	ldr	r2, [r4, #8]
 800b7fc:	3b01      	subs	r3, #1
 800b7fe:	3a01      	subs	r2, #1
 800b800:	606b      	str	r3, [r5, #4]
 800b802:	3701      	adds	r7, #1
 800b804:	60a2      	str	r2, [r4, #8]
 800b806:	b142      	cbz	r2, 800b81a <_scanf_chars+0x8e>
 800b808:	2b00      	cmp	r3, #0
 800b80a:	dcd7      	bgt.n	800b7bc <_scanf_chars+0x30>
 800b80c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b810:	4629      	mov	r1, r5
 800b812:	4640      	mov	r0, r8
 800b814:	4798      	blx	r3
 800b816:	2800      	cmp	r0, #0
 800b818:	d0d0      	beq.n	800b7bc <_scanf_chars+0x30>
 800b81a:	6823      	ldr	r3, [r4, #0]
 800b81c:	f013 0310 	ands.w	r3, r3, #16
 800b820:	d105      	bne.n	800b82e <_scanf_chars+0xa2>
 800b822:	68e2      	ldr	r2, [r4, #12]
 800b824:	3201      	adds	r2, #1
 800b826:	60e2      	str	r2, [r4, #12]
 800b828:	69a2      	ldr	r2, [r4, #24]
 800b82a:	b102      	cbz	r2, 800b82e <_scanf_chars+0xa2>
 800b82c:	7033      	strb	r3, [r6, #0]
 800b82e:	6923      	ldr	r3, [r4, #16]
 800b830:	441f      	add	r7, r3
 800b832:	6127      	str	r7, [r4, #16]
 800b834:	2000      	movs	r0, #0
 800b836:	e7cb      	b.n	800b7d0 <_scanf_chars+0x44>
 800b838:	0800cc91 	.word	0x0800cc91

0800b83c <_scanf_i>:
 800b83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b840:	4698      	mov	r8, r3
 800b842:	4b74      	ldr	r3, [pc, #464]	; (800ba14 <_scanf_i+0x1d8>)
 800b844:	460c      	mov	r4, r1
 800b846:	4682      	mov	sl, r0
 800b848:	4616      	mov	r6, r2
 800b84a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b84e:	b087      	sub	sp, #28
 800b850:	ab03      	add	r3, sp, #12
 800b852:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b856:	4b70      	ldr	r3, [pc, #448]	; (800ba18 <_scanf_i+0x1dc>)
 800b858:	69a1      	ldr	r1, [r4, #24]
 800b85a:	4a70      	ldr	r2, [pc, #448]	; (800ba1c <_scanf_i+0x1e0>)
 800b85c:	2903      	cmp	r1, #3
 800b85e:	bf18      	it	ne
 800b860:	461a      	movne	r2, r3
 800b862:	68a3      	ldr	r3, [r4, #8]
 800b864:	9201      	str	r2, [sp, #4]
 800b866:	1e5a      	subs	r2, r3, #1
 800b868:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b86c:	bf88      	it	hi
 800b86e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b872:	4627      	mov	r7, r4
 800b874:	bf82      	ittt	hi
 800b876:	eb03 0905 	addhi.w	r9, r3, r5
 800b87a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b87e:	60a3      	strhi	r3, [r4, #8]
 800b880:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b884:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b888:	bf98      	it	ls
 800b88a:	f04f 0900 	movls.w	r9, #0
 800b88e:	6023      	str	r3, [r4, #0]
 800b890:	463d      	mov	r5, r7
 800b892:	f04f 0b00 	mov.w	fp, #0
 800b896:	6831      	ldr	r1, [r6, #0]
 800b898:	ab03      	add	r3, sp, #12
 800b89a:	7809      	ldrb	r1, [r1, #0]
 800b89c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b8a0:	2202      	movs	r2, #2
 800b8a2:	f7f4 fc9d 	bl	80001e0 <memchr>
 800b8a6:	b328      	cbz	r0, 800b8f4 <_scanf_i+0xb8>
 800b8a8:	f1bb 0f01 	cmp.w	fp, #1
 800b8ac:	d159      	bne.n	800b962 <_scanf_i+0x126>
 800b8ae:	6862      	ldr	r2, [r4, #4]
 800b8b0:	b92a      	cbnz	r2, 800b8be <_scanf_i+0x82>
 800b8b2:	6822      	ldr	r2, [r4, #0]
 800b8b4:	2308      	movs	r3, #8
 800b8b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b8ba:	6063      	str	r3, [r4, #4]
 800b8bc:	6022      	str	r2, [r4, #0]
 800b8be:	6822      	ldr	r2, [r4, #0]
 800b8c0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b8c4:	6022      	str	r2, [r4, #0]
 800b8c6:	68a2      	ldr	r2, [r4, #8]
 800b8c8:	1e51      	subs	r1, r2, #1
 800b8ca:	60a1      	str	r1, [r4, #8]
 800b8cc:	b192      	cbz	r2, 800b8f4 <_scanf_i+0xb8>
 800b8ce:	6832      	ldr	r2, [r6, #0]
 800b8d0:	1c51      	adds	r1, r2, #1
 800b8d2:	6031      	str	r1, [r6, #0]
 800b8d4:	7812      	ldrb	r2, [r2, #0]
 800b8d6:	f805 2b01 	strb.w	r2, [r5], #1
 800b8da:	6872      	ldr	r2, [r6, #4]
 800b8dc:	3a01      	subs	r2, #1
 800b8de:	2a00      	cmp	r2, #0
 800b8e0:	6072      	str	r2, [r6, #4]
 800b8e2:	dc07      	bgt.n	800b8f4 <_scanf_i+0xb8>
 800b8e4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b8e8:	4631      	mov	r1, r6
 800b8ea:	4650      	mov	r0, sl
 800b8ec:	4790      	blx	r2
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	f040 8085 	bne.w	800b9fe <_scanf_i+0x1c2>
 800b8f4:	f10b 0b01 	add.w	fp, fp, #1
 800b8f8:	f1bb 0f03 	cmp.w	fp, #3
 800b8fc:	d1cb      	bne.n	800b896 <_scanf_i+0x5a>
 800b8fe:	6863      	ldr	r3, [r4, #4]
 800b900:	b90b      	cbnz	r3, 800b906 <_scanf_i+0xca>
 800b902:	230a      	movs	r3, #10
 800b904:	6063      	str	r3, [r4, #4]
 800b906:	6863      	ldr	r3, [r4, #4]
 800b908:	4945      	ldr	r1, [pc, #276]	; (800ba20 <_scanf_i+0x1e4>)
 800b90a:	6960      	ldr	r0, [r4, #20]
 800b90c:	1ac9      	subs	r1, r1, r3
 800b90e:	f000 f8b3 	bl	800ba78 <__sccl>
 800b912:	f04f 0b00 	mov.w	fp, #0
 800b916:	68a3      	ldr	r3, [r4, #8]
 800b918:	6822      	ldr	r2, [r4, #0]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d03d      	beq.n	800b99a <_scanf_i+0x15e>
 800b91e:	6831      	ldr	r1, [r6, #0]
 800b920:	6960      	ldr	r0, [r4, #20]
 800b922:	f891 c000 	ldrb.w	ip, [r1]
 800b926:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b92a:	2800      	cmp	r0, #0
 800b92c:	d035      	beq.n	800b99a <_scanf_i+0x15e>
 800b92e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b932:	d124      	bne.n	800b97e <_scanf_i+0x142>
 800b934:	0510      	lsls	r0, r2, #20
 800b936:	d522      	bpl.n	800b97e <_scanf_i+0x142>
 800b938:	f10b 0b01 	add.w	fp, fp, #1
 800b93c:	f1b9 0f00 	cmp.w	r9, #0
 800b940:	d003      	beq.n	800b94a <_scanf_i+0x10e>
 800b942:	3301      	adds	r3, #1
 800b944:	f109 39ff 	add.w	r9, r9, #4294967295
 800b948:	60a3      	str	r3, [r4, #8]
 800b94a:	6873      	ldr	r3, [r6, #4]
 800b94c:	3b01      	subs	r3, #1
 800b94e:	2b00      	cmp	r3, #0
 800b950:	6073      	str	r3, [r6, #4]
 800b952:	dd1b      	ble.n	800b98c <_scanf_i+0x150>
 800b954:	6833      	ldr	r3, [r6, #0]
 800b956:	3301      	adds	r3, #1
 800b958:	6033      	str	r3, [r6, #0]
 800b95a:	68a3      	ldr	r3, [r4, #8]
 800b95c:	3b01      	subs	r3, #1
 800b95e:	60a3      	str	r3, [r4, #8]
 800b960:	e7d9      	b.n	800b916 <_scanf_i+0xda>
 800b962:	f1bb 0f02 	cmp.w	fp, #2
 800b966:	d1ae      	bne.n	800b8c6 <_scanf_i+0x8a>
 800b968:	6822      	ldr	r2, [r4, #0]
 800b96a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b96e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b972:	d1bf      	bne.n	800b8f4 <_scanf_i+0xb8>
 800b974:	2310      	movs	r3, #16
 800b976:	6063      	str	r3, [r4, #4]
 800b978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b97c:	e7a2      	b.n	800b8c4 <_scanf_i+0x88>
 800b97e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b982:	6022      	str	r2, [r4, #0]
 800b984:	780b      	ldrb	r3, [r1, #0]
 800b986:	f805 3b01 	strb.w	r3, [r5], #1
 800b98a:	e7de      	b.n	800b94a <_scanf_i+0x10e>
 800b98c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b990:	4631      	mov	r1, r6
 800b992:	4650      	mov	r0, sl
 800b994:	4798      	blx	r3
 800b996:	2800      	cmp	r0, #0
 800b998:	d0df      	beq.n	800b95a <_scanf_i+0x11e>
 800b99a:	6823      	ldr	r3, [r4, #0]
 800b99c:	05d9      	lsls	r1, r3, #23
 800b99e:	d50d      	bpl.n	800b9bc <_scanf_i+0x180>
 800b9a0:	42bd      	cmp	r5, r7
 800b9a2:	d909      	bls.n	800b9b8 <_scanf_i+0x17c>
 800b9a4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b9a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b9ac:	4632      	mov	r2, r6
 800b9ae:	4650      	mov	r0, sl
 800b9b0:	4798      	blx	r3
 800b9b2:	f105 39ff 	add.w	r9, r5, #4294967295
 800b9b6:	464d      	mov	r5, r9
 800b9b8:	42bd      	cmp	r5, r7
 800b9ba:	d028      	beq.n	800ba0e <_scanf_i+0x1d2>
 800b9bc:	6822      	ldr	r2, [r4, #0]
 800b9be:	f012 0210 	ands.w	r2, r2, #16
 800b9c2:	d113      	bne.n	800b9ec <_scanf_i+0x1b0>
 800b9c4:	702a      	strb	r2, [r5, #0]
 800b9c6:	6863      	ldr	r3, [r4, #4]
 800b9c8:	9e01      	ldr	r6, [sp, #4]
 800b9ca:	4639      	mov	r1, r7
 800b9cc:	4650      	mov	r0, sl
 800b9ce:	47b0      	blx	r6
 800b9d0:	f8d8 3000 	ldr.w	r3, [r8]
 800b9d4:	6821      	ldr	r1, [r4, #0]
 800b9d6:	1d1a      	adds	r2, r3, #4
 800b9d8:	f8c8 2000 	str.w	r2, [r8]
 800b9dc:	f011 0f20 	tst.w	r1, #32
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	d00f      	beq.n	800ba04 <_scanf_i+0x1c8>
 800b9e4:	6018      	str	r0, [r3, #0]
 800b9e6:	68e3      	ldr	r3, [r4, #12]
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	60e3      	str	r3, [r4, #12]
 800b9ec:	1bed      	subs	r5, r5, r7
 800b9ee:	44ab      	add	fp, r5
 800b9f0:	6925      	ldr	r5, [r4, #16]
 800b9f2:	445d      	add	r5, fp
 800b9f4:	6125      	str	r5, [r4, #16]
 800b9f6:	2000      	movs	r0, #0
 800b9f8:	b007      	add	sp, #28
 800b9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9fe:	f04f 0b00 	mov.w	fp, #0
 800ba02:	e7ca      	b.n	800b99a <_scanf_i+0x15e>
 800ba04:	07ca      	lsls	r2, r1, #31
 800ba06:	bf4c      	ite	mi
 800ba08:	8018      	strhmi	r0, [r3, #0]
 800ba0a:	6018      	strpl	r0, [r3, #0]
 800ba0c:	e7eb      	b.n	800b9e6 <_scanf_i+0x1aa>
 800ba0e:	2001      	movs	r0, #1
 800ba10:	e7f2      	b.n	800b9f8 <_scanf_i+0x1bc>
 800ba12:	bf00      	nop
 800ba14:	0800c194 	.word	0x0800c194
 800ba18:	0800bc09 	.word	0x0800bc09
 800ba1c:	080095d9 	.word	0x080095d9
 800ba20:	0800d048 	.word	0x0800d048

0800ba24 <_read_r>:
 800ba24:	b538      	push	{r3, r4, r5, lr}
 800ba26:	4d07      	ldr	r5, [pc, #28]	; (800ba44 <_read_r+0x20>)
 800ba28:	4604      	mov	r4, r0
 800ba2a:	4608      	mov	r0, r1
 800ba2c:	4611      	mov	r1, r2
 800ba2e:	2200      	movs	r2, #0
 800ba30:	602a      	str	r2, [r5, #0]
 800ba32:	461a      	mov	r2, r3
 800ba34:	f7f8 f96c 	bl	8003d10 <_read>
 800ba38:	1c43      	adds	r3, r0, #1
 800ba3a:	d102      	bne.n	800ba42 <_read_r+0x1e>
 800ba3c:	682b      	ldr	r3, [r5, #0]
 800ba3e:	b103      	cbz	r3, 800ba42 <_read_r+0x1e>
 800ba40:	6023      	str	r3, [r4, #0]
 800ba42:	bd38      	pop	{r3, r4, r5, pc}
 800ba44:	20000f68 	.word	0x20000f68

0800ba48 <nan>:
 800ba48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ba50 <nan+0x8>
 800ba4c:	4770      	bx	lr
 800ba4e:	bf00      	nop
 800ba50:	00000000 	.word	0x00000000
 800ba54:	7ff80000 	.word	0x7ff80000

0800ba58 <_sbrk_r>:
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	4d06      	ldr	r5, [pc, #24]	; (800ba74 <_sbrk_r+0x1c>)
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	4604      	mov	r4, r0
 800ba60:	4608      	mov	r0, r1
 800ba62:	602b      	str	r3, [r5, #0]
 800ba64:	f7f8 f9a6 	bl	8003db4 <_sbrk>
 800ba68:	1c43      	adds	r3, r0, #1
 800ba6a:	d102      	bne.n	800ba72 <_sbrk_r+0x1a>
 800ba6c:	682b      	ldr	r3, [r5, #0]
 800ba6e:	b103      	cbz	r3, 800ba72 <_sbrk_r+0x1a>
 800ba70:	6023      	str	r3, [r4, #0]
 800ba72:	bd38      	pop	{r3, r4, r5, pc}
 800ba74:	20000f68 	.word	0x20000f68

0800ba78 <__sccl>:
 800ba78:	b570      	push	{r4, r5, r6, lr}
 800ba7a:	780b      	ldrb	r3, [r1, #0]
 800ba7c:	4604      	mov	r4, r0
 800ba7e:	2b5e      	cmp	r3, #94	; 0x5e
 800ba80:	bf0b      	itete	eq
 800ba82:	784b      	ldrbeq	r3, [r1, #1]
 800ba84:	1c48      	addne	r0, r1, #1
 800ba86:	1c88      	addeq	r0, r1, #2
 800ba88:	2200      	movne	r2, #0
 800ba8a:	bf08      	it	eq
 800ba8c:	2201      	moveq	r2, #1
 800ba8e:	1e61      	subs	r1, r4, #1
 800ba90:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800ba94:	f801 2f01 	strb.w	r2, [r1, #1]!
 800ba98:	42a9      	cmp	r1, r5
 800ba9a:	d1fb      	bne.n	800ba94 <__sccl+0x1c>
 800ba9c:	b90b      	cbnz	r3, 800baa2 <__sccl+0x2a>
 800ba9e:	3801      	subs	r0, #1
 800baa0:	bd70      	pop	{r4, r5, r6, pc}
 800baa2:	f082 0101 	eor.w	r1, r2, #1
 800baa6:	54e1      	strb	r1, [r4, r3]
 800baa8:	1c42      	adds	r2, r0, #1
 800baaa:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800baae:	2d2d      	cmp	r5, #45	; 0x2d
 800bab0:	f102 36ff 	add.w	r6, r2, #4294967295
 800bab4:	4610      	mov	r0, r2
 800bab6:	d006      	beq.n	800bac6 <__sccl+0x4e>
 800bab8:	2d5d      	cmp	r5, #93	; 0x5d
 800baba:	d0f1      	beq.n	800baa0 <__sccl+0x28>
 800babc:	b90d      	cbnz	r5, 800bac2 <__sccl+0x4a>
 800babe:	4630      	mov	r0, r6
 800bac0:	e7ee      	b.n	800baa0 <__sccl+0x28>
 800bac2:	462b      	mov	r3, r5
 800bac4:	e7ef      	b.n	800baa6 <__sccl+0x2e>
 800bac6:	7816      	ldrb	r6, [r2, #0]
 800bac8:	2e5d      	cmp	r6, #93	; 0x5d
 800baca:	d0fa      	beq.n	800bac2 <__sccl+0x4a>
 800bacc:	42b3      	cmp	r3, r6
 800bace:	dcf8      	bgt.n	800bac2 <__sccl+0x4a>
 800bad0:	4618      	mov	r0, r3
 800bad2:	3001      	adds	r0, #1
 800bad4:	4286      	cmp	r6, r0
 800bad6:	5421      	strb	r1, [r4, r0]
 800bad8:	dcfb      	bgt.n	800bad2 <__sccl+0x5a>
 800bada:	43d8      	mvns	r0, r3
 800badc:	4430      	add	r0, r6
 800bade:	1c5d      	adds	r5, r3, #1
 800bae0:	42b3      	cmp	r3, r6
 800bae2:	bfa8      	it	ge
 800bae4:	2000      	movge	r0, #0
 800bae6:	182b      	adds	r3, r5, r0
 800bae8:	3202      	adds	r2, #2
 800baea:	e7de      	b.n	800baaa <__sccl+0x32>

0800baec <strncmp>:
 800baec:	b510      	push	{r4, lr}
 800baee:	b16a      	cbz	r2, 800bb0c <strncmp+0x20>
 800baf0:	3901      	subs	r1, #1
 800baf2:	1884      	adds	r4, r0, r2
 800baf4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800baf8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800bafc:	4293      	cmp	r3, r2
 800bafe:	d103      	bne.n	800bb08 <strncmp+0x1c>
 800bb00:	42a0      	cmp	r0, r4
 800bb02:	d001      	beq.n	800bb08 <strncmp+0x1c>
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d1f5      	bne.n	800baf4 <strncmp+0x8>
 800bb08:	1a98      	subs	r0, r3, r2
 800bb0a:	bd10      	pop	{r4, pc}
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	e7fc      	b.n	800bb0a <strncmp+0x1e>

0800bb10 <_strtoul_l.isra.0>:
 800bb10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bb14:	4e3b      	ldr	r6, [pc, #236]	; (800bc04 <_strtoul_l.isra.0+0xf4>)
 800bb16:	4686      	mov	lr, r0
 800bb18:	468c      	mov	ip, r1
 800bb1a:	4660      	mov	r0, ip
 800bb1c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800bb20:	5da5      	ldrb	r5, [r4, r6]
 800bb22:	f015 0508 	ands.w	r5, r5, #8
 800bb26:	d1f8      	bne.n	800bb1a <_strtoul_l.isra.0+0xa>
 800bb28:	2c2d      	cmp	r4, #45	; 0x2d
 800bb2a:	d134      	bne.n	800bb96 <_strtoul_l.isra.0+0x86>
 800bb2c:	f89c 4000 	ldrb.w	r4, [ip]
 800bb30:	f04f 0801 	mov.w	r8, #1
 800bb34:	f100 0c02 	add.w	ip, r0, #2
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d05e      	beq.n	800bbfa <_strtoul_l.isra.0+0xea>
 800bb3c:	2b10      	cmp	r3, #16
 800bb3e:	d10c      	bne.n	800bb5a <_strtoul_l.isra.0+0x4a>
 800bb40:	2c30      	cmp	r4, #48	; 0x30
 800bb42:	d10a      	bne.n	800bb5a <_strtoul_l.isra.0+0x4a>
 800bb44:	f89c 0000 	ldrb.w	r0, [ip]
 800bb48:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bb4c:	2858      	cmp	r0, #88	; 0x58
 800bb4e:	d14f      	bne.n	800bbf0 <_strtoul_l.isra.0+0xe0>
 800bb50:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800bb54:	2310      	movs	r3, #16
 800bb56:	f10c 0c02 	add.w	ip, ip, #2
 800bb5a:	f04f 37ff 	mov.w	r7, #4294967295
 800bb5e:	2500      	movs	r5, #0
 800bb60:	fbb7 f7f3 	udiv	r7, r7, r3
 800bb64:	fb03 f907 	mul.w	r9, r3, r7
 800bb68:	ea6f 0909 	mvn.w	r9, r9
 800bb6c:	4628      	mov	r0, r5
 800bb6e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800bb72:	2e09      	cmp	r6, #9
 800bb74:	d818      	bhi.n	800bba8 <_strtoul_l.isra.0+0x98>
 800bb76:	4634      	mov	r4, r6
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	dd24      	ble.n	800bbc6 <_strtoul_l.isra.0+0xb6>
 800bb7c:	2d00      	cmp	r5, #0
 800bb7e:	db1f      	blt.n	800bbc0 <_strtoul_l.isra.0+0xb0>
 800bb80:	4287      	cmp	r7, r0
 800bb82:	d31d      	bcc.n	800bbc0 <_strtoul_l.isra.0+0xb0>
 800bb84:	d101      	bne.n	800bb8a <_strtoul_l.isra.0+0x7a>
 800bb86:	45a1      	cmp	r9, r4
 800bb88:	db1a      	blt.n	800bbc0 <_strtoul_l.isra.0+0xb0>
 800bb8a:	fb00 4003 	mla	r0, r0, r3, r4
 800bb8e:	2501      	movs	r5, #1
 800bb90:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800bb94:	e7eb      	b.n	800bb6e <_strtoul_l.isra.0+0x5e>
 800bb96:	2c2b      	cmp	r4, #43	; 0x2b
 800bb98:	bf08      	it	eq
 800bb9a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800bb9e:	46a8      	mov	r8, r5
 800bba0:	bf08      	it	eq
 800bba2:	f100 0c02 	addeq.w	ip, r0, #2
 800bba6:	e7c7      	b.n	800bb38 <_strtoul_l.isra.0+0x28>
 800bba8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800bbac:	2e19      	cmp	r6, #25
 800bbae:	d801      	bhi.n	800bbb4 <_strtoul_l.isra.0+0xa4>
 800bbb0:	3c37      	subs	r4, #55	; 0x37
 800bbb2:	e7e1      	b.n	800bb78 <_strtoul_l.isra.0+0x68>
 800bbb4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800bbb8:	2e19      	cmp	r6, #25
 800bbba:	d804      	bhi.n	800bbc6 <_strtoul_l.isra.0+0xb6>
 800bbbc:	3c57      	subs	r4, #87	; 0x57
 800bbbe:	e7db      	b.n	800bb78 <_strtoul_l.isra.0+0x68>
 800bbc0:	f04f 35ff 	mov.w	r5, #4294967295
 800bbc4:	e7e4      	b.n	800bb90 <_strtoul_l.isra.0+0x80>
 800bbc6:	2d00      	cmp	r5, #0
 800bbc8:	da07      	bge.n	800bbda <_strtoul_l.isra.0+0xca>
 800bbca:	2322      	movs	r3, #34	; 0x22
 800bbcc:	f8ce 3000 	str.w	r3, [lr]
 800bbd0:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd4:	b942      	cbnz	r2, 800bbe8 <_strtoul_l.isra.0+0xd8>
 800bbd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bbda:	f1b8 0f00 	cmp.w	r8, #0
 800bbde:	d000      	beq.n	800bbe2 <_strtoul_l.isra.0+0xd2>
 800bbe0:	4240      	negs	r0, r0
 800bbe2:	2a00      	cmp	r2, #0
 800bbe4:	d0f7      	beq.n	800bbd6 <_strtoul_l.isra.0+0xc6>
 800bbe6:	b10d      	cbz	r5, 800bbec <_strtoul_l.isra.0+0xdc>
 800bbe8:	f10c 31ff 	add.w	r1, ip, #4294967295
 800bbec:	6011      	str	r1, [r2, #0]
 800bbee:	e7f2      	b.n	800bbd6 <_strtoul_l.isra.0+0xc6>
 800bbf0:	2430      	movs	r4, #48	; 0x30
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d1b1      	bne.n	800bb5a <_strtoul_l.isra.0+0x4a>
 800bbf6:	2308      	movs	r3, #8
 800bbf8:	e7af      	b.n	800bb5a <_strtoul_l.isra.0+0x4a>
 800bbfa:	2c30      	cmp	r4, #48	; 0x30
 800bbfc:	d0a2      	beq.n	800bb44 <_strtoul_l.isra.0+0x34>
 800bbfe:	230a      	movs	r3, #10
 800bc00:	e7ab      	b.n	800bb5a <_strtoul_l.isra.0+0x4a>
 800bc02:	bf00      	nop
 800bc04:	0800cc91 	.word	0x0800cc91

0800bc08 <_strtoul_r>:
 800bc08:	f7ff bf82 	b.w	800bb10 <_strtoul_l.isra.0>

0800bc0c <__submore>:
 800bc0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc10:	460c      	mov	r4, r1
 800bc12:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bc14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc18:	4299      	cmp	r1, r3
 800bc1a:	d11d      	bne.n	800bc58 <__submore+0x4c>
 800bc1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bc20:	f7ff f898 	bl	800ad54 <_malloc_r>
 800bc24:	b918      	cbnz	r0, 800bc2e <__submore+0x22>
 800bc26:	f04f 30ff 	mov.w	r0, #4294967295
 800bc2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc32:	63a3      	str	r3, [r4, #56]	; 0x38
 800bc34:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800bc38:	6360      	str	r0, [r4, #52]	; 0x34
 800bc3a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800bc3e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800bc42:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800bc46:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800bc4a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800bc4e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800bc52:	6020      	str	r0, [r4, #0]
 800bc54:	2000      	movs	r0, #0
 800bc56:	e7e8      	b.n	800bc2a <__submore+0x1e>
 800bc58:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800bc5a:	0077      	lsls	r7, r6, #1
 800bc5c:	463a      	mov	r2, r7
 800bc5e:	f000 f89d 	bl	800bd9c <_realloc_r>
 800bc62:	4605      	mov	r5, r0
 800bc64:	2800      	cmp	r0, #0
 800bc66:	d0de      	beq.n	800bc26 <__submore+0x1a>
 800bc68:	eb00 0806 	add.w	r8, r0, r6
 800bc6c:	4601      	mov	r1, r0
 800bc6e:	4632      	mov	r2, r6
 800bc70:	4640      	mov	r0, r8
 800bc72:	f7fe fb47 	bl	800a304 <memcpy>
 800bc76:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800bc7a:	f8c4 8000 	str.w	r8, [r4]
 800bc7e:	e7e9      	b.n	800bc54 <__submore+0x48>

0800bc80 <__ascii_wctomb>:
 800bc80:	b149      	cbz	r1, 800bc96 <__ascii_wctomb+0x16>
 800bc82:	2aff      	cmp	r2, #255	; 0xff
 800bc84:	bf85      	ittet	hi
 800bc86:	238a      	movhi	r3, #138	; 0x8a
 800bc88:	6003      	strhi	r3, [r0, #0]
 800bc8a:	700a      	strbls	r2, [r1, #0]
 800bc8c:	f04f 30ff 	movhi.w	r0, #4294967295
 800bc90:	bf98      	it	ls
 800bc92:	2001      	movls	r0, #1
 800bc94:	4770      	bx	lr
 800bc96:	4608      	mov	r0, r1
 800bc98:	4770      	bx	lr
	...

0800bc9c <__assert_func>:
 800bc9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc9e:	4614      	mov	r4, r2
 800bca0:	461a      	mov	r2, r3
 800bca2:	4b09      	ldr	r3, [pc, #36]	; (800bcc8 <__assert_func+0x2c>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	4605      	mov	r5, r0
 800bca8:	68d8      	ldr	r0, [r3, #12]
 800bcaa:	b14c      	cbz	r4, 800bcc0 <__assert_func+0x24>
 800bcac:	4b07      	ldr	r3, [pc, #28]	; (800bccc <__assert_func+0x30>)
 800bcae:	9100      	str	r1, [sp, #0]
 800bcb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcb4:	4906      	ldr	r1, [pc, #24]	; (800bcd0 <__assert_func+0x34>)
 800bcb6:	462b      	mov	r3, r5
 800bcb8:	f000 f80e 	bl	800bcd8 <fiprintf>
 800bcbc:	f000 f9ee 	bl	800c09c <abort>
 800bcc0:	4b04      	ldr	r3, [pc, #16]	; (800bcd4 <__assert_func+0x38>)
 800bcc2:	461c      	mov	r4, r3
 800bcc4:	e7f3      	b.n	800bcae <__assert_func+0x12>
 800bcc6:	bf00      	nop
 800bcc8:	200001f8 	.word	0x200001f8
 800bccc:	0800d04a 	.word	0x0800d04a
 800bcd0:	0800d057 	.word	0x0800d057
 800bcd4:	0800d085 	.word	0x0800d085

0800bcd8 <fiprintf>:
 800bcd8:	b40e      	push	{r1, r2, r3}
 800bcda:	b503      	push	{r0, r1, lr}
 800bcdc:	4601      	mov	r1, r0
 800bcde:	ab03      	add	r3, sp, #12
 800bce0:	4805      	ldr	r0, [pc, #20]	; (800bcf8 <fiprintf+0x20>)
 800bce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bce6:	6800      	ldr	r0, [r0, #0]
 800bce8:	9301      	str	r3, [sp, #4]
 800bcea:	f000 f8a7 	bl	800be3c <_vfiprintf_r>
 800bcee:	b002      	add	sp, #8
 800bcf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcf4:	b003      	add	sp, #12
 800bcf6:	4770      	bx	lr
 800bcf8:	200001f8 	.word	0x200001f8

0800bcfc <_fstat_r>:
 800bcfc:	b538      	push	{r3, r4, r5, lr}
 800bcfe:	4d07      	ldr	r5, [pc, #28]	; (800bd1c <_fstat_r+0x20>)
 800bd00:	2300      	movs	r3, #0
 800bd02:	4604      	mov	r4, r0
 800bd04:	4608      	mov	r0, r1
 800bd06:	4611      	mov	r1, r2
 800bd08:	602b      	str	r3, [r5, #0]
 800bd0a:	f7f8 f82a 	bl	8003d62 <_fstat>
 800bd0e:	1c43      	adds	r3, r0, #1
 800bd10:	d102      	bne.n	800bd18 <_fstat_r+0x1c>
 800bd12:	682b      	ldr	r3, [r5, #0]
 800bd14:	b103      	cbz	r3, 800bd18 <_fstat_r+0x1c>
 800bd16:	6023      	str	r3, [r4, #0]
 800bd18:	bd38      	pop	{r3, r4, r5, pc}
 800bd1a:	bf00      	nop
 800bd1c:	20000f68 	.word	0x20000f68

0800bd20 <_isatty_r>:
 800bd20:	b538      	push	{r3, r4, r5, lr}
 800bd22:	4d06      	ldr	r5, [pc, #24]	; (800bd3c <_isatty_r+0x1c>)
 800bd24:	2300      	movs	r3, #0
 800bd26:	4604      	mov	r4, r0
 800bd28:	4608      	mov	r0, r1
 800bd2a:	602b      	str	r3, [r5, #0]
 800bd2c:	f7f8 f829 	bl	8003d82 <_isatty>
 800bd30:	1c43      	adds	r3, r0, #1
 800bd32:	d102      	bne.n	800bd3a <_isatty_r+0x1a>
 800bd34:	682b      	ldr	r3, [r5, #0]
 800bd36:	b103      	cbz	r3, 800bd3a <_isatty_r+0x1a>
 800bd38:	6023      	str	r3, [r4, #0]
 800bd3a:	bd38      	pop	{r3, r4, r5, pc}
 800bd3c:	20000f68 	.word	0x20000f68

0800bd40 <malloc>:
 800bd40:	4b02      	ldr	r3, [pc, #8]	; (800bd4c <malloc+0xc>)
 800bd42:	4601      	mov	r1, r0
 800bd44:	6818      	ldr	r0, [r3, #0]
 800bd46:	f7ff b805 	b.w	800ad54 <_malloc_r>
 800bd4a:	bf00      	nop
 800bd4c:	200001f8 	.word	0x200001f8

0800bd50 <memmove>:
 800bd50:	4288      	cmp	r0, r1
 800bd52:	b510      	push	{r4, lr}
 800bd54:	eb01 0402 	add.w	r4, r1, r2
 800bd58:	d902      	bls.n	800bd60 <memmove+0x10>
 800bd5a:	4284      	cmp	r4, r0
 800bd5c:	4623      	mov	r3, r4
 800bd5e:	d807      	bhi.n	800bd70 <memmove+0x20>
 800bd60:	1e43      	subs	r3, r0, #1
 800bd62:	42a1      	cmp	r1, r4
 800bd64:	d008      	beq.n	800bd78 <memmove+0x28>
 800bd66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd6e:	e7f8      	b.n	800bd62 <memmove+0x12>
 800bd70:	4402      	add	r2, r0
 800bd72:	4601      	mov	r1, r0
 800bd74:	428a      	cmp	r2, r1
 800bd76:	d100      	bne.n	800bd7a <memmove+0x2a>
 800bd78:	bd10      	pop	{r4, pc}
 800bd7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd82:	e7f7      	b.n	800bd74 <memmove+0x24>

0800bd84 <__malloc_lock>:
 800bd84:	4801      	ldr	r0, [pc, #4]	; (800bd8c <__malloc_lock+0x8>)
 800bd86:	f7fe ba32 	b.w	800a1ee <__retarget_lock_acquire_recursive>
 800bd8a:	bf00      	nop
 800bd8c:	20000f60 	.word	0x20000f60

0800bd90 <__malloc_unlock>:
 800bd90:	4801      	ldr	r0, [pc, #4]	; (800bd98 <__malloc_unlock+0x8>)
 800bd92:	f7fe ba2d 	b.w	800a1f0 <__retarget_lock_release_recursive>
 800bd96:	bf00      	nop
 800bd98:	20000f60 	.word	0x20000f60

0800bd9c <_realloc_r>:
 800bd9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd9e:	4607      	mov	r7, r0
 800bda0:	4614      	mov	r4, r2
 800bda2:	460e      	mov	r6, r1
 800bda4:	b921      	cbnz	r1, 800bdb0 <_realloc_r+0x14>
 800bda6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bdaa:	4611      	mov	r1, r2
 800bdac:	f7fe bfd2 	b.w	800ad54 <_malloc_r>
 800bdb0:	b922      	cbnz	r2, 800bdbc <_realloc_r+0x20>
 800bdb2:	f7fe ff7f 	bl	800acb4 <_free_r>
 800bdb6:	4625      	mov	r5, r4
 800bdb8:	4628      	mov	r0, r5
 800bdba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdbc:	f000 f975 	bl	800c0aa <_malloc_usable_size_r>
 800bdc0:	42a0      	cmp	r0, r4
 800bdc2:	d20f      	bcs.n	800bde4 <_realloc_r+0x48>
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	4638      	mov	r0, r7
 800bdc8:	f7fe ffc4 	bl	800ad54 <_malloc_r>
 800bdcc:	4605      	mov	r5, r0
 800bdce:	2800      	cmp	r0, #0
 800bdd0:	d0f2      	beq.n	800bdb8 <_realloc_r+0x1c>
 800bdd2:	4631      	mov	r1, r6
 800bdd4:	4622      	mov	r2, r4
 800bdd6:	f7fe fa95 	bl	800a304 <memcpy>
 800bdda:	4631      	mov	r1, r6
 800bddc:	4638      	mov	r0, r7
 800bdde:	f7fe ff69 	bl	800acb4 <_free_r>
 800bde2:	e7e9      	b.n	800bdb8 <_realloc_r+0x1c>
 800bde4:	4635      	mov	r5, r6
 800bde6:	e7e7      	b.n	800bdb8 <_realloc_r+0x1c>

0800bde8 <__sfputc_r>:
 800bde8:	6893      	ldr	r3, [r2, #8]
 800bdea:	3b01      	subs	r3, #1
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	b410      	push	{r4}
 800bdf0:	6093      	str	r3, [r2, #8]
 800bdf2:	da08      	bge.n	800be06 <__sfputc_r+0x1e>
 800bdf4:	6994      	ldr	r4, [r2, #24]
 800bdf6:	42a3      	cmp	r3, r4
 800bdf8:	db01      	blt.n	800bdfe <__sfputc_r+0x16>
 800bdfa:	290a      	cmp	r1, #10
 800bdfc:	d103      	bne.n	800be06 <__sfputc_r+0x1e>
 800bdfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be02:	f7fd bbeb 	b.w	80095dc <__swbuf_r>
 800be06:	6813      	ldr	r3, [r2, #0]
 800be08:	1c58      	adds	r0, r3, #1
 800be0a:	6010      	str	r0, [r2, #0]
 800be0c:	7019      	strb	r1, [r3, #0]
 800be0e:	4608      	mov	r0, r1
 800be10:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be14:	4770      	bx	lr

0800be16 <__sfputs_r>:
 800be16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be18:	4606      	mov	r6, r0
 800be1a:	460f      	mov	r7, r1
 800be1c:	4614      	mov	r4, r2
 800be1e:	18d5      	adds	r5, r2, r3
 800be20:	42ac      	cmp	r4, r5
 800be22:	d101      	bne.n	800be28 <__sfputs_r+0x12>
 800be24:	2000      	movs	r0, #0
 800be26:	e007      	b.n	800be38 <__sfputs_r+0x22>
 800be28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be2c:	463a      	mov	r2, r7
 800be2e:	4630      	mov	r0, r6
 800be30:	f7ff ffda 	bl	800bde8 <__sfputc_r>
 800be34:	1c43      	adds	r3, r0, #1
 800be36:	d1f3      	bne.n	800be20 <__sfputs_r+0xa>
 800be38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be3c <_vfiprintf_r>:
 800be3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be40:	460d      	mov	r5, r1
 800be42:	b09d      	sub	sp, #116	; 0x74
 800be44:	4614      	mov	r4, r2
 800be46:	4698      	mov	r8, r3
 800be48:	4606      	mov	r6, r0
 800be4a:	b118      	cbz	r0, 800be54 <_vfiprintf_r+0x18>
 800be4c:	6983      	ldr	r3, [r0, #24]
 800be4e:	b90b      	cbnz	r3, 800be54 <_vfiprintf_r+0x18>
 800be50:	f7fd fdc0 	bl	80099d4 <__sinit>
 800be54:	4b89      	ldr	r3, [pc, #548]	; (800c07c <_vfiprintf_r+0x240>)
 800be56:	429d      	cmp	r5, r3
 800be58:	d11b      	bne.n	800be92 <_vfiprintf_r+0x56>
 800be5a:	6875      	ldr	r5, [r6, #4]
 800be5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be5e:	07d9      	lsls	r1, r3, #31
 800be60:	d405      	bmi.n	800be6e <_vfiprintf_r+0x32>
 800be62:	89ab      	ldrh	r3, [r5, #12]
 800be64:	059a      	lsls	r2, r3, #22
 800be66:	d402      	bmi.n	800be6e <_vfiprintf_r+0x32>
 800be68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be6a:	f7fe f9c0 	bl	800a1ee <__retarget_lock_acquire_recursive>
 800be6e:	89ab      	ldrh	r3, [r5, #12]
 800be70:	071b      	lsls	r3, r3, #28
 800be72:	d501      	bpl.n	800be78 <_vfiprintf_r+0x3c>
 800be74:	692b      	ldr	r3, [r5, #16]
 800be76:	b9eb      	cbnz	r3, 800beb4 <_vfiprintf_r+0x78>
 800be78:	4629      	mov	r1, r5
 800be7a:	4630      	mov	r0, r6
 800be7c:	f7fd fc12 	bl	80096a4 <__swsetup_r>
 800be80:	b1c0      	cbz	r0, 800beb4 <_vfiprintf_r+0x78>
 800be82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be84:	07dc      	lsls	r4, r3, #31
 800be86:	d50e      	bpl.n	800bea6 <_vfiprintf_r+0x6a>
 800be88:	f04f 30ff 	mov.w	r0, #4294967295
 800be8c:	b01d      	add	sp, #116	; 0x74
 800be8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be92:	4b7b      	ldr	r3, [pc, #492]	; (800c080 <_vfiprintf_r+0x244>)
 800be94:	429d      	cmp	r5, r3
 800be96:	d101      	bne.n	800be9c <_vfiprintf_r+0x60>
 800be98:	68b5      	ldr	r5, [r6, #8]
 800be9a:	e7df      	b.n	800be5c <_vfiprintf_r+0x20>
 800be9c:	4b79      	ldr	r3, [pc, #484]	; (800c084 <_vfiprintf_r+0x248>)
 800be9e:	429d      	cmp	r5, r3
 800bea0:	bf08      	it	eq
 800bea2:	68f5      	ldreq	r5, [r6, #12]
 800bea4:	e7da      	b.n	800be5c <_vfiprintf_r+0x20>
 800bea6:	89ab      	ldrh	r3, [r5, #12]
 800bea8:	0598      	lsls	r0, r3, #22
 800beaa:	d4ed      	bmi.n	800be88 <_vfiprintf_r+0x4c>
 800beac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800beae:	f7fe f99f 	bl	800a1f0 <__retarget_lock_release_recursive>
 800beb2:	e7e9      	b.n	800be88 <_vfiprintf_r+0x4c>
 800beb4:	2300      	movs	r3, #0
 800beb6:	9309      	str	r3, [sp, #36]	; 0x24
 800beb8:	2320      	movs	r3, #32
 800beba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bebe:	f8cd 800c 	str.w	r8, [sp, #12]
 800bec2:	2330      	movs	r3, #48	; 0x30
 800bec4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c088 <_vfiprintf_r+0x24c>
 800bec8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800becc:	f04f 0901 	mov.w	r9, #1
 800bed0:	4623      	mov	r3, r4
 800bed2:	469a      	mov	sl, r3
 800bed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bed8:	b10a      	cbz	r2, 800bede <_vfiprintf_r+0xa2>
 800beda:	2a25      	cmp	r2, #37	; 0x25
 800bedc:	d1f9      	bne.n	800bed2 <_vfiprintf_r+0x96>
 800bede:	ebba 0b04 	subs.w	fp, sl, r4
 800bee2:	d00b      	beq.n	800befc <_vfiprintf_r+0xc0>
 800bee4:	465b      	mov	r3, fp
 800bee6:	4622      	mov	r2, r4
 800bee8:	4629      	mov	r1, r5
 800beea:	4630      	mov	r0, r6
 800beec:	f7ff ff93 	bl	800be16 <__sfputs_r>
 800bef0:	3001      	adds	r0, #1
 800bef2:	f000 80aa 	beq.w	800c04a <_vfiprintf_r+0x20e>
 800bef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bef8:	445a      	add	r2, fp
 800befa:	9209      	str	r2, [sp, #36]	; 0x24
 800befc:	f89a 3000 	ldrb.w	r3, [sl]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	f000 80a2 	beq.w	800c04a <_vfiprintf_r+0x20e>
 800bf06:	2300      	movs	r3, #0
 800bf08:	f04f 32ff 	mov.w	r2, #4294967295
 800bf0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf10:	f10a 0a01 	add.w	sl, sl, #1
 800bf14:	9304      	str	r3, [sp, #16]
 800bf16:	9307      	str	r3, [sp, #28]
 800bf18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf1c:	931a      	str	r3, [sp, #104]	; 0x68
 800bf1e:	4654      	mov	r4, sl
 800bf20:	2205      	movs	r2, #5
 800bf22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf26:	4858      	ldr	r0, [pc, #352]	; (800c088 <_vfiprintf_r+0x24c>)
 800bf28:	f7f4 f95a 	bl	80001e0 <memchr>
 800bf2c:	9a04      	ldr	r2, [sp, #16]
 800bf2e:	b9d8      	cbnz	r0, 800bf68 <_vfiprintf_r+0x12c>
 800bf30:	06d1      	lsls	r1, r2, #27
 800bf32:	bf44      	itt	mi
 800bf34:	2320      	movmi	r3, #32
 800bf36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf3a:	0713      	lsls	r3, r2, #28
 800bf3c:	bf44      	itt	mi
 800bf3e:	232b      	movmi	r3, #43	; 0x2b
 800bf40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf44:	f89a 3000 	ldrb.w	r3, [sl]
 800bf48:	2b2a      	cmp	r3, #42	; 0x2a
 800bf4a:	d015      	beq.n	800bf78 <_vfiprintf_r+0x13c>
 800bf4c:	9a07      	ldr	r2, [sp, #28]
 800bf4e:	4654      	mov	r4, sl
 800bf50:	2000      	movs	r0, #0
 800bf52:	f04f 0c0a 	mov.w	ip, #10
 800bf56:	4621      	mov	r1, r4
 800bf58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf5c:	3b30      	subs	r3, #48	; 0x30
 800bf5e:	2b09      	cmp	r3, #9
 800bf60:	d94e      	bls.n	800c000 <_vfiprintf_r+0x1c4>
 800bf62:	b1b0      	cbz	r0, 800bf92 <_vfiprintf_r+0x156>
 800bf64:	9207      	str	r2, [sp, #28]
 800bf66:	e014      	b.n	800bf92 <_vfiprintf_r+0x156>
 800bf68:	eba0 0308 	sub.w	r3, r0, r8
 800bf6c:	fa09 f303 	lsl.w	r3, r9, r3
 800bf70:	4313      	orrs	r3, r2
 800bf72:	9304      	str	r3, [sp, #16]
 800bf74:	46a2      	mov	sl, r4
 800bf76:	e7d2      	b.n	800bf1e <_vfiprintf_r+0xe2>
 800bf78:	9b03      	ldr	r3, [sp, #12]
 800bf7a:	1d19      	adds	r1, r3, #4
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	9103      	str	r1, [sp, #12]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	bfbb      	ittet	lt
 800bf84:	425b      	neglt	r3, r3
 800bf86:	f042 0202 	orrlt.w	r2, r2, #2
 800bf8a:	9307      	strge	r3, [sp, #28]
 800bf8c:	9307      	strlt	r3, [sp, #28]
 800bf8e:	bfb8      	it	lt
 800bf90:	9204      	strlt	r2, [sp, #16]
 800bf92:	7823      	ldrb	r3, [r4, #0]
 800bf94:	2b2e      	cmp	r3, #46	; 0x2e
 800bf96:	d10c      	bne.n	800bfb2 <_vfiprintf_r+0x176>
 800bf98:	7863      	ldrb	r3, [r4, #1]
 800bf9a:	2b2a      	cmp	r3, #42	; 0x2a
 800bf9c:	d135      	bne.n	800c00a <_vfiprintf_r+0x1ce>
 800bf9e:	9b03      	ldr	r3, [sp, #12]
 800bfa0:	1d1a      	adds	r2, r3, #4
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	9203      	str	r2, [sp, #12]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	bfb8      	it	lt
 800bfaa:	f04f 33ff 	movlt.w	r3, #4294967295
 800bfae:	3402      	adds	r4, #2
 800bfb0:	9305      	str	r3, [sp, #20]
 800bfb2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c098 <_vfiprintf_r+0x25c>
 800bfb6:	7821      	ldrb	r1, [r4, #0]
 800bfb8:	2203      	movs	r2, #3
 800bfba:	4650      	mov	r0, sl
 800bfbc:	f7f4 f910 	bl	80001e0 <memchr>
 800bfc0:	b140      	cbz	r0, 800bfd4 <_vfiprintf_r+0x198>
 800bfc2:	2340      	movs	r3, #64	; 0x40
 800bfc4:	eba0 000a 	sub.w	r0, r0, sl
 800bfc8:	fa03 f000 	lsl.w	r0, r3, r0
 800bfcc:	9b04      	ldr	r3, [sp, #16]
 800bfce:	4303      	orrs	r3, r0
 800bfd0:	3401      	adds	r4, #1
 800bfd2:	9304      	str	r3, [sp, #16]
 800bfd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfd8:	482c      	ldr	r0, [pc, #176]	; (800c08c <_vfiprintf_r+0x250>)
 800bfda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfde:	2206      	movs	r2, #6
 800bfe0:	f7f4 f8fe 	bl	80001e0 <memchr>
 800bfe4:	2800      	cmp	r0, #0
 800bfe6:	d03f      	beq.n	800c068 <_vfiprintf_r+0x22c>
 800bfe8:	4b29      	ldr	r3, [pc, #164]	; (800c090 <_vfiprintf_r+0x254>)
 800bfea:	bb1b      	cbnz	r3, 800c034 <_vfiprintf_r+0x1f8>
 800bfec:	9b03      	ldr	r3, [sp, #12]
 800bfee:	3307      	adds	r3, #7
 800bff0:	f023 0307 	bic.w	r3, r3, #7
 800bff4:	3308      	adds	r3, #8
 800bff6:	9303      	str	r3, [sp, #12]
 800bff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bffa:	443b      	add	r3, r7
 800bffc:	9309      	str	r3, [sp, #36]	; 0x24
 800bffe:	e767      	b.n	800bed0 <_vfiprintf_r+0x94>
 800c000:	fb0c 3202 	mla	r2, ip, r2, r3
 800c004:	460c      	mov	r4, r1
 800c006:	2001      	movs	r0, #1
 800c008:	e7a5      	b.n	800bf56 <_vfiprintf_r+0x11a>
 800c00a:	2300      	movs	r3, #0
 800c00c:	3401      	adds	r4, #1
 800c00e:	9305      	str	r3, [sp, #20]
 800c010:	4619      	mov	r1, r3
 800c012:	f04f 0c0a 	mov.w	ip, #10
 800c016:	4620      	mov	r0, r4
 800c018:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c01c:	3a30      	subs	r2, #48	; 0x30
 800c01e:	2a09      	cmp	r2, #9
 800c020:	d903      	bls.n	800c02a <_vfiprintf_r+0x1ee>
 800c022:	2b00      	cmp	r3, #0
 800c024:	d0c5      	beq.n	800bfb2 <_vfiprintf_r+0x176>
 800c026:	9105      	str	r1, [sp, #20]
 800c028:	e7c3      	b.n	800bfb2 <_vfiprintf_r+0x176>
 800c02a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c02e:	4604      	mov	r4, r0
 800c030:	2301      	movs	r3, #1
 800c032:	e7f0      	b.n	800c016 <_vfiprintf_r+0x1da>
 800c034:	ab03      	add	r3, sp, #12
 800c036:	9300      	str	r3, [sp, #0]
 800c038:	462a      	mov	r2, r5
 800c03a:	4b16      	ldr	r3, [pc, #88]	; (800c094 <_vfiprintf_r+0x258>)
 800c03c:	a904      	add	r1, sp, #16
 800c03e:	4630      	mov	r0, r6
 800c040:	f3af 8000 	nop.w
 800c044:	4607      	mov	r7, r0
 800c046:	1c78      	adds	r0, r7, #1
 800c048:	d1d6      	bne.n	800bff8 <_vfiprintf_r+0x1bc>
 800c04a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c04c:	07d9      	lsls	r1, r3, #31
 800c04e:	d405      	bmi.n	800c05c <_vfiprintf_r+0x220>
 800c050:	89ab      	ldrh	r3, [r5, #12]
 800c052:	059a      	lsls	r2, r3, #22
 800c054:	d402      	bmi.n	800c05c <_vfiprintf_r+0x220>
 800c056:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c058:	f7fe f8ca 	bl	800a1f0 <__retarget_lock_release_recursive>
 800c05c:	89ab      	ldrh	r3, [r5, #12]
 800c05e:	065b      	lsls	r3, r3, #25
 800c060:	f53f af12 	bmi.w	800be88 <_vfiprintf_r+0x4c>
 800c064:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c066:	e711      	b.n	800be8c <_vfiprintf_r+0x50>
 800c068:	ab03      	add	r3, sp, #12
 800c06a:	9300      	str	r3, [sp, #0]
 800c06c:	462a      	mov	r2, r5
 800c06e:	4b09      	ldr	r3, [pc, #36]	; (800c094 <_vfiprintf_r+0x258>)
 800c070:	a904      	add	r1, sp, #16
 800c072:	4630      	mov	r0, r6
 800c074:	f7ff fa64 	bl	800b540 <_printf_i>
 800c078:	e7e4      	b.n	800c044 <_vfiprintf_r+0x208>
 800c07a:	bf00      	nop
 800c07c:	0800cdb4 	.word	0x0800cdb4
 800c080:	0800cdd4 	.word	0x0800cdd4
 800c084:	0800cd94 	.word	0x0800cd94
 800c088:	0800cffc 	.word	0x0800cffc
 800c08c:	0800d006 	.word	0x0800d006
 800c090:	00000000 	.word	0x00000000
 800c094:	0800be17 	.word	0x0800be17
 800c098:	0800d002 	.word	0x0800d002

0800c09c <abort>:
 800c09c:	b508      	push	{r3, lr}
 800c09e:	2006      	movs	r0, #6
 800c0a0:	f000 f834 	bl	800c10c <raise>
 800c0a4:	2001      	movs	r0, #1
 800c0a6:	f7f7 fe29 	bl	8003cfc <_exit>

0800c0aa <_malloc_usable_size_r>:
 800c0aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0ae:	1f18      	subs	r0, r3, #4
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	bfbc      	itt	lt
 800c0b4:	580b      	ldrlt	r3, [r1, r0]
 800c0b6:	18c0      	addlt	r0, r0, r3
 800c0b8:	4770      	bx	lr

0800c0ba <_raise_r>:
 800c0ba:	291f      	cmp	r1, #31
 800c0bc:	b538      	push	{r3, r4, r5, lr}
 800c0be:	4604      	mov	r4, r0
 800c0c0:	460d      	mov	r5, r1
 800c0c2:	d904      	bls.n	800c0ce <_raise_r+0x14>
 800c0c4:	2316      	movs	r3, #22
 800c0c6:	6003      	str	r3, [r0, #0]
 800c0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c0cc:	bd38      	pop	{r3, r4, r5, pc}
 800c0ce:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c0d0:	b112      	cbz	r2, 800c0d8 <_raise_r+0x1e>
 800c0d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0d6:	b94b      	cbnz	r3, 800c0ec <_raise_r+0x32>
 800c0d8:	4620      	mov	r0, r4
 800c0da:	f000 f831 	bl	800c140 <_getpid_r>
 800c0de:	462a      	mov	r2, r5
 800c0e0:	4601      	mov	r1, r0
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0e8:	f000 b818 	b.w	800c11c <_kill_r>
 800c0ec:	2b01      	cmp	r3, #1
 800c0ee:	d00a      	beq.n	800c106 <_raise_r+0x4c>
 800c0f0:	1c59      	adds	r1, r3, #1
 800c0f2:	d103      	bne.n	800c0fc <_raise_r+0x42>
 800c0f4:	2316      	movs	r3, #22
 800c0f6:	6003      	str	r3, [r0, #0]
 800c0f8:	2001      	movs	r0, #1
 800c0fa:	e7e7      	b.n	800c0cc <_raise_r+0x12>
 800c0fc:	2400      	movs	r4, #0
 800c0fe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c102:	4628      	mov	r0, r5
 800c104:	4798      	blx	r3
 800c106:	2000      	movs	r0, #0
 800c108:	e7e0      	b.n	800c0cc <_raise_r+0x12>
	...

0800c10c <raise>:
 800c10c:	4b02      	ldr	r3, [pc, #8]	; (800c118 <raise+0xc>)
 800c10e:	4601      	mov	r1, r0
 800c110:	6818      	ldr	r0, [r3, #0]
 800c112:	f7ff bfd2 	b.w	800c0ba <_raise_r>
 800c116:	bf00      	nop
 800c118:	200001f8 	.word	0x200001f8

0800c11c <_kill_r>:
 800c11c:	b538      	push	{r3, r4, r5, lr}
 800c11e:	4d07      	ldr	r5, [pc, #28]	; (800c13c <_kill_r+0x20>)
 800c120:	2300      	movs	r3, #0
 800c122:	4604      	mov	r4, r0
 800c124:	4608      	mov	r0, r1
 800c126:	4611      	mov	r1, r2
 800c128:	602b      	str	r3, [r5, #0]
 800c12a:	f7f7 fdd7 	bl	8003cdc <_kill>
 800c12e:	1c43      	adds	r3, r0, #1
 800c130:	d102      	bne.n	800c138 <_kill_r+0x1c>
 800c132:	682b      	ldr	r3, [r5, #0]
 800c134:	b103      	cbz	r3, 800c138 <_kill_r+0x1c>
 800c136:	6023      	str	r3, [r4, #0]
 800c138:	bd38      	pop	{r3, r4, r5, pc}
 800c13a:	bf00      	nop
 800c13c:	20000f68 	.word	0x20000f68

0800c140 <_getpid_r>:
 800c140:	f7f7 bdc4 	b.w	8003ccc <_getpid>

0800c144 <_init>:
 800c144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c146:	bf00      	nop
 800c148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c14a:	bc08      	pop	{r3}
 800c14c:	469e      	mov	lr, r3
 800c14e:	4770      	bx	lr

0800c150 <_fini>:
 800c150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c152:	bf00      	nop
 800c154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c156:	bc08      	pop	{r3}
 800c158:	469e      	mov	lr, r3
 800c15a:	4770      	bx	lr
