# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ipshared/pkuims_chenqiang/axi_lite_master_v1_0/axi_lite_master.v"
verilog xil_defaultlib  "../../../AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ip/AXI_Lite_test_axi_lite_master_0_0/sim/AXI_Lite_test_axi_lite_master_0_0.v"
verilog xil_defaultlib  "../../../AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ipshared/pkuims_chenqiang/axi_lite_slave_v1_0/axi_lite_slave.v"
verilog xil_defaultlib  "../../../AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ip/AXI_Lite_test_axi_lite_slave_0_0/sim/AXI_Lite_test_axi_lite_slave_0_0.v"
verilog xil_defaultlib  "../../../AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/hdl/AXI_Lite_test.v"
verilog xil_defaultlib  "../../../AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/hdl/AXI_Lite_test_wrapper.v"
verilog xil_defaultlib  "../../../AXI_Lite_test.srcs/sim_1/imports/tb/lite_system_wrapper_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
