## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Fri Apr 11 19:05:33 中国标准时间 2014
##
vlib work
vlog +acc  "adder_32bits.v"
vlog +acc  "RegFile.v"
vlog +acc  "aluc.v"
vlog +acc  "alu.v"
vlog +acc  "top.v"
vlog +acc  "tester.v"
vlog +acc  "F:/xilinx/ISE/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work tester glbl
do {tester_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {tester.udo}
