---
layout: default
title: Register Aliases | RISCV Single Cycle
---

This page Details the general purpose registers of the RISCV architecture.

------

Due to quirks of the RISCV toolchain, the disassembly output
does not describe the names of registers clearly. Here is the mapping
between the name in the disassembly and the integer address index.

 Index | Disassembly Name
-------|------------------------------
 00    | zero
 01    | ra
 02    | sp
 03    | gp
 04    | tp
 05    | t0
 06    | t1
 07    | t2
 08    | s0
 09    | s1
 10    | a0
 11    | a1
 12    | a2
 13    | a3
 14    | a4
 15    | a5
 16    | a6
 17    | a7
 18    | s2
 19    | s3
 20    | s4
 21    | s5
 22    | s6
 23    | s7
 24    | s8
 25    | s9
 26    | s10
 27    | s11
 28    | t3
 29    | t4
 30    | t5
 31    | t6
