

================================================================
== Vivado HLS Report for 'QuantAct_1_channel'
================================================================
* Date:           Wed Dec 28 18:55:43 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        softmax
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.943|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    9|  16392|    9|  16392|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |    6|  16389|         7|          1|          1| 1 ~ 16384 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	10  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_0_V_1 = alloca i32"   --->   Operation 11 'alloca' 'sum_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_1_V_1 = alloca i32"   --->   Operation 12 'alloca' 'sum_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_2_V_1 = alloca i32"   --->   Operation 13 'alloca' 'sum_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_3_V_1 = alloca i32"   --->   Operation 14 'alloca' 'sum_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_4_V_1 = alloca i32"   --->   Operation 15 'alloca' 'sum_4_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_5_V_1 = alloca i32"   --->   Operation 16 'alloca' 'sum_5_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_6_V_1 = alloca i32"   --->   Operation 17 'alloca' 'sum_6_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum_7_V_1 = alloca i32"   --->   Operation 18 'alloca' 'sum_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_8_V_1 = alloca i32"   --->   Operation 19 'alloca' 'sum_8_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_9_V_1 = alloca i32"   --->   Operation 20 'alloca' 'sum_9_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_10_V_1 = alloca i32"   --->   Operation 21 'alloca' 'sum_10_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sum_11_V_1 = alloca i32"   --->   Operation 22 'alloca' 'sum_11_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_12_V_1 = alloca i32"   --->   Operation 23 'alloca' 'sum_12_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum_13_V_1 = alloca i32"   --->   Operation 24 'alloca' 'sum_13_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_14_V_1 = alloca i32"   --->   Operation 25 'alloca' 'sum_14_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_15_V_1 = alloca i32"   --->   Operation 26 'alloca' 'sum_15_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "%tmp_V_26 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_quant_iter_c_V_V) nounwind" [top_incremental.cpp:317]   --->   Operation 27 'read' 'tmp_V_26' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @in_quant_iter_r_V_V) nounwind" [top_incremental.cpp:318]   --->   Operation 28 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_proc_2_iter_r_V_V, i32 %tmp_V) nounwind" [top_incremental.cpp:319]   --->   Operation 29 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_proc_2_iter_c_V_V, i32 %tmp_V_26) nounwind" [top_incremental.cpp:320]   --->   Operation 30 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @in_proc_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_proc_2_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_proc_2_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* @in_quant_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_quant_iter_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_quant_iter_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.01ns)   --->   "%tmp_i = add i32 %tmp_V_26, -1" [top_incremental.cpp:360]   --->   Operation 38 'add' 'tmp_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_V to i64" [top_incremental.cpp:318]   --->   Operation 39 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_26 to i64" [top_incremental.cpp:317]   --->   Operation 40 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast1, %cast" [top_incremental.cpp:317]   --->   Operation 41 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "br label %0" [top_incremental.cpp:326]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%l_i = phi i32 [ 0, %entry ], [ %l, %._crit_edge.i ]"   --->   Operation 44 'phi' 'l_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [top_incremental.cpp:317]   --->   Operation 45 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.08ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 46 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %QuantAct_1_channel.exit, label %.reset" [top_incremental.cpp:317]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%exitcond_i2 = icmp eq i32 %l_i, %tmp_V_26" [top_incremental.cpp:328]   --->   Operation 48 'icmp' 'exitcond_i2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.44ns)   --->   "%l_i_mid2 = select i1 %exitcond_i2, i32 0, i32 %l_i" [top_incremental.cpp:328]   --->   Operation 49 'select' 'l_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_147_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25) nounwind" [top_incremental.cpp:328]   --->   Operation 50 'specregionbegin' 'tmp_147_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%tmp_61_i = icmp eq i32 %l_i_mid2, 0" [top_incremental.cpp:350]   --->   Operation 51 'icmp' 'tmp_61_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.99ns)   --->   "%tmp_62_i = icmp eq i32 %l_i_mid2, %tmp_i" [top_incremental.cpp:360]   --->   Operation 52 'icmp' 'tmp_62_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_62_i, label %.preheader.0.i, label %._crit_edge.i" [top_incremental.cpp:360]   --->   Operation 53 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_147_i) nounwind" [top_incremental.cpp:368]   --->   Operation 54 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.01ns)   --->   "%l = add nsw i32 %l_i_mid2, 1" [top_incremental.cpp:328]   --->   Operation 55 'add' 'l' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [top_incremental.cpp:328]   --->   Operation 56 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 57 [1/1] (1.83ns)   --->   "%tmp_V_27 = call i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P(i1024* @in_quant_V_V) nounwind" [top_incremental.cpp:332]   --->   Operation 57 'read' 'tmp_V_27' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 0> <FIFO>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i1024 %tmp_V_27 to i64" [top_incremental.cpp:337]   --->   Operation 58 'trunc' 'tmp_171' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_29_1_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 64, i32 127) nounwind" [top_incremental.cpp:337]   --->   Operation 59 'partselect' 'p_Result_29_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_29_2_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 128, i32 191) nounwind" [top_incremental.cpp:337]   --->   Operation 60 'partselect' 'p_Result_29_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_29_3_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 192, i32 255) nounwind" [top_incremental.cpp:337]   --->   Operation 61 'partselect' 'p_Result_29_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_29_4_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 256, i32 319) nounwind" [top_incremental.cpp:337]   --->   Operation 62 'partselect' 'p_Result_29_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_29_5_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 320, i32 383) nounwind" [top_incremental.cpp:337]   --->   Operation 63 'partselect' 'p_Result_29_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_29_6_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 384, i32 447) nounwind" [top_incremental.cpp:337]   --->   Operation 64 'partselect' 'p_Result_29_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_29_7_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 448, i32 511) nounwind" [top_incremental.cpp:337]   --->   Operation 65 'partselect' 'p_Result_29_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_29_8_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 512, i32 575) nounwind" [top_incremental.cpp:337]   --->   Operation 66 'partselect' 'p_Result_29_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_29_9_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 576, i32 639) nounwind" [top_incremental.cpp:337]   --->   Operation 67 'partselect' 'p_Result_29_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_29_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 640, i32 703) nounwind" [top_incremental.cpp:337]   --->   Operation 68 'partselect' 'p_Result_29_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_29_10_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 704, i32 767) nounwind" [top_incremental.cpp:337]   --->   Operation 69 'partselect' 'p_Result_29_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_29_11_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 768, i32 831) nounwind" [top_incremental.cpp:337]   --->   Operation 70 'partselect' 'p_Result_29_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_29_12_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 832, i32 895) nounwind" [top_incremental.cpp:337]   --->   Operation 71 'partselect' 'p_Result_29_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_29_13_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 896, i32 959) nounwind" [top_incremental.cpp:337]   --->   Operation 72 'partselect' 'p_Result_29_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_29_14_i = call i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32(i1024 %tmp_V_27, i32 960, i32 1023) nounwind" [top_incremental.cpp:337]   --->   Operation 73 'partselect' 'p_Result_29_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_cast_i = sext i64 %tmp_171 to i95" [top_incremental.cpp:338]   --->   Operation 74 'sext' 'lhs_V_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.68ns)   --->   "%ret_V_i = mul i95 1614886140, %lhs_V_cast_i" [top_incremental.cpp:338]   --->   Operation 75 'mul' 'ret_V_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V_1_cast_i = sext i64 %p_Result_29_1_i to i95" [top_incremental.cpp:338]   --->   Operation 76 'sext' 'lhs_V_1_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.68ns)   --->   "%ret_V_1_i = mul i95 1614886140, %lhs_V_1_cast_i" [top_incremental.cpp:338]   --->   Operation 77 'mul' 'ret_V_1_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_V_2_cast_i = sext i64 %p_Result_29_2_i to i95" [top_incremental.cpp:338]   --->   Operation 78 'sext' 'lhs_V_2_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.68ns)   --->   "%ret_V_2_i = mul i95 1614886140, %lhs_V_2_cast_i" [top_incremental.cpp:338]   --->   Operation 79 'mul' 'ret_V_2_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V_3_cast_i = sext i64 %p_Result_29_3_i to i95" [top_incremental.cpp:338]   --->   Operation 80 'sext' 'lhs_V_3_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.68ns)   --->   "%ret_V_3_i = mul i95 1614886140, %lhs_V_3_cast_i" [top_incremental.cpp:338]   --->   Operation 81 'mul' 'ret_V_3_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%lhs_V_4_cast_i = sext i64 %p_Result_29_4_i to i95" [top_incremental.cpp:338]   --->   Operation 82 'sext' 'lhs_V_4_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.68ns)   --->   "%ret_V_4_i = mul i95 1614886140, %lhs_V_4_cast_i" [top_incremental.cpp:338]   --->   Operation 83 'mul' 'ret_V_4_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%lhs_V_5_cast_i = sext i64 %p_Result_29_5_i to i95" [top_incremental.cpp:338]   --->   Operation 84 'sext' 'lhs_V_5_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (3.68ns)   --->   "%ret_V_5_i = mul i95 1614886140, %lhs_V_5_cast_i" [top_incremental.cpp:338]   --->   Operation 85 'mul' 'ret_V_5_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V_6_cast_i = sext i64 %p_Result_29_6_i to i95" [top_incremental.cpp:338]   --->   Operation 86 'sext' 'lhs_V_6_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.68ns)   --->   "%ret_V_6_i = mul i95 1614886140, %lhs_V_6_cast_i" [top_incremental.cpp:338]   --->   Operation 87 'mul' 'ret_V_6_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_7_cast_i = sext i64 %p_Result_29_7_i to i95" [top_incremental.cpp:338]   --->   Operation 88 'sext' 'lhs_V_7_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.68ns)   --->   "%ret_V_7_i = mul i95 1614886140, %lhs_V_7_cast_i" [top_incremental.cpp:338]   --->   Operation 89 'mul' 'ret_V_7_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%lhs_V_8_cast_i = sext i64 %p_Result_29_8_i to i95" [top_incremental.cpp:338]   --->   Operation 90 'sext' 'lhs_V_8_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (3.68ns)   --->   "%ret_V_8_i = mul i95 1614886140, %lhs_V_8_cast_i" [top_incremental.cpp:338]   --->   Operation 91 'mul' 'ret_V_8_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V_9_cast_i = sext i64 %p_Result_29_9_i to i95" [top_incremental.cpp:338]   --->   Operation 92 'sext' 'lhs_V_9_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (3.68ns)   --->   "%ret_V_9_i = mul i95 1614886140, %lhs_V_9_cast_i" [top_incremental.cpp:338]   --->   Operation 93 'mul' 'ret_V_9_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V_10_cast_i = sext i64 %p_Result_29_i to i95" [top_incremental.cpp:338]   --->   Operation 94 'sext' 'lhs_V_10_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 95 [2/2] (3.68ns)   --->   "%ret_V_10_i = mul i95 1614886140, %lhs_V_10_cast_i" [top_incremental.cpp:338]   --->   Operation 95 'mul' 'ret_V_10_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_V_11_cast_i = sext i64 %p_Result_29_10_i to i95" [top_incremental.cpp:338]   --->   Operation 96 'sext' 'lhs_V_11_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (3.68ns)   --->   "%ret_V_11_i = mul i95 1614886140, %lhs_V_11_cast_i" [top_incremental.cpp:338]   --->   Operation 97 'mul' 'ret_V_11_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_12_cast_i = sext i64 %p_Result_29_11_i to i95" [top_incremental.cpp:338]   --->   Operation 98 'sext' 'lhs_V_12_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.68ns)   --->   "%ret_V_12_i = mul i95 1614886140, %lhs_V_12_cast_i" [top_incremental.cpp:338]   --->   Operation 99 'mul' 'ret_V_12_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%lhs_V_13_cast_i = sext i64 %p_Result_29_12_i to i95" [top_incremental.cpp:338]   --->   Operation 100 'sext' 'lhs_V_13_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (3.68ns)   --->   "%ret_V_13_i = mul i95 1614886140, %lhs_V_13_cast_i" [top_incremental.cpp:338]   --->   Operation 101 'mul' 'ret_V_13_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_14_cast_i = sext i64 %p_Result_29_13_i to i95" [top_incremental.cpp:338]   --->   Operation 102 'sext' 'lhs_V_14_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (3.68ns)   --->   "%ret_V_14_i = mul i95 1614886140, %lhs_V_14_cast_i" [top_incremental.cpp:338]   --->   Operation 103 'mul' 'ret_V_14_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V_15_cast_i = sext i64 %p_Result_29_14_i to i95" [top_incremental.cpp:338]   --->   Operation 104 'sext' 'lhs_V_15_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (3.68ns)   --->   "%ret_V_15_i = mul i95 1614886140, %lhs_V_15_cast_i" [top_incremental.cpp:338]   --->   Operation 105 'mul' 'ret_V_15_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 106 [1/2] (3.68ns)   --->   "%ret_V_i = mul i95 1614886140, %lhs_V_cast_i" [top_incremental.cpp:338]   --->   Operation 106 'mul' 'ret_V_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 107 'bitselect' 'tmp_172' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%read2_V_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 108 'partselect' 'read2_V_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 109 [1/2] (3.68ns)   --->   "%ret_V_1_i = mul i95 1614886140, %lhs_V_1_cast_i" [top_incremental.cpp:338]   --->   Operation 109 'mul' 'ret_V_1_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_1_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 110 'bitselect' 'tmp_173' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%read2_V_i_403 = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_1_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 111 'partselect' 'read2_V_i_403' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 112 [1/2] (3.68ns)   --->   "%ret_V_2_i = mul i95 1614886140, %lhs_V_2_cast_i" [top_incremental.cpp:338]   --->   Operation 112 'mul' 'ret_V_2_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_2_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 113 'bitselect' 'tmp_174' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%read2_V_2_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_2_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 114 'partselect' 'read2_V_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (3.68ns)   --->   "%ret_V_3_i = mul i95 1614886140, %lhs_V_3_cast_i" [top_incremental.cpp:338]   --->   Operation 115 'mul' 'ret_V_3_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_3_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 116 'bitselect' 'tmp_175' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%read2_V_3_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_3_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 117 'partselect' 'read2_V_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 118 [1/2] (3.68ns)   --->   "%ret_V_4_i = mul i95 1614886140, %lhs_V_4_cast_i" [top_incremental.cpp:338]   --->   Operation 118 'mul' 'ret_V_4_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_4_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 119 'bitselect' 'tmp_176' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%read2_V_4_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_4_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 120 'partselect' 'read2_V_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 121 [1/2] (3.68ns)   --->   "%ret_V_5_i = mul i95 1614886140, %lhs_V_5_cast_i" [top_incremental.cpp:338]   --->   Operation 121 'mul' 'ret_V_5_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_5_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 122 'bitselect' 'tmp_177' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%read2_V_5_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_5_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 123 'partselect' 'read2_V_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 124 [1/2] (3.68ns)   --->   "%ret_V_6_i = mul i95 1614886140, %lhs_V_6_cast_i" [top_incremental.cpp:338]   --->   Operation 124 'mul' 'ret_V_6_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_6_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 125 'bitselect' 'tmp_178' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%read2_V_6_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_6_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 126 'partselect' 'read2_V_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 127 [1/2] (3.68ns)   --->   "%ret_V_7_i = mul i95 1614886140, %lhs_V_7_cast_i" [top_incremental.cpp:338]   --->   Operation 127 'mul' 'ret_V_7_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_7_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 128 'bitselect' 'tmp_179' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%read2_V_7_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_7_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 129 'partselect' 'read2_V_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 130 [1/2] (3.68ns)   --->   "%ret_V_8_i = mul i95 1614886140, %lhs_V_8_cast_i" [top_incremental.cpp:338]   --->   Operation 130 'mul' 'ret_V_8_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_8_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 131 'bitselect' 'tmp_180' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%read2_V_8_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_8_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 132 'partselect' 'read2_V_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (3.68ns)   --->   "%ret_V_9_i = mul i95 1614886140, %lhs_V_9_cast_i" [top_incremental.cpp:338]   --->   Operation 133 'mul' 'ret_V_9_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_9_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 134 'bitselect' 'tmp_181' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%read2_V_9_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_9_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 135 'partselect' 'read2_V_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 136 [1/2] (3.68ns)   --->   "%ret_V_10_i = mul i95 1614886140, %lhs_V_10_cast_i" [top_incremental.cpp:338]   --->   Operation 136 'mul' 'ret_V_10_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_10_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 137 'bitselect' 'tmp_182' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%read2_V_10_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_10_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 138 'partselect' 'read2_V_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 139 [1/2] (3.68ns)   --->   "%ret_V_11_i = mul i95 1614886140, %lhs_V_11_cast_i" [top_incremental.cpp:338]   --->   Operation 139 'mul' 'ret_V_11_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_11_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 140 'bitselect' 'tmp_183' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%read2_V_11_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_11_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 141 'partselect' 'read2_V_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 142 [1/2] (3.68ns)   --->   "%ret_V_12_i = mul i95 1614886140, %lhs_V_12_cast_i" [top_incremental.cpp:338]   --->   Operation 142 'mul' 'ret_V_12_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_12_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 143 'bitselect' 'tmp_184' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%read2_V_12_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_12_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 144 'partselect' 'read2_V_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (3.68ns)   --->   "%ret_V_13_i = mul i95 1614886140, %lhs_V_13_cast_i" [top_incremental.cpp:338]   --->   Operation 145 'mul' 'ret_V_13_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_13_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 146 'bitselect' 'tmp_185' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%read2_V_13_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_13_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 147 'partselect' 'read2_V_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 148 [1/2] (3.68ns)   --->   "%ret_V_14_i = mul i95 1614886140, %lhs_V_14_cast_i" [top_incremental.cpp:338]   --->   Operation 148 'mul' 'ret_V_14_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_14_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 149 'bitselect' 'tmp_186' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%read2_V_14_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_14_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 150 'partselect' 'read2_V_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 151 [1/2] (3.68ns)   --->   "%ret_V_15_i = mul i95 1614886140, %lhs_V_15_cast_i" [top_incremental.cpp:338]   --->   Operation 151 'mul' 'ret_V_15_i' <Predicate = (!exitcond_flatten)> <Delay = 3.68> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i95.i32(i95 %ret_V_15_i, i32 65)" [top_incremental.cpp:341]   --->   Operation 152 'bitselect' 'tmp_187' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%read2_V_15_i = call i16 @_ssdm_op_PartSelect.i16.i95.i32.i32(i95 %ret_V_15_i, i32 66, i32 81)" [top_incremental.cpp:344]   --->   Operation 153 'partselect' 'read2_V_15_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 154 [1/1] (0.85ns)   --->   "%read2_V_1_i = add i16 1, %read2_V_i" [top_incremental.cpp:342]   --->   Operation 154 'add' 'read2_V_1_i' <Predicate = (!exitcond_flatten & tmp_172)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.35ns)   --->   "%p_4_i = select i1 %tmp_172, i16 %read2_V_1_i, i16 %read2_V_i" [top_incremental.cpp:341]   --->   Operation 155 'select' 'p_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.85ns)   --->   "%read2_V_1_1_i = add i16 1, %read2_V_i_403" [top_incremental.cpp:342]   --->   Operation 156 'add' 'read2_V_1_1_i' <Predicate = (!exitcond_flatten & tmp_173)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.35ns)   --->   "%p_4_1_i = select i1 %tmp_173, i16 %read2_V_1_1_i, i16 %read2_V_i_403" [top_incremental.cpp:341]   --->   Operation 157 'select' 'p_4_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.85ns)   --->   "%read2_V_1_2_i = add i16 1, %read2_V_2_i" [top_incremental.cpp:342]   --->   Operation 158 'add' 'read2_V_1_2_i' <Predicate = (!exitcond_flatten & tmp_174)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.35ns)   --->   "%p_4_2_i = select i1 %tmp_174, i16 %read2_V_1_2_i, i16 %read2_V_2_i" [top_incremental.cpp:341]   --->   Operation 159 'select' 'p_4_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.10ns)   --->   "%tmp_81_2_i = icmp eq i16 %p_4_2_i, 0" [top_incremental.cpp:346]   --->   Operation 160 'icmp' 'tmp_81_2_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.35ns)   --->   "%p_2_i = select i1 %tmp_81_2_i, i16 1, i16 %p_4_2_i" [top_incremental.cpp:346]   --->   Operation 161 'select' 'p_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.85ns)   --->   "%read2_V_1_3_i = add i16 1, %read2_V_3_i" [top_incremental.cpp:342]   --->   Operation 162 'add' 'read2_V_1_3_i' <Predicate = (!exitcond_flatten & tmp_175)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.35ns)   --->   "%p_4_3_i = select i1 %tmp_175, i16 %read2_V_1_3_i, i16 %read2_V_3_i" [top_incremental.cpp:341]   --->   Operation 163 'select' 'p_4_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (1.10ns)   --->   "%tmp_81_3_i = icmp eq i16 %p_4_3_i, 0" [top_incremental.cpp:346]   --->   Operation 164 'icmp' 'tmp_81_3_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.35ns)   --->   "%p_3_i = select i1 %tmp_81_3_i, i16 1, i16 %p_4_3_i" [top_incremental.cpp:346]   --->   Operation 165 'select' 'p_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.85ns)   --->   "%read2_V_1_4_i = add i16 1, %read2_V_4_i" [top_incremental.cpp:342]   --->   Operation 166 'add' 'read2_V_1_4_i' <Predicate = (!exitcond_flatten & tmp_176)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.35ns)   --->   "%p_4_4_i = select i1 %tmp_176, i16 %read2_V_1_4_i, i16 %read2_V_4_i" [top_incremental.cpp:341]   --->   Operation 167 'select' 'p_4_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.85ns)   --->   "%read2_V_1_5_i = add i16 1, %read2_V_5_i" [top_incremental.cpp:342]   --->   Operation 168 'add' 'read2_V_1_5_i' <Predicate = (!exitcond_flatten & tmp_177)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.35ns)   --->   "%p_4_5_i = select i1 %tmp_177, i16 %read2_V_1_5_i, i16 %read2_V_5_i" [top_incremental.cpp:341]   --->   Operation 169 'select' 'p_4_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.85ns)   --->   "%read2_V_1_6_i = add i16 1, %read2_V_6_i" [top_incremental.cpp:342]   --->   Operation 170 'add' 'read2_V_1_6_i' <Predicate = (!exitcond_flatten & tmp_178)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.35ns)   --->   "%p_4_6_i = select i1 %tmp_178, i16 %read2_V_1_6_i, i16 %read2_V_6_i" [top_incremental.cpp:341]   --->   Operation 171 'select' 'p_4_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (1.10ns)   --->   "%tmp_81_6_i = icmp eq i16 %p_4_6_i, 0" [top_incremental.cpp:346]   --->   Operation 172 'icmp' 'tmp_81_6_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.35ns)   --->   "%p_6_i = select i1 %tmp_81_6_i, i16 1, i16 %p_4_6_i" [top_incremental.cpp:346]   --->   Operation 173 'select' 'p_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.85ns)   --->   "%read2_V_1_7_i = add i16 1, %read2_V_7_i" [top_incremental.cpp:342]   --->   Operation 174 'add' 'read2_V_1_7_i' <Predicate = (!exitcond_flatten & tmp_179)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.35ns)   --->   "%p_4_7_i = select i1 %tmp_179, i16 %read2_V_1_7_i, i16 %read2_V_7_i" [top_incremental.cpp:341]   --->   Operation 175 'select' 'p_4_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (1.10ns)   --->   "%tmp_81_7_i = icmp eq i16 %p_4_7_i, 0" [top_incremental.cpp:346]   --->   Operation 176 'icmp' 'tmp_81_7_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.35ns)   --->   "%p_7_i = select i1 %tmp_81_7_i, i16 1, i16 %p_4_7_i" [top_incremental.cpp:346]   --->   Operation 177 'select' 'p_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.85ns)   --->   "%read2_V_1_8_i = add i16 1, %read2_V_8_i" [top_incremental.cpp:342]   --->   Operation 178 'add' 'read2_V_1_8_i' <Predicate = (!exitcond_flatten & tmp_180)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.35ns)   --->   "%p_4_8_i = select i1 %tmp_180, i16 %read2_V_1_8_i, i16 %read2_V_8_i" [top_incremental.cpp:341]   --->   Operation 179 'select' 'p_4_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (1.10ns)   --->   "%tmp_81_8_i = icmp eq i16 %p_4_8_i, 0" [top_incremental.cpp:346]   --->   Operation 180 'icmp' 'tmp_81_8_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.35ns)   --->   "%p_8_i = select i1 %tmp_81_8_i, i16 1, i16 %p_4_8_i" [top_incremental.cpp:346]   --->   Operation 181 'select' 'p_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.85ns)   --->   "%read2_V_1_9_i = add i16 1, %read2_V_9_i" [top_incremental.cpp:342]   --->   Operation 182 'add' 'read2_V_1_9_i' <Predicate = (!exitcond_flatten & tmp_181)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.35ns)   --->   "%p_4_9_i = select i1 %tmp_181, i16 %read2_V_1_9_i, i16 %read2_V_9_i" [top_incremental.cpp:341]   --->   Operation 183 'select' 'p_4_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (1.10ns)   --->   "%tmp_81_9_i = icmp eq i16 %p_4_9_i, 0" [top_incremental.cpp:346]   --->   Operation 184 'icmp' 'tmp_81_9_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.35ns)   --->   "%p_9_i = select i1 %tmp_81_9_i, i16 1, i16 %p_4_9_i" [top_incremental.cpp:346]   --->   Operation 185 'select' 'p_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.85ns)   --->   "%read2_V_1_i_406 = add i16 1, %read2_V_10_i" [top_incremental.cpp:342]   --->   Operation 186 'add' 'read2_V_1_i_406' <Predicate = (!exitcond_flatten & tmp_182)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.35ns)   --->   "%p_4_i_407 = select i1 %tmp_182, i16 %read2_V_1_i_406, i16 %read2_V_10_i" [top_incremental.cpp:341]   --->   Operation 187 'select' 'p_4_i_407' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (1.10ns)   --->   "%tmp_81_i_408 = icmp eq i16 %p_4_i_407, 0" [top_incremental.cpp:346]   --->   Operation 188 'icmp' 'tmp_81_i_408' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.35ns)   --->   "%p_i_409 = select i1 %tmp_81_i_408, i16 1, i16 %p_4_i_407" [top_incremental.cpp:346]   --->   Operation 189 'select' 'p_i_409' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.85ns)   --->   "%read2_V_1_10_i = add i16 1, %read2_V_11_i" [top_incremental.cpp:342]   --->   Operation 190 'add' 'read2_V_1_10_i' <Predicate = (!exitcond_flatten & tmp_183)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.35ns)   --->   "%p_4_10_i = select i1 %tmp_183, i16 %read2_V_1_10_i, i16 %read2_V_11_i" [top_incremental.cpp:341]   --->   Operation 191 'select' 'p_4_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (1.10ns)   --->   "%tmp_81_10_i = icmp eq i16 %p_4_10_i, 0" [top_incremental.cpp:346]   --->   Operation 192 'icmp' 'tmp_81_10_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.35ns)   --->   "%p_10_i = select i1 %tmp_81_10_i, i16 1, i16 %p_4_10_i" [top_incremental.cpp:346]   --->   Operation 193 'select' 'p_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.85ns)   --->   "%read2_V_1_11_i = add i16 1, %read2_V_12_i" [top_incremental.cpp:342]   --->   Operation 194 'add' 'read2_V_1_11_i' <Predicate = (!exitcond_flatten & tmp_184)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.35ns)   --->   "%p_4_11_i = select i1 %tmp_184, i16 %read2_V_1_11_i, i16 %read2_V_12_i" [top_incremental.cpp:341]   --->   Operation 195 'select' 'p_4_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (1.10ns)   --->   "%tmp_81_11_i = icmp eq i16 %p_4_11_i, 0" [top_incremental.cpp:346]   --->   Operation 196 'icmp' 'tmp_81_11_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.35ns)   --->   "%p_11_i = select i1 %tmp_81_11_i, i16 1, i16 %p_4_11_i" [top_incremental.cpp:346]   --->   Operation 197 'select' 'p_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.85ns)   --->   "%read2_V_1_12_i = add i16 1, %read2_V_13_i" [top_incremental.cpp:342]   --->   Operation 198 'add' 'read2_V_1_12_i' <Predicate = (!exitcond_flatten & tmp_185)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.35ns)   --->   "%p_4_12_i = select i1 %tmp_185, i16 %read2_V_1_12_i, i16 %read2_V_13_i" [top_incremental.cpp:341]   --->   Operation 199 'select' 'p_4_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (1.10ns)   --->   "%tmp_81_12_i = icmp eq i16 %p_4_12_i, 0" [top_incremental.cpp:346]   --->   Operation 200 'icmp' 'tmp_81_12_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.35ns)   --->   "%p_12_i = select i1 %tmp_81_12_i, i16 1, i16 %p_4_12_i" [top_incremental.cpp:346]   --->   Operation 201 'select' 'p_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.85ns)   --->   "%read2_V_1_13_i = add i16 1, %read2_V_14_i" [top_incremental.cpp:342]   --->   Operation 202 'add' 'read2_V_1_13_i' <Predicate = (!exitcond_flatten & tmp_186)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.35ns)   --->   "%p_4_13_i = select i1 %tmp_186, i16 %read2_V_1_13_i, i16 %read2_V_14_i" [top_incremental.cpp:341]   --->   Operation 203 'select' 'p_4_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (1.10ns)   --->   "%tmp_81_13_i = icmp eq i16 %p_4_13_i, 0" [top_incremental.cpp:346]   --->   Operation 204 'icmp' 'tmp_81_13_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.35ns)   --->   "%p_13_i = select i1 %tmp_81_13_i, i16 1, i16 %p_4_13_i" [top_incremental.cpp:346]   --->   Operation 205 'select' 'p_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.85ns)   --->   "%read2_V_1_14_i = add i16 1, %read2_V_15_i" [top_incremental.cpp:342]   --->   Operation 206 'add' 'read2_V_1_14_i' <Predicate = (!exitcond_flatten & tmp_187)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.35ns)   --->   "%p_4_14_i = select i1 %tmp_187, i16 %read2_V_1_14_i, i16 %read2_V_15_i" [top_incremental.cpp:341]   --->   Operation 207 'select' 'p_4_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (1.10ns)   --->   "%tmp_81_14_i = icmp eq i16 %p_4_14_i, 0" [top_incremental.cpp:346]   --->   Operation 208 'icmp' 'tmp_81_14_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.35ns)   --->   "%p_14_i = select i1 %tmp_81_14_i, i16 1, i16 %p_4_14_i" [top_incremental.cpp:346]   --->   Operation 209 'select' 'p_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.94>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%sum_0_V_1_load = load i32* %sum_0_V_1" [top_incremental.cpp:353]   --->   Operation 210 'load' 'sum_0_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%sum_1_V_1_load = load i32* %sum_1_V_1" [top_incremental.cpp:353]   --->   Operation 211 'load' 'sum_1_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%sum_2_V_1_load = load i32* %sum_2_V_1" [top_incremental.cpp:353]   --->   Operation 212 'load' 'sum_2_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sum_3_V_1_load = load i32* %sum_3_V_1" [top_incremental.cpp:353]   --->   Operation 213 'load' 'sum_3_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sum_4_V_1_load = load i32* %sum_4_V_1" [top_incremental.cpp:353]   --->   Operation 214 'load' 'sum_4_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%sum_5_V_1_load = load i32* %sum_5_V_1" [top_incremental.cpp:353]   --->   Operation 215 'load' 'sum_5_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%sum_6_V_1_load = load i32* %sum_6_V_1" [top_incremental.cpp:353]   --->   Operation 216 'load' 'sum_6_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%sum_7_V_1_load = load i32* %sum_7_V_1" [top_incremental.cpp:353]   --->   Operation 217 'load' 'sum_7_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%sum_8_V_1_load = load i32* %sum_8_V_1" [top_incremental.cpp:353]   --->   Operation 218 'load' 'sum_8_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%sum_9_V_1_load = load i32* %sum_9_V_1" [top_incremental.cpp:353]   --->   Operation 219 'load' 'sum_9_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%sum_10_V_1_load = load i32* %sum_10_V_1" [top_incremental.cpp:353]   --->   Operation 220 'load' 'sum_10_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%sum_11_V_1_load = load i32* %sum_11_V_1" [top_incremental.cpp:353]   --->   Operation 221 'load' 'sum_11_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%sum_12_V_1_load = load i32* %sum_12_V_1" [top_incremental.cpp:353]   --->   Operation 222 'load' 'sum_12_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%sum_13_V_1_load = load i32* %sum_13_V_1" [top_incremental.cpp:353]   --->   Operation 223 'load' 'sum_13_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%sum_14_V_1_load = load i32* %sum_14_V_1" [top_incremental.cpp:353]   --->   Operation 224 'load' 'sum_14_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%sum_15_V_1_load = load i32* %sum_15_V_1" [top_incremental.cpp:353]   --->   Operation 225 'load' 'sum_15_V_1_load' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16384, i64 0)"   --->   Operation 226 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [top_incremental.cpp:330]   --->   Operation 227 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (1.10ns)   --->   "%tmp_81_i = icmp eq i16 %p_4_i, 0" [top_incremental.cpp:346]   --->   Operation 228 'icmp' 'tmp_81_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.35ns)   --->   "%p_i = select i1 %tmp_81_i, i16 1, i16 %p_4_i" [top_incremental.cpp:346]   --->   Operation 229 'select' 'p_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%p_5_i = sext i16 %p_i to i32" [top_incremental.cpp:351]   --->   Operation 230 'sext' 'p_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (1.01ns)   --->   "%tmp_86_i = add nsw i32 %p_5_i, %sum_0_V_1_load" [top_incremental.cpp:353]   --->   Operation 231 'add' 'tmp_86_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.44ns)   --->   "%sum_0_V = select i1 %tmp_61_i, i32 %p_5_i, i32 %tmp_86_i" [top_incremental.cpp:350]   --->   Operation 232 'select' 'sum_0_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (1.10ns)   --->   "%tmp_81_1_i = icmp eq i16 %p_4_1_i, 0" [top_incremental.cpp:346]   --->   Operation 233 'icmp' 'tmp_81_1_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.35ns)   --->   "%p_1_i = select i1 %tmp_81_1_i, i16 1, i16 %p_4_1_i" [top_incremental.cpp:346]   --->   Operation 234 'select' 'p_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%p_5_1_i = sext i16 %p_1_i to i32" [top_incremental.cpp:351]   --->   Operation 235 'sext' 'p_5_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (1.01ns)   --->   "%tmp_86_1_i = add nsw i32 %p_5_1_i, %sum_1_V_1_load" [top_incremental.cpp:353]   --->   Operation 236 'add' 'tmp_86_1_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.44ns)   --->   "%sum_1_V = select i1 %tmp_61_i, i32 %p_5_1_i, i32 %tmp_86_1_i" [top_incremental.cpp:350]   --->   Operation 237 'select' 'sum_1_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%p_5_2_i = sext i16 %p_2_i to i32" [top_incremental.cpp:351]   --->   Operation 238 'sext' 'p_5_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (1.01ns)   --->   "%tmp_86_2_i = add nsw i32 %p_5_2_i, %sum_2_V_1_load" [top_incremental.cpp:353]   --->   Operation 239 'add' 'tmp_86_2_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.44ns)   --->   "%sum_2_V = select i1 %tmp_61_i, i32 %p_5_2_i, i32 %tmp_86_2_i" [top_incremental.cpp:350]   --->   Operation 240 'select' 'sum_2_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%p_5_3_i = sext i16 %p_3_i to i32" [top_incremental.cpp:351]   --->   Operation 241 'sext' 'p_5_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (1.01ns)   --->   "%tmp_86_3_i = add nsw i32 %p_5_3_i, %sum_3_V_1_load" [top_incremental.cpp:353]   --->   Operation 242 'add' 'tmp_86_3_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.44ns)   --->   "%sum_3_V = select i1 %tmp_61_i, i32 %p_5_3_i, i32 %tmp_86_3_i" [top_incremental.cpp:350]   --->   Operation 243 'select' 'sum_3_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (1.10ns)   --->   "%tmp_81_4_i = icmp eq i16 %p_4_4_i, 0" [top_incremental.cpp:346]   --->   Operation 244 'icmp' 'tmp_81_4_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.35ns)   --->   "%p_4_i_404 = select i1 %tmp_81_4_i, i16 1, i16 %p_4_4_i" [top_incremental.cpp:346]   --->   Operation 245 'select' 'p_4_i_404' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%p_5_4_i = sext i16 %p_4_i_404 to i32" [top_incremental.cpp:351]   --->   Operation 246 'sext' 'p_5_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (1.01ns)   --->   "%tmp_86_4_i = add nsw i32 %p_5_4_i, %sum_4_V_1_load" [top_incremental.cpp:353]   --->   Operation 247 'add' 'tmp_86_4_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.44ns)   --->   "%sum_4_V = select i1 %tmp_61_i, i32 %p_5_4_i, i32 %tmp_86_4_i" [top_incremental.cpp:350]   --->   Operation 248 'select' 'sum_4_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (1.10ns)   --->   "%tmp_81_5_i = icmp eq i16 %p_4_5_i, 0" [top_incremental.cpp:346]   --->   Operation 249 'icmp' 'tmp_81_5_i' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.35ns)   --->   "%p_5_i_405 = select i1 %tmp_81_5_i, i16 1, i16 %p_4_5_i" [top_incremental.cpp:346]   --->   Operation 250 'select' 'p_5_i_405' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%p_5_5_i = sext i16 %p_5_i_405 to i32" [top_incremental.cpp:351]   --->   Operation 251 'sext' 'p_5_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (1.01ns)   --->   "%tmp_86_5_i = add nsw i32 %p_5_5_i, %sum_5_V_1_load" [top_incremental.cpp:353]   --->   Operation 252 'add' 'tmp_86_5_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (0.44ns)   --->   "%sum_5_V = select i1 %tmp_61_i, i32 %p_5_5_i, i32 %tmp_86_5_i" [top_incremental.cpp:350]   --->   Operation 253 'select' 'sum_5_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%p_5_6_i = sext i16 %p_6_i to i32" [top_incremental.cpp:351]   --->   Operation 254 'sext' 'p_5_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (1.01ns)   --->   "%tmp_86_6_i = add nsw i32 %p_5_6_i, %sum_6_V_1_load" [top_incremental.cpp:353]   --->   Operation 255 'add' 'tmp_86_6_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.44ns)   --->   "%sum_6_V = select i1 %tmp_61_i, i32 %p_5_6_i, i32 %tmp_86_6_i" [top_incremental.cpp:350]   --->   Operation 256 'select' 'sum_6_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%p_5_7_i = sext i16 %p_7_i to i32" [top_incremental.cpp:351]   --->   Operation 257 'sext' 'p_5_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (1.01ns)   --->   "%tmp_86_7_i = add nsw i32 %p_5_7_i, %sum_7_V_1_load" [top_incremental.cpp:353]   --->   Operation 258 'add' 'tmp_86_7_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.44ns)   --->   "%sum_7_V = select i1 %tmp_61_i, i32 %p_5_7_i, i32 %tmp_86_7_i" [top_incremental.cpp:350]   --->   Operation 259 'select' 'sum_7_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%p_5_8_i = sext i16 %p_8_i to i32" [top_incremental.cpp:351]   --->   Operation 260 'sext' 'p_5_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (1.01ns)   --->   "%tmp_86_8_i = add nsw i32 %p_5_8_i, %sum_8_V_1_load" [top_incremental.cpp:353]   --->   Operation 261 'add' 'tmp_86_8_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.44ns)   --->   "%sum_8_V = select i1 %tmp_61_i, i32 %p_5_8_i, i32 %tmp_86_8_i" [top_incremental.cpp:350]   --->   Operation 262 'select' 'sum_8_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%p_5_9_i = sext i16 %p_9_i to i32" [top_incremental.cpp:351]   --->   Operation 263 'sext' 'p_5_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (1.01ns)   --->   "%tmp_86_9_i = add nsw i32 %p_5_9_i, %sum_9_V_1_load" [top_incremental.cpp:353]   --->   Operation 264 'add' 'tmp_86_9_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.44ns)   --->   "%sum_9_V = select i1 %tmp_61_i, i32 %p_5_9_i, i32 %tmp_86_9_i" [top_incremental.cpp:350]   --->   Operation 265 'select' 'sum_9_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%p_5_i_410 = sext i16 %p_i_409 to i32" [top_incremental.cpp:351]   --->   Operation 266 'sext' 'p_5_i_410' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (1.01ns)   --->   "%tmp_86_i_411 = add nsw i32 %p_5_i_410, %sum_10_V_1_load" [top_incremental.cpp:353]   --->   Operation 267 'add' 'tmp_86_i_411' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.44ns)   --->   "%sum_10_V = select i1 %tmp_61_i, i32 %p_5_i_410, i32 %tmp_86_i_411" [top_incremental.cpp:350]   --->   Operation 268 'select' 'sum_10_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%p_5_10_i = sext i16 %p_10_i to i32" [top_incremental.cpp:351]   --->   Operation 269 'sext' 'p_5_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (1.01ns)   --->   "%tmp_86_10_i = add nsw i32 %p_5_10_i, %sum_11_V_1_load" [top_incremental.cpp:353]   --->   Operation 270 'add' 'tmp_86_10_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.44ns)   --->   "%sum_11_V = select i1 %tmp_61_i, i32 %p_5_10_i, i32 %tmp_86_10_i" [top_incremental.cpp:350]   --->   Operation 271 'select' 'sum_11_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%p_5_11_i = sext i16 %p_11_i to i32" [top_incremental.cpp:351]   --->   Operation 272 'sext' 'p_5_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (1.01ns)   --->   "%tmp_86_11_i = add nsw i32 %p_5_11_i, %sum_12_V_1_load" [top_incremental.cpp:353]   --->   Operation 273 'add' 'tmp_86_11_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.44ns)   --->   "%sum_12_V = select i1 %tmp_61_i, i32 %p_5_11_i, i32 %tmp_86_11_i" [top_incremental.cpp:350]   --->   Operation 274 'select' 'sum_12_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%p_5_12_i = sext i16 %p_12_i to i32" [top_incremental.cpp:351]   --->   Operation 275 'sext' 'p_5_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (1.01ns)   --->   "%tmp_86_12_i = add nsw i32 %p_5_12_i, %sum_13_V_1_load" [top_incremental.cpp:353]   --->   Operation 276 'add' 'tmp_86_12_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.44ns)   --->   "%sum_13_V = select i1 %tmp_61_i, i32 %p_5_12_i, i32 %tmp_86_12_i" [top_incremental.cpp:350]   --->   Operation 277 'select' 'sum_13_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%p_5_13_i = sext i16 %p_13_i to i32" [top_incremental.cpp:351]   --->   Operation 278 'sext' 'p_5_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (1.01ns)   --->   "%tmp_86_13_i = add nsw i32 %p_5_13_i, %sum_14_V_1_load" [top_incremental.cpp:353]   --->   Operation 279 'add' 'tmp_86_13_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.44ns)   --->   "%sum_14_V = select i1 %tmp_61_i, i32 %p_5_13_i, i32 %tmp_86_13_i" [top_incremental.cpp:350]   --->   Operation 280 'select' 'sum_14_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%p_5_14_i = sext i16 %p_14_i to i32" [top_incremental.cpp:351]   --->   Operation 281 'sext' 'p_5_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (1.01ns)   --->   "%tmp_86_14_i = add nsw i32 %p_5_14_i, %sum_15_V_1_load" [top_incremental.cpp:353]   --->   Operation 282 'add' 'tmp_86_14_i' <Predicate = (!exitcond_flatten & !tmp_61_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.44ns)   --->   "%sum_15_V = select i1 %tmp_61_i, i32 %p_5_14_i, i32 %tmp_86_14_i" [top_incremental.cpp:350]   --->   Operation 283 'select' 'sum_15_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_V_28 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %p_14_i, i16 %p_13_i, i16 %p_12_i, i16 %p_11_i, i16 %p_10_i, i16 %p_i_409, i16 %p_9_i, i16 %p_8_i, i16 %p_7_i, i16 %p_6_i, i16 %p_5_i_405, i16 %p_4_i_404, i16 %p_3_i, i16 %p_2_i, i16 %p_1_i, i16 %p_i) nounwind" [top_incremental.cpp:355]   --->   Operation 284 'bitconcatenate' 'tmp_V_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @in_proc_2_V_V, i256 %tmp_V_28) nounwind" [top_incremental.cpp:358]   --->   Operation 285 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "store i32 %sum_15_V, i32* %sum_15_V_1" [top_incremental.cpp:350]   --->   Operation 286 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "store i32 %sum_14_V, i32* %sum_14_V_1" [top_incremental.cpp:350]   --->   Operation 287 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "store i32 %sum_13_V, i32* %sum_13_V_1" [top_incremental.cpp:350]   --->   Operation 288 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "store i32 %sum_12_V, i32* %sum_12_V_1" [top_incremental.cpp:350]   --->   Operation 289 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "store i32 %sum_11_V, i32* %sum_11_V_1" [top_incremental.cpp:350]   --->   Operation 290 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "store i32 %sum_10_V, i32* %sum_10_V_1" [top_incremental.cpp:350]   --->   Operation 291 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "store i32 %sum_9_V, i32* %sum_9_V_1" [top_incremental.cpp:350]   --->   Operation 292 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "store i32 %sum_8_V, i32* %sum_8_V_1" [top_incremental.cpp:350]   --->   Operation 293 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "store i32 %sum_7_V, i32* %sum_7_V_1" [top_incremental.cpp:350]   --->   Operation 294 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "store i32 %sum_6_V, i32* %sum_6_V_1" [top_incremental.cpp:350]   --->   Operation 295 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "store i32 %sum_5_V, i32* %sum_5_V_1" [top_incremental.cpp:350]   --->   Operation 296 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "store i32 %sum_4_V, i32* %sum_4_V_1" [top_incremental.cpp:350]   --->   Operation 297 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "store i32 %sum_3_V, i32* %sum_3_V_1" [top_incremental.cpp:350]   --->   Operation 298 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "store i32 %sum_2_V, i32* %sum_2_V_1" [top_incremental.cpp:350]   --->   Operation 299 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "store i32 %sum_1_V, i32* %sum_1_V_1" [top_incremental.cpp:350]   --->   Operation 300 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "store i32 %sum_0_V, i32* %sum_0_V_1" [top_incremental.cpp:350]   --->   Operation 301 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %sum_0_V, %sum_1_V" [top_incremental.cpp:364]   --->   Operation 302 'add' 'tmp2' <Predicate = (tmp_62_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 303 [1/1] (1.01ns)   --->   "%tmp3 = add i32 %sum_2_V, %sum_3_V" [top_incremental.cpp:364]   --->   Operation 303 'add' 'tmp3' <Predicate = (tmp_62_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp3, %tmp2" [top_incremental.cpp:364]   --->   Operation 304 'add' 'tmp1' <Predicate = (tmp_62_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %sum_4_V, %sum_5_V" [top_incremental.cpp:364]   --->   Operation 305 'add' 'tmp5' <Predicate = (tmp_62_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 306 [1/1] (1.01ns)   --->   "%tmp6 = add i32 %sum_6_V, %sum_7_V" [top_incremental.cpp:364]   --->   Operation 306 'add' 'tmp6' <Predicate = (tmp_62_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [top_incremental.cpp:364]   --->   Operation 307 'add' 'tmp4' <Predicate = (tmp_62_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [1/1] (1.01ns)   --->   "%tmp9 = add i32 %sum_8_V, %sum_9_V" [top_incremental.cpp:364]   --->   Operation 308 'add' 'tmp9' <Predicate = (tmp_62_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (1.01ns)   --->   "%tmp10 = add i32 %sum_10_V, %sum_11_V" [top_incremental.cpp:364]   --->   Operation 309 'add' 'tmp10' <Predicate = (tmp_62_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp10, %tmp9" [top_incremental.cpp:364]   --->   Operation 310 'add' 'tmp8' <Predicate = (tmp_62_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 %sum_12_V, %sum_13_V" [top_incremental.cpp:364]   --->   Operation 311 'add' 'tmp12' <Predicate = (tmp_62_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [1/1] (1.01ns)   --->   "%tmp13 = add i32 %sum_14_V, %sum_15_V" [top_incremental.cpp:364]   --->   Operation 312 'add' 'tmp13' <Predicate = (tmp_62_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp11 = add i32 %tmp13, %tmp12" [top_incremental.cpp:364]   --->   Operation 313 'add' 'tmp11' <Predicate = (tmp_62_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 314 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %tmp11, %tmp8" [top_incremental.cpp:364]   --->   Operation 314 'add' 'tmp7' <Predicate = (tmp_62_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp4, %tmp1" [top_incremental.cpp:364]   --->   Operation 315 'add' 'tmp' <Predicate = (tmp_62_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 316 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_V_29 = add nsw i32 %tmp7, %tmp" [top_incremental.cpp:364]   --->   Operation 316 'add' 'tmp_V_29' <Predicate = (tmp_62_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 317 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @sum_V_V, i32 %tmp_V_29) nounwind" [top_incremental.cpp:366]   --->   Operation 317 'write' <Predicate = (tmp_62_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [top_incremental.cpp:367]   --->   Operation 318 'br' <Predicate = (tmp_62_i)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 319 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_quant_iter_c_V_V' (top_incremental.cpp:317) [31]  (1.84 ns)
	fifo write on port 'in_proc_2_iter_c_V_V' (top_incremental.cpp:320) [34]  (1.84 ns)

 <State 2>: 3.42ns
The critical path consists of the following:
	'mul' operation ('bound', top_incremental.cpp:317) [38]  (3.42 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'phi' operation ('l') with incoming values : ('l', top_incremental.cpp:328) [42]  (0 ns)
	'icmp' operation ('exitcond_i2', top_incremental.cpp:328) [64]  (0.991 ns)
	'select' operation ('l_i_mid2', top_incremental.cpp:328) [65]  (0.449 ns)
	'add' operation ('l', top_incremental.cpp:328) [302]  (1.02 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read on port 'in_quant_V_V' (top_incremental.cpp:332) [68]  (1.84 ns)

 <State 5>: 3.68ns
The critical path consists of the following:
	'mul' operation ('ret_V_i', top_incremental.cpp:338) [72]  (3.68 ns)

 <State 6>: 3.68ns
The critical path consists of the following:
	'mul' operation ('ret_V_i', top_incremental.cpp:338) [72]  (3.68 ns)

 <State 7>: 2.67ns
The critical path consists of the following:
	'add' operation ('read2_V_1_2_i', top_incremental.cpp:342) [99]  (0.853 ns)
	'select' operation ('p_4_2_i', top_incremental.cpp:341) [100]  (0.357 ns)
	'icmp' operation ('tmp_81_2_i', top_incremental.cpp:346) [101]  (1.1 ns)
	'select' operation ('p_2_i', top_incremental.cpp:346) [102]  (0.357 ns)

 <State 8>: 3.94ns
The critical path consists of the following:
	'load' operation ('sum_14_V_1_load', top_incremental.cpp:353) on local variable 'sum[14].V' [61]  (0 ns)
	'add' operation ('tmp_86_13_i', top_incremental.cpp:353) [248]  (1.02 ns)
	'select' operation ('sum[14].V', top_incremental.cpp:350) [249]  (0.449 ns)
	'add' operation ('tmp13', top_incremental.cpp:364) [294]  (1.02 ns)
	'add' operation ('tmp11', top_incremental.cpp:364) [295]  (0.731 ns)
	'add' operation ('tmp7', top_incremental.cpp:364) [296]  (0.731 ns)

 <State 9>: 2.57ns
The critical path consists of the following:
	'add' operation ('tmp', top_incremental.cpp:364) [289]  (0 ns)
	'add' operation ('tmp.V', top_incremental.cpp:364) [297]  (0.731 ns)
	fifo write on port 'sum_V_V' (top_incremental.cpp:366) [298]  (1.84 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
