Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 12 22:20:30 2024
| Host         : LAPTOP-GEPADMVF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         6           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       3           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.786        0.000                      0                  111        0.231        0.000                      0                  111        2.633        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        3.786        0.000                      0                   58        0.250        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   5.626        0.000                      0                   53        0.231        0.000                      0                   53        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        3.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.450ns (27.838%)  route 3.759ns (72.162%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.357ns = ( 5.902 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.326    -0.302    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.332     0.030 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.458     0.488    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.124     0.612 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1/O
                         net (fo=2, routed)           0.779     1.391    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.592     5.902    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.500     5.402    
                         clock uncertainty           -0.116     5.286    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.108     5.178    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.178    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.698ns (31.787%)  route 3.644ns (68.213%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.355ns = ( 5.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.326    -0.302    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.332     0.030 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.428     0.458    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.582 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_3/O
                         net (fo=1, routed)           0.151     0.733    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_3_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.857 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_2/O
                         net (fo=1, routed)           0.543     1.400    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_2_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     1.524 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.524    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.594     5.904    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/C
                         clock pessimism             -0.484     5.420    
                         clock uncertainty           -0.116     5.304    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.029     5.333    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.444ns (29.079%)  route 3.522ns (70.921%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 5.903 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.326    -0.302    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.332     0.030 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.560     0.590    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.118     0.708 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1/O
                         net (fo=2, routed)           0.440     1.148    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.593     5.903    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y81          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.500     5.403    
                         clock uncertainty           -0.116     5.287    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)       -0.273     5.014    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          5.014    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.450ns (28.363%)  route 3.662ns (71.637%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.357ns = ( 5.902 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.326    -0.302    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.332     0.030 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.560     0.590    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     0.714 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1/O
                         net (fo=2, routed)           0.581     1.295    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[6]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.592     5.902    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.500     5.402    
                         clock uncertainty           -0.116     5.286    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.103     5.183    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          5.183    
                         arrival time                          -1.295    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.444ns (29.329%)  route 3.480ns (70.671%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.355ns = ( 5.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.326    -0.302    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.332     0.030 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.560     0.590    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.118     0.708 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1/O
                         net (fo=2, routed)           0.398     1.106    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[7]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.594     5.904    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.484     5.420    
                         clock uncertainty           -0.116     5.304    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)       -0.283     5.021    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.450ns (28.929%)  route 3.562ns (71.071%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.357ns = ( 5.902 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.326    -0.302    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.332     0.030 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.463     0.493    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     0.617 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1/O
                         net (fo=2, routed)           0.578     1.195    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.592     5.902    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                         clock pessimism             -0.500     5.402    
                         clock uncertainty           -0.116     5.286    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.101     5.185    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 1.318ns (27.725%)  route 3.436ns (72.275%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.355ns = ( 5.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.613    -0.015    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I0_O)        0.324     0.309 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.627     0.936    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.594     5.904    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]/C
                         clock pessimism             -0.484     5.420    
                         clock uncertainty           -0.116     5.304    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)       -0.232     5.072    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.072    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.318ns (29.131%)  route 3.206ns (70.869%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.355ns = ( 5.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.613    -0.015    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I0_O)        0.324     0.309 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1/O
                         net (fo=2, routed)           0.398     0.707    Inst_VGA_Manager/Inst_VGA_Sync/v_count[4]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.594     5.904    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]/C
                         clock pessimism             -0.484     5.420    
                         clock uncertainty           -0.116     5.304    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)       -0.249     5.055    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[4]
  -------------------------------------------------------------------
                         required time                          5.055    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.326ns (28.573%)  route 3.315ns (71.427%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.355ns = ( 5.904 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.566    -0.062    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I0_O)        0.332     0.270 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[1]_i_1/O
                         net (fo=2, routed)           0.553     0.823    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[1]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.594     5.904    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                         clock pessimism             -0.484     5.420    
                         clock uncertainty           -0.116     5.304    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.058     5.246    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.326ns (29.261%)  route 3.206ns (70.739%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.357ns = ( 5.902 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.817ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.711    -3.817    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419    -3.398 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.957    -2.442    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.299    -2.143 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2/O
                         net (fo=4, routed)           0.424    -1.719    Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_2_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.124    -1.595 f  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_2/O
                         net (fo=14, routed)          0.815    -0.780    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.152    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5/O
                         net (fo=8, routed)           0.357    -0.271    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[10]_i_5_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.332     0.061 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[5]_i_1/O
                         net (fo=2, routed)           0.653     0.714    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[5]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.592     5.902    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/C
                         clock pessimism             -0.500     5.402    
                         clock uncertainty           -0.116     5.286    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)       -0.105     5.181    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.181    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.528%)  route 0.174ns (45.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.595    -0.767    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y79          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.603 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.174    -0.429    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[9]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.045    -0.384 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X2Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.865    -0.725    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.029    -0.754    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120    -0.634    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.164%)  route 0.200ns (51.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.593    -0.769    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/Q
                         net (fo=12, routed)          0.200    -0.428    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[8]
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.045    -0.383 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X1Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.864    -0.726    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.006    -0.732    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091    -0.641    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.371%)  route 0.176ns (48.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/Q
                         net (fo=4, routed)           0.176    -0.449    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[8]
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.404 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.404    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[8]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867    -0.723    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092    -0.674    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.371%)  route 0.176ns (48.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/Q
                         net (fo=4, routed)           0.176    -0.449    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[8]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.404 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.404    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[9]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867    -0.723    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092    -0.674    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.595    -0.767    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y79          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.603 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.187    -0.416    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[9]
    SLICE_X2Y79          LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[9]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.866    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y79          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120    -0.647    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.590%)  route 0.160ns (41.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.594    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.640 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.160    -0.479    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[5]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.099    -0.380 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    Inst_VGA_Manager/Inst_VGA_Sync/i_/h_count[7]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.865    -0.725    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y78          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.091    -0.677    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.330%)  route 0.243ns (56.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.593    -0.769    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[6]/Q
                         net (fo=13, routed)          0.243    -0.385    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[6]
    SLICE_X3Y77          LUT6 (Prop_lut6_I3_O)        0.045    -0.340 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X3Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.864    -0.726    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/C
                         clock pessimism             -0.006    -0.732    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.640    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.062%)  route 0.236ns (55.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/Q
                         net (fo=10, routed)          0.236    -0.389    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[1]
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.344    Inst_VGA_Manager/Inst_VGA_Sync/i_/en_inv_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867    -0.723    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/C
                         clock pessimism             -0.030    -0.753    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.662    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/Q
                         net (fo=4, routed)           0.230    -0.395    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.350    Inst_VGA_Manager/Inst_VGA_Sync/i_/v_count[0]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867    -0.723    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.674    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.358%)  route 0.190ns (43.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.594    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.148    -0.620 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/Q
                         net (fo=12, routed)          0.190    -0.429    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg_n_0_[4]
    SLICE_X3Y77          LUT5 (Prop_lut5_I3_O)        0.098    -0.331 r  Inst_VGA_Manager/Inst_VGA_Sync/i_/col[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]
    SLICE_X3Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.864    -0.726    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
                         clock pessimism             -0.029    -0.755    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.664    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y78     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y78     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y78     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y78     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y78     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y77     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y76     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/clk_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.952ns (21.981%)  route 3.379ns (78.019%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.451     9.530    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.124     9.654 r  Inst_Clock_Converter/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     9.654    Inst_Clock_Converter/clk_temp_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.588    15.011    Inst_Clock_Converter/clk_CV
    SLICE_X1Y74          FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.029    15.279    Inst_Clock_Converter/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.979%)  route 2.939ns (78.021%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.011     9.090    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.600    15.023    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429    14.858    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.979%)  route 2.939ns (78.021%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.011     9.090    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.600    15.023    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429    14.858    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.979%)  route 2.939ns (78.021%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.011     9.090    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.600    15.023    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X1Y64          FDRE (Setup_fdre_C_R)       -0.429    14.858    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.880%)  route 2.791ns (77.120%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.863     8.942    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.600    15.023    Inst_Clock_Converter/clk_CV
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.880%)  route 2.791ns (77.120%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.863     8.942    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.600    15.023    Inst_Clock_Converter/clk_CV
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.880%)  route 2.791ns (77.120%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.863     8.942    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.600    15.023    Inst_Clock_Converter/clk_CV
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_Clock_Converter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.828ns (22.880%)  route 2.791ns (77.120%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.863     8.942    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.600    15.023    Inst_Clock_Converter/clk_CV
    SLICE_X1Y63          FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.429    14.833    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.828ns (23.827%)  route 2.647ns (76.173%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.719     8.798    Inst_Clock_Converter/clk_temp_0
    SLICE_X0Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.601    15.024    Inst_Clock_Converter/clk_CV
    SLICE_X0Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_Clock_Converter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.828ns (23.857%)  route 2.643ns (76.143%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.720     5.323    Inst_Clock_Converter/clk_CV
    SLICE_X1Y64          FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           1.120     6.898    Inst_Clock_Converter/counter[18]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.124     7.022 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.650     7.672    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.159     7.955    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.079 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.715     8.793    Inst_Clock_Converter/clk_temp_0
    SLICE_X1Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.601    15.024    Inst_Clock_Converter/clk_CV
    SLICE_X1Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y62          FDRE (Setup_fdre_C_R)       -0.429    14.834    Inst_Clock_Converter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.206%)  route 0.165ns (43.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.566     1.485    Inst_ScaledString/scaling[3].Inst_Scaler/clk_CV
    SLICE_X14Y79         FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.165     1.815    Inst_ScaledString/scaling[3].Inst_Scaler/en_reg_n_0
    SLICE_X14Y80         LUT2 (Prop_lut2_I0_O)        0.048     1.863 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled[60][25]_i_1/O
                         net (fo=1, routed)           0.000     1.863    Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][25]_3
    SLICE_X14Y80         FDRE                                         r  Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.836     2.001    Inst_ScaledString/scaling[2].Inst_Scaler/clk_CV
    SLICE_X14Y80         FDRE                                         r  Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][25]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.131     1.631    Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][25]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.855%)  route 0.165ns (44.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.566     1.485    Inst_ScaledString/scaling[3].Inst_Scaler/clk_CV
    SLICE_X14Y79         FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.165     1.815    Inst_ScaledString/scaling[3].Inst_Scaler/en_reg_n_0
    SLICE_X14Y80         LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled[0][59]_i_1/O
                         net (fo=1, routed)           0.000     1.860    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]_4
    SLICE_X14Y80         FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.836     2.001    Inst_ScaledString/scaling[0].Inst_Scaler/clk_CV
    SLICE_X14Y80         FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.120     1.620    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][59]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.213ns (57.379%)  route 0.158ns (42.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.566     1.485    Inst_ScaledString/scaling[3].Inst_Scaler/clk_CV
    SLICE_X14Y79         FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.158     1.808    Inst_ScaledString/scaling[3].Inst_Scaler/en_reg_n_0
    SLICE_X13Y79         LUT2 (Prop_lut2_I0_O)        0.049     1.857 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled[15][25]_i_1/O
                         net (fo=1, routed)           0.000     1.857    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]_2
    SLICE_X13Y79         FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.835     2.000    Inst_ScaledString/scaling[7].Inst_Scaler/clk_CV
    SLICE_X13Y79         FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.107     1.606    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][25]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.592     1.511    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=3, routed)           0.156     1.809    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.862     2.027    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092     1.603    Inst_MainFSM/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.915%)  route 0.158ns (43.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.566     1.485    Inst_ScaledString/scaling[3].Inst_Scaler/clk_CV
    SLICE_X14Y79         FDRE                                         r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Inst_ScaledString/scaling[3].Inst_Scaler/en_reg/Q
                         net (fo=9, routed)           0.158     1.808    Inst_ScaledString/scaling[3].Inst_Scaler/en_reg_n_0
    SLICE_X13Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  Inst_ScaledString/scaling[3].Inst_Scaler/char_scaled[60][5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]_3
    SLICE_X13Y79         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.835     2.000    Inst_ScaledString/scaling[6].Inst_Scaler/clk_CV
    SLICE_X13Y79         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.092     1.591    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.601     1.520    Inst_Clock_Converter/clk_CV
    SLICE_X0Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Inst_Clock_Converter/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.846    Inst_Clock_Converter/counter[0]
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.042     1.888 r  Inst_Clock_Converter/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Inst_Clock_Converter/p_1_in[0]
    SLICE_X0Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.873     2.038    Inst_Clock_Converter/clk_CV
    SLICE_X0Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    Inst_Clock_Converter/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.601     1.520    Inst_Clock_Converter/clk_CV
    SLICE_X1Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_Clock_Converter/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.781    Inst_Clock_Converter/counter[12]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  Inst_Clock_Converter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.889    Inst_Clock_Converter/p_1_in[12]
    SLICE_X1Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.873     2.038    Inst_Clock_Converter/clk_CV
    SLICE_X1Y62          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/clk_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.591     1.510    Inst_Clock_Converter/clk_CV
    SLICE_X1Y74          FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Inst_Clock_Converter/clk_temp_reg/Q
                         net (fo=7, routed)           0.168     1.820    Inst_Clock_Converter/clk_temp
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.865 r  Inst_Clock_Converter/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     1.865    Inst_Clock_Converter/clk_temp_i_1_n_0
    SLICE_X1Y74          FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.861     2.026    Inst_Clock_Converter/clk_CV
    SLICE_X1Y74          FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.091     1.601    Inst_Clock_Converter/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.592     1.511    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=3, routed)           0.170     1.823    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.862     2.027    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092     1.603    Inst_MainFSM/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.602     1.521    Inst_Clock_Converter/clk_CV
    SLICE_X1Y61          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Inst_Clock_Converter/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.783    Inst_Clock_Converter/counter[8]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  Inst_Clock_Converter/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.891    Inst_Clock_Converter/p_1_in[8]
    SLICE_X1Y61          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.875     2.040    Inst_Clock_Converter/clk_CV
    SLICE_X1Y61          FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    Inst_Clock_Converter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y74     Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 4.301ns (36.154%)  route 7.596ns (63.846%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          7.596     8.359    Blue_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.897 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.897    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.753ns  (logic 4.298ns (36.571%)  route 7.455ns (63.429%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          7.455     8.218    Blue_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.753 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.753    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.614ns  (logic 4.310ns (37.111%)  route 7.304ns (62.889%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          7.304     8.067    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.614 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.614    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.462ns  (logic 4.309ns (37.596%)  route 7.153ns (62.404%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          7.153     7.916    Blue_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.462 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.462    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 4.309ns (38.099%)  route 7.002ns (61.901%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          7.002     7.765    Blue_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.311 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.311    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.159ns  (logic 4.308ns (38.604%)  route 6.851ns (61.396%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          6.851     7.614    Blue_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    11.159 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.159    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.015ns  (logic 4.315ns (39.171%)  route 6.700ns (60.829%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          6.700     7.463    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    11.015 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.015    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 4.314ns (39.714%)  route 6.549ns (60.286%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          6.549     7.312    Blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    10.863 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.863    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.542ns  (logic 4.286ns (40.660%)  route 6.256ns (59.340%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          6.256     7.019    Blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    10.542 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.542    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.311ns (41.392%)  route 6.104ns (58.608%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          LDCE                         0.000     0.000 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/G
    SLICE_X7Y76          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/Q
                         net (fo=12, routed)          6.104     6.867    Blue_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    10.416 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.416    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
    SLICE_X2Y76          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482     0.482 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/Q
                         net (fo=1, routed)           0.000     0.482    Inst_Buttons_Sync/sreg_reg[1][2]_srl2_n_0
    SLICE_X2Y76          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
    SLICE_X2Y76          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     0.484 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/Q
                         net (fo=1, routed)           0.000     0.484    Inst_Buttons_Sync/sreg_reg[1][1]_srl2_n_0
    SLICE_X2Y76          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][0]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2/CLK
    SLICE_X2Y76          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.490 r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2/Q
                         net (fo=1, routed)           0.000     0.490    Inst_Buttons_Sync/sreg_reg[1][0]_srl2_n_0
    SLICE_X2Y76          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_left
                            (input port)
  Destination:            Inst_Buttons_Sync/sreg_reg[1][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.301ns (39.444%)  route 0.462ns (60.556%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button_left (IN)
                         net (fo=0)                   0.000     0.000    button_left
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  button_left_IBUF_inst/O
                         net (fo=3, routed)           0.350     0.605    Inst_Buttons_Sync/button_left_IBUF
    SLICE_X2Y76          LUT4 (Prop_lut4_I0_O)        0.045     0.650 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2_i_1/O
                         net (fo=1, routed)           0.112     0.762    Inst_Buttons_Sync/sreg[0]_0[1]
    SLICE_X2Y76          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_down
                            (input port)
  Destination:            Inst_Buttons_Sync/sreg_reg[1][0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.299ns (34.095%)  route 0.578ns (65.905%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  button_down (IN)
                         net (fo=0)                   0.000     0.000    button_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  button_down_IBUF_inst/O
                         net (fo=3, routed)           0.421     0.669    Inst_Buttons_Sync/button_down_IBUF
    SLICE_X1Y76          LUT5 (Prop_lut5_I2_O)        0.051     0.720 r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2_i_1/O
                         net (fo=1, routed)           0.157     0.876    Inst_Buttons_Sync/sreg[0]_0[0]
    SLICE_X2Y76          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_down
                            (input port)
  Destination:            Inst_Buttons_Sync/sreg_reg[1][2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.891ns  (logic 0.293ns (32.878%)  route 0.598ns (67.122%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  button_down (IN)
                         net (fo=0)                   0.000     0.000    button_down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  button_down_IBUF_inst/O
                         net (fo=3, routed)           0.421     0.669    Inst_Buttons_Sync/button_down_IBUF
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.045     0.714 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2_i_1/O
                         net (fo=1, routed)           0.177     0.891    Inst_Buttons_Sync/sreg_reg[1][2]_srl2_i_1_n_0
    SLICE_X2Y76          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.460ns (71.073%)  route 0.594ns (28.927%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.170     0.334    Inst_Buttons_Sync/sig_buttons[1]
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.045     0.379 r  Inst_Buttons_Sync/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     0.803    LEDs_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.055 r  LEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.055    LEDs[3]
    N14                                                               r  LEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.532ns (71.458%)  route 0.612ns (28.542%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.170     0.334    Inst_Buttons_Sync/sig_buttons[1]
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.049     0.383 r  Inst_Buttons_Sync/LEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.443     0.825    LEDs_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.319     2.144 r  LEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.144    LEDs[4]
    R18                                                               r  LEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.430ns (61.257%)  route 0.905ns (38.743%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=8, routed)           0.116     0.280    Inst_Buttons_Sync/sig_buttons[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.045     0.325 r  Inst_Buttons_Sync/LEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.788     1.114    LEDs_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.335 r  LEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.335    LEDs[0]
    H17                                                               r  LEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.510ns (62.637%)  route 0.901ns (37.363%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.169     0.333    Inst_Buttons_Sync/sig_buttons[1]
    SLICE_X1Y76          LUT3 (Prop_lut3_I0_O)        0.048     0.381 r  Inst_Buttons_Sync/LEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.732     1.113    LEDs_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.411 r  LEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.411    LEDs[1]
    K15                                                               r  LEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.741ns  (logic 11.502ns (32.181%)  route 24.239ns (67.819%))
  Logic Levels:           41  (CARRY4=22 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.708    -3.820    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.419    -3.401 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=3, routed)           1.222    -2.180    Inst_VGA_Manager/Inst_VGA_Sync/col_i[2]
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.296    -1.884 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_299/O
                         net (fo=1, routed)           0.000    -1.884    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_299_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -1.351 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    -1.351    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_135_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -1.234 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.009    -1.225    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_63_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    -0.996 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_23/CO[2]
                         net (fo=417, routed)         2.279     1.283    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_23_n_1
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.711     1.994 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_799/CO[3]
                         net (fo=1, routed)           0.000     1.994    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_799_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.108 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_723/CO[3]
                         net (fo=1, routed)           0.000     2.108    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_723_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.442 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_605/O[1]
                         net (fo=23, routed)          2.069     4.511    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_Draw/START[0][0]4[18]
    SLICE_X10Y67         LUT4 (Prop_lut4_I0_O)        0.329     4.840 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_648/O
                         net (fo=4, routed)           0.943     5.782    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_648_n_0
    SLICE_X11Y67         LUT5 (Prop_lut5_I0_O)        0.355     6.137 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1010/O
                         net (fo=1, routed)           0.000     6.137    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1010_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_873/CO[3]
                         net (fo=1, routed)           0.000     6.669    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_873_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.908 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_776/O[2]
                         net (fo=3, routed)           0.940     7.848    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_776_n_5
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.302     8.150 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_774/O
                         net (fo=2, routed)           1.241     9.392    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_774_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.516 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_777/O
                         net (fo=1, routed)           0.000     9.516    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_777_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.892 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_634/CO[3]
                         net (fo=1, routed)           0.000     9.892    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_634_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.111 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_525/O[0]
                         net (fo=2, routed)           0.575    10.685    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_525_n_7
    SLICE_X9Y67          LUT3 (Prop_lut3_I0_O)        0.324    11.009 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_514/O
                         net (fo=2, routed)           1.280    12.289    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_514_n_0
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.327    12.616 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_518/O
                         net (fo=1, routed)           0.000    12.616    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_518_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.017 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    13.017    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_309_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.131 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    13.131    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_140_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.354 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_143/O[0]
                         net (fo=13, routed)          1.073    14.427    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_143_n_7
    SLICE_X4Y68          LUT2 (Prop_lut2_I0_O)        0.299    14.726 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1026/O
                         net (fo=1, routed)           0.000    14.726    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1026_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.276 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_961/CO[3]
                         net (fo=1, routed)           0.000    15.276    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_961_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.498 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_821/O[0]
                         net (fo=3, routed)           0.771    16.269    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_821_n_7
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.299    16.568 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_955/O
                         net (fo=1, routed)           0.490    17.058    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_955_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.565 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_812/CO[3]
                         net (fo=1, routed)           0.000    17.565    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_812_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.679 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000    17.679    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_714_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.793 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_596/CO[3]
                         net (fo=1, routed)           0.000    17.793    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_596_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.907 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_492/CO[3]
                         net (fo=1, routed)           0.000    17.907    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_492_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.021 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_301/CO[3]
                         net (fo=1, routed)           0.000    18.021    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_301_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.178 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_137/CO[1]
                         net (fo=9, routed)           0.981    19.159    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_137_n_2
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.329    19.488 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_318/O
                         net (fo=1, routed)           0.651    20.139    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_318_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    20.649 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_142/O[0]
                         net (fo=13, routed)          0.692    21.342    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_142_n_7
    SLICE_X7Y78          LUT5 (Prop_lut5_I4_O)        0.295    21.637 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_67/O
                         net (fo=111, routed)         3.350    24.987    Inst_ScaledString/scaling[2].Inst_Scaler/rout_reg[3]_i_179
    SLICE_X10Y86         LUT5 (Prop_lut5_I1_O)        0.124    25.111 r  Inst_ScaledString/scaling[2].Inst_Scaler/rout_reg[3]_i_407/O
                         net (fo=4, routed)           0.851    25.962    Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[3]_i_187_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    26.086 r  Inst_ScaledString/scaling[5].Inst_Scaler/rout_reg[3]_i_202/O
                         net (fo=3, routed)           1.244    27.330    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_69_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I3_O)        0.124    27.454 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_146/O
                         net (fo=1, routed)           0.689    28.144    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_146_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I2_O)        0.124    28.268 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_69/O
                         net (fo=2, routed)           1.127    29.395    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_69_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124    29.519 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_33/O
                         net (fo=1, routed)           0.665    30.184    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_33_n_0
    SLICE_X9Y79          LUT3 (Prop_lut3_I2_O)        0.124    30.308 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_10/O
                         net (fo=1, routed)           0.000    30.308    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_10_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I1_O)      0.217    30.525 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_3/O
                         net (fo=1, routed)           1.097    31.622    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_3_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.299    31.921 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.921    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel
    SLICE_X7Y76          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 4.021ns (54.080%)  route 3.414ns (45.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.712    -3.816    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y79          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -3.360 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           3.414     0.053    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     3.618 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 4.021ns (56.842%)  route 3.053ns (43.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -3.352 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           3.053    -0.299    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     3.266 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.266    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.175ns (25.430%)  route 0.513ns (74.570%))
  Logic Levels:           0  
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867    -0.723    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.175    -0.548 f  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/Q
                         net (fo=1, routed)           0.513    -0.035    Inst_VGA_Manager/Inst_VGA_Draw/SyncEnable
    SLICE_X7Y76          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.227ns  (logic 0.367ns (29.907%)  route 0.860ns (70.093%))
  Logic Levels:           0  
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.594    -3.355    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y80          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.367    -2.988 f  Inst_VGA_Manager/Inst_VGA_Sync/en_reg_inv/Q
                         net (fo=1, routed)           0.860    -2.128    Inst_VGA_Manager/Inst_VGA_Draw/SyncEnable
    SLICE_X7Y76          LDCE                                         f  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.453ns  (logic 1.000ns (40.774%)  route 1.453ns (59.226%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.591    -3.358    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y77          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.367    -2.991 r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/Q
                         net (fo=2, routed)           0.555    -2.436    Inst_VGA_Manager/Inst_VGA_Sync/col_i[6]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.100    -2.336 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    -2.336    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_25_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    -2.145 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_8/O[2]
                         net (fo=3, routed)           0.543    -1.602    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_8_n_5
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.242    -1.360 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_6/O
                         net (fo=1, routed)           0.354    -1.006    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_6_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.100    -0.906 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.906    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel
    SLICE_X7Y76          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.407ns (61.487%)  route 0.881ns (38.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           0.881     0.260    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.526 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.526    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.406ns (57.228%)  route 1.051ns (42.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.595    -0.767    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y79          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           1.051     0.425    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.690 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.690    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.297ns  (logic 2.103ns (20.423%)  route 8.194ns (79.577%))
  Logic Levels:           9  (LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.633     5.236    Inst_ScaledString/scaling[5].Inst_Scaler/clk_CV
    SLICE_X13Y79         FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][0]/Q
                         net (fo=54, routed)          2.797     8.489    Inst_VGA_Manager/Inst_VGA_Sync/gameover[8][0][0]
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.613 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_394/O
                         net (fo=8, routed)           0.924     9.537    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_394_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.661 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_414/O
                         net (fo=1, routed)           0.662    10.323    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_414_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.447 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_180/O
                         net (fo=1, routed)           1.078    11.525    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_180_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124    11.649 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_78/O
                         net (fo=2, routed)           0.683    12.332    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_78_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124    12.456 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_81/O
                         net (fo=1, routed)           0.000    12.456    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_81_n_0
    SLICE_X9Y82          MUXF7 (Prop_muxf7_I1_O)      0.217    12.673 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_31/O
                         net (fo=1, routed)           0.953    13.626    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_31_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.299    13.925 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.925    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_9_n_0
    SLICE_X9Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    14.137 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_3/O
                         net (fo=1, routed)           1.097    15.234    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_3_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.299    15.533 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.533    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel
    SLICE_X7Y76          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.375ns (52.344%)  route 3.983ns (47.656%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.707     5.310    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=14, routed)          1.687     7.453    Inst_MainFSM/mode[1]
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.146     7.599 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.296     9.895    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.773    13.668 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.668    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.924ns  (logic 4.150ns (52.378%)  route 3.774ns (47.622%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.707     5.310    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=14, routed)          1.687     7.453    Inst_MainFSM/mode[1]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.124     7.577 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.087     9.663    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.234 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.234    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.134ns (54.202%)  route 3.493ns (45.798%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.707     5.310    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=13, routed)          1.191     6.957    Inst_MainFSM/mode[0]
    SLICE_X6Y73          LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.302     9.383    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.937 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.937    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.231ns (44.183%)  route 0.292ns (55.817%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.592     1.511    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=13, routed)          0.157     1.809    Inst_VGA_Manager/Inst_VGA_Sync/mode[0]
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.854 f  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_6/O
                         net (fo=1, routed)           0.135     1.989    Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_6_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.045     2.034 r  Inst_VGA_Manager/Inst_VGA_Sync/rout_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.034    Inst_VGA_Manager/Inst_VGA_Draw/is_text_pixel
    SLICE_X7Y76          LDCE                                         r  Inst_VGA_Manager/Inst_VGA_Draw/rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.457ns (60.895%)  route 0.936ns (39.105%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.592     1.511    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=13, routed)          0.438     2.090    Inst_MainFSM/mode[0]
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.045     2.135 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.633    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.904 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.904    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.441ns (58.808%)  route 1.009ns (41.192%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.592     1.511    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=14, routed)          0.407     2.059    Inst_MainFSM/mode[1]
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.707    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.961 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.961    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.519ns (59.109%)  route 1.051ns (40.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.592     1.511    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=13, routed)          0.438     2.090    Inst_MainFSM/mode[0]
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.043     2.133 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.613     2.746    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.335     4.082 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.082    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.346ns  (logic 0.668ns (49.646%)  route 0.678ns (50.354%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=8, routed)           0.678     1.196    Inst_Buttons_Sync/sig_buttons[2]
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.150     1.346 r  Inst_Buttons_Sync/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.346    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_1
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.590     5.013    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.342ns  (logic 0.642ns (47.823%)  route 0.700ns (52.177%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=8, routed)           0.700     1.218    Inst_MainFSM/sig_buttons[0]
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.124     1.342 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.342    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.590     5.013    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.642ns (57.971%)  route 0.465ns (42.029%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.465     0.983    Inst_MainFSM/sig_buttons[1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     1.107 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.107    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          1.590     5.013    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.083     0.247    Inst_MainFSM/sig_buttons[1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I4_O)        0.045     0.292 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.292    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.862     2.027    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.973%)  route 0.085ns (29.027%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=8, routed)           0.085     0.249    Inst_MainFSM/sig_buttons[2]
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.294    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.862     2.027    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=8, routed)           0.116     0.280    Inst_Buttons_Sync/sig_buttons[0]
    SLICE_X3Y76          LUT5 (Prop_lut5_I3_O)        0.048     0.328 r  Inst_Buttons_Sync/FSM_onehot_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    Inst_MainFSM/FSM_onehot_cur_state_reg[0]_1
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=34, routed)          0.862     2.027    Inst_MainFSM/clk_CV
    SLICE_X3Y76          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[0]/C





