// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [7:0] p_read4;
input  [7:0] p_read5;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

reg   [7:0] p_read_17_reg_17298;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] p_read_18_reg_17309;
reg   [7:0] p_read_19_reg_17323;
reg   [7:0] p_read_20_reg_17337;
reg   [7:0] p_read_20_reg_17337_pp0_iter1_reg;
reg   [7:0] p_read_21_reg_17350;
reg   [7:0] p_read_21_reg_17350_pp0_iter1_reg;
reg   [7:0] p_read34_reg_17363;
reg   [7:0] p_read34_reg_17363_pp0_iter1_reg;
reg   [10:0] trunc_ln717_28_reg_17379;
reg   [10:0] trunc_ln717_28_reg_17379_pp0_iter1_reg;
reg   [10:0] trunc_ln717_28_reg_17379_pp0_iter2_reg;
reg   [5:0] lshr_ln717_2_reg_17384;
reg   [5:0] lshr_ln717_2_reg_17384_pp0_iter1_reg;
reg   [4:0] lshr_ln717_4_reg_17390;
reg   [4:0] lshr_ln717_4_reg_17390_pp0_iter1_reg;
wire   [13:0] zext_ln1171_43_fu_14760_p1;
reg   [13:0] zext_ln1171_43_reg_17395;
wire   [12:0] zext_ln1171_45_fu_14765_p1;
reg   [12:0] zext_ln1171_45_reg_17401;
reg   [10:0] trunc_ln712_2_reg_17406;
reg   [9:0] trunc_ln712_7_reg_17411;
reg   [9:0] trunc_ln712_9_reg_17416;
reg   [10:0] trunc_ln712_s_reg_17421;
wire   [12:0] zext_ln1171_fu_14815_p1;
reg   [12:0] zext_ln1171_reg_17426;
reg   [10:0] lshr_ln717_s_reg_17431;
reg   [10:0] trunc_ln717_21_reg_17436;
reg   [10:0] trunc_ln717_21_reg_17436_pp0_iter2_reg;
wire   [12:0] shl_ln717_2_fu_14863_p3;
reg   [12:0] shl_ln717_2_reg_17441;
reg   [7:0] lshr_ln717_1_reg_17447;
reg   [11:0] trunc_ln717_30_reg_17452;
reg   [11:0] trunc_ln717_30_reg_17452_pp0_iter2_reg;
reg   [11:0] trunc_ln717_32_reg_17457;
reg   [11:0] trunc_ln717_34_reg_17462;
reg   [11:0] trunc_ln717_38_reg_17467;
reg   [12:0] trunc_ln717_40_reg_17472;
reg   [12:0] trunc_ln717_41_reg_17477;
reg   [11:0] trunc_ln717_44_reg_17482;
reg   [11:0] trunc_ln717_45_reg_17487;
reg   [12:0] trunc_ln717_46_reg_17492;
reg   [12:0] trunc_ln717_47_reg_17497;
reg   [12:0] trunc_ln717_48_reg_17502;
reg   [11:0] trunc_ln717_49_reg_17507;
reg   [12:0] trunc_ln717_50_reg_17512;
reg   [11:0] trunc_ln717_51_reg_17517;
reg   [10:0] lshr_ln717_3_reg_17522;
reg   [12:0] trunc_ln717_52_reg_17527;
reg   [12:0] trunc_ln717_53_reg_17532;
reg   [12:0] trunc_ln717_54_reg_17537;
reg   [12:0] trunc_ln717_55_reg_17542;
reg   [11:0] trunc_ln717_56_reg_17547;
reg   [11:0] trunc_ln717_56_reg_17547_pp0_iter2_reg;
reg   [8:0] trunc_ln717_57_reg_17552;
reg   [12:0] trunc_ln717_58_reg_17557;
reg   [12:0] trunc_ln717_59_reg_17562;
reg   [8:0] trunc_ln717_60_reg_17567;
reg   [10:0] trunc_ln717_61_reg_17572;
reg   [12:0] trunc_ln717_62_reg_17577;
reg   [12:0] trunc_ln717_63_reg_17582;
reg   [11:0] trunc_ln717_64_reg_17587;
reg   [11:0] trunc_ln717_65_reg_17592;
reg   [12:0] trunc_ln717_66_reg_17597;
reg   [11:0] trunc_ln717_67_reg_17602;
reg   [9:0] trunc_ln717_68_reg_17607;
reg   [8:0] trunc_ln717_69_reg_17612;
reg   [10:0] trunc_ln717_70_reg_17617;
reg   [12:0] trunc_ln717_71_reg_17622;
reg   [11:0] trunc_ln717_72_reg_17627;
reg   [12:0] trunc_ln717_73_reg_17632;
reg   [10:0] trunc_ln717_74_reg_17637;
reg   [12:0] trunc_ln717_75_reg_17642;
reg   [12:0] trunc_ln717_76_reg_17647;
reg   [9:0] trunc_ln712_1_reg_17652;
reg   [10:0] trunc_ln712_3_reg_17657;
reg   [10:0] trunc_ln712_4_reg_17662;
reg   [9:0] trunc_ln712_6_reg_17667;
reg   [11:0] trunc_ln712_8_reg_17672;
wire   [10:0] add_ln740_23_fu_15852_p2;
reg   [10:0] add_ln740_23_reg_17677;
wire   [10:0] add_ln740_28_fu_15858_p2;
reg   [10:0] add_ln740_28_reg_17682;
wire   [11:0] add_ln740_33_fu_15864_p2;
reg   [11:0] add_ln740_33_reg_17687;
wire   [10:0] add_ln740_38_fu_15870_p2;
reg   [10:0] add_ln740_38_reg_17692;
wire   [10:0] add_ln740_42_fu_15876_p2;
reg   [10:0] add_ln740_42_reg_17697;
wire   [10:0] add_ln740_53_fu_15882_p2;
reg   [10:0] add_ln740_53_reg_17702;
wire   [10:0] add_ln740_62_fu_15888_p2;
reg   [10:0] add_ln740_62_reg_17707;
wire   [9:0] add_ln740_75_fu_15893_p2;
reg   [9:0] add_ln740_75_reg_17712;
reg   [12:0] trunc_ln_reg_17717;
reg   [12:0] trunc_ln717_s_reg_17722;
reg   [12:0] trunc_ln717_19_reg_17727;
reg   [9:0] trunc_ln717_20_reg_17732;
reg   [11:0] trunc_ln717_22_reg_17737;
reg   [12:0] trunc_ln717_23_reg_17742;
reg   [6:0] trunc_ln717_24_reg_17747;
reg   [11:0] trunc_ln717_25_reg_17752;
reg   [12:0] trunc_ln717_26_reg_17757;
reg   [12:0] trunc_ln717_36_reg_17762;
reg   [12:0] trunc_ln717_37_reg_17767;
wire   [11:0] add_ln712_fu_16387_p2;
reg   [11:0] add_ln712_reg_17772;
wire   [12:0] add_ln740_15_fu_16519_p2;
reg   [12:0] add_ln740_15_reg_17777;
wire   [12:0] add_ln740_19_fu_16544_p2;
reg   [12:0] add_ln740_19_reg_17782;
wire   [13:0] add_ln740_20_fu_16550_p2;
reg   [13:0] add_ln740_20_reg_17787;
wire   [12:0] add_ln740_24_fu_16565_p2;
reg   [12:0] add_ln740_24_reg_17792;
wire   [13:0] add_ln740_25_fu_16571_p2;
reg   [13:0] add_ln740_25_reg_17797;
wire   [13:0] add_ln740_29_fu_16586_p2;
reg   [13:0] add_ln740_29_reg_17803;
wire   [13:0] add_ln740_30_fu_16592_p2;
reg   [13:0] add_ln740_30_reg_17808;
wire   [13:0] add_ln740_34_fu_16607_p2;
reg   [13:0] add_ln740_34_reg_17813;
wire   [13:0] add_ln740_35_fu_16613_p2;
reg   [13:0] add_ln740_35_reg_17818;
wire   [11:0] add_ln740_39_fu_16628_p2;
reg   [11:0] add_ln740_39_reg_17823;
wire   [13:0] add_ln740_40_fu_16634_p2;
reg   [13:0] add_ln740_40_reg_17828;
wire   [12:0] add_ln740_44_fu_16653_p2;
reg   [12:0] add_ln740_44_reg_17833;
wire   [12:0] add_ln740_45_fu_16659_p2;
reg   [12:0] add_ln740_45_reg_17838;
wire   [13:0] add_ln740_49_fu_16685_p2;
reg   [13:0] add_ln740_49_reg_17843;
wire   [13:0] add_ln740_50_fu_16691_p2;
reg   [13:0] add_ln740_50_reg_17848;
wire   [13:0] add_ln740_54_fu_16706_p2;
reg   [13:0] add_ln740_54_reg_17853;
wire   [13:0] add_ln740_58_fu_16731_p2;
reg   [13:0] add_ln740_58_reg_17858;
wire   [13:0] add_ln740_59_fu_16737_p2;
reg   [13:0] add_ln740_59_reg_17863;
wire   [13:0] add_ln740_63_fu_16752_p2;
reg   [13:0] add_ln740_63_reg_17868;
wire   [13:0] add_ln740_64_fu_16758_p2;
reg   [13:0] add_ln740_64_reg_17873;
wire   [13:0] add_ln740_67_fu_16770_p2;
reg   [13:0] add_ln740_67_reg_17878;
wire   [13:0] add_ln740_68_fu_16776_p2;
reg   [13:0] add_ln740_68_reg_17883;
wire   [13:0] add_ln740_71_fu_16799_p2;
reg   [13:0] add_ln740_71_reg_17888;
wire   [12:0] add_ln740_72_fu_16805_p2;
reg   [12:0] add_ln740_72_reg_17893;
wire   [12:0] add_ln740_76_fu_16820_p2;
reg   [12:0] add_ln740_76_reg_17898;
wire   [13:0] add_ln740_79_fu_16832_p2;
reg   [13:0] add_ln740_79_reg_17903;
wire   [13:0] add_ln740_82_fu_16844_p2;
reg   [13:0] add_ln740_82_reg_17908;
wire   [7:0] mul_ln1171_30_fu_256_p0;
wire   [14:0] zext_ln1171_37_fu_15322_p1;
wire   [7:0] mul_ln1171_30_fu_256_p1;
wire    ap_block_pp0_stage0;
wire   [7:0] mul_ln717_2_fu_257_p0;
wire   [5:0] mul_ln717_2_fu_257_p1;
wire   [7:0] mul_ln1171_21_fu_260_p0;
wire   [15:0] r_V_3_fu_15054_p1;
wire  signed [7:0] mul_ln1171_21_fu_260_p1;
wire   [7:0] mul_ln1171_8_fu_261_p0;
wire   [14:0] zext_ln1171_12_fu_14854_p1;
wire  signed [6:0] mul_ln1171_8_fu_261_p1;
wire   [7:0] mul_ln1171_37_fu_262_p0;
wire   [6:0] mul_ln1171_37_fu_262_p1;
wire   [7:0] mul_ln1171_6_fu_268_p0;
wire   [13:0] zext_ln1171_13_fu_14719_p1;
wire   [6:0] mul_ln1171_6_fu_268_p1;
wire   [7:0] mul_ln1171_34_fu_275_p0;
wire   [14:0] zext_ln1171_44_fu_15560_p1;
wire  signed [6:0] mul_ln1171_34_fu_275_p1;
wire   [7:0] mul_ln1171_28_fu_276_p0;
wire  signed [5:0] mul_ln1171_28_fu_276_p1;
wire   [7:0] mul_ln1171_12_fu_280_p0;
wire   [6:0] mul_ln1171_12_fu_280_p1;
wire   [7:0] mul_ln717_fu_282_p0;
wire   [5:0] mul_ln717_fu_282_p1;
wire   [7:0] mul_ln1171_20_fu_286_p0;
wire  signed [7:0] mul_ln1171_20_fu_286_p1;
wire   [7:0] mul_ln1171_22_fu_287_p0;
wire  signed [6:0] mul_ln1171_22_fu_287_p1;
wire   [7:0] mul_ln1171_10_fu_288_p0;
wire   [15:0] r_V_1_fu_16155_p1;
wire  signed [7:0] mul_ln1171_10_fu_288_p1;
wire   [7:0] mul_ln1171_fu_289_p0;
wire   [13:0] zext_ln1171_3_fu_14810_p1;
wire   [6:0] mul_ln1171_fu_289_p1;
wire   [7:0] mul_ln1171_1_fu_291_p0;
wire  signed [5:0] mul_ln1171_1_fu_291_p1;
wire   [7:0] mul_ln1171_35_fu_297_p0;
wire   [15:0] r_V_6_fu_15554_p1;
wire  signed [7:0] mul_ln1171_35_fu_297_p1;
wire   [7:0] mul_ln1171_23_fu_298_p0;
wire  signed [7:0] mul_ln1171_23_fu_298_p1;
wire   [7:0] mul_ln1171_38_fu_299_p0;
wire  signed [7:0] mul_ln1171_38_fu_299_p1;
wire   [7:0] mul_ln1171_5_fu_300_p0;
wire  signed [5:0] mul_ln1171_5_fu_300_p1;
wire   [7:0] mul_ln1171_19_fu_302_p0;
wire  signed [7:0] mul_ln1171_19_fu_302_p1;
wire   [7:0] mul_ln1171_32_fu_303_p0;
wire  signed [5:0] mul_ln1171_32_fu_303_p1;
wire   [7:0] mul_ln1171_18_fu_306_p0;
wire  signed [7:0] mul_ln1171_18_fu_306_p1;
wire   [7:0] mul_ln1171_33_fu_307_p0;
wire  signed [7:0] mul_ln1171_33_fu_307_p1;
wire   [7:0] mul_ln1171_3_fu_308_p0;
wire   [14:0] zext_ln1171_2_fu_15906_p1;
wire  signed [6:0] mul_ln1171_3_fu_308_p1;
wire   [7:0] mul_ln1171_31_fu_309_p0;
wire  signed [6:0] mul_ln1171_31_fu_309_p1;
wire   [7:0] mul_ln1171_24_fu_310_p0;
wire  signed [7:0] mul_ln1171_24_fu_310_p1;
wire   [7:0] mul_ln1171_16_fu_313_p0;
wire   [14:0] zext_ln1171_19_fu_14938_p1;
wire  signed [6:0] mul_ln1171_16_fu_313_p1;
wire   [7:0] mul_ln1171_9_fu_316_p0;
wire  signed [6:0] mul_ln1171_9_fu_316_p1;
wire   [7:0] mul_ln1171_14_fu_317_p0;
wire   [15:0] r_V_2_fu_14933_p1;
wire  signed [7:0] mul_ln1171_14_fu_317_p1;
wire   [7:0] mul_ln1171_4_fu_318_p0;
wire  signed [7:0] mul_ln1171_4_fu_318_p1;
wire   [7:0] mul_ln717_1_fu_320_p0;
wire   [5:0] mul_ln717_1_fu_320_p1;
wire   [7:0] mul_ln1171_27_fu_321_p0;
wire   [15:0] r_V_5_fu_15309_p1;
wire  signed [7:0] mul_ln1171_27_fu_321_p1;
wire   [7:0] mul_ln1171_26_fu_324_p0;
wire  signed [7:0] mul_ln1171_26_fu_324_p1;
wire   [7:0] mul_ln1171_17_fu_325_p0;
wire   [6:0] mul_ln1171_17_fu_325_p1;
wire   [7:0] mul_ln1171_11_fu_328_p0;
wire  signed [7:0] mul_ln1171_11_fu_328_p1;
wire   [7:0] mul_ln1171_29_fu_329_p0;
wire  signed [7:0] mul_ln1171_29_fu_329_p1;
wire   [7:0] mul_ln1171_7_fu_330_p0;
wire  signed [6:0] mul_ln1171_7_fu_330_p1;
wire   [7:0] mul_ln1171_13_fu_331_p0;
wire  signed [7:0] mul_ln1171_13_fu_331_p1;
wire   [7:0] mul_ln1171_25_fu_336_p0;
wire  signed [6:0] mul_ln1171_25_fu_336_p1;
wire   [7:0] mul_ln1171_2_fu_341_p0;
wire  signed [6:0] mul_ln1171_2_fu_341_p1;
wire   [7:0] mul_ln1171_36_fu_343_p0;
wire  signed [5:0] mul_ln1171_36_fu_343_p1;
wire   [7:0] mul_ln1171_15_fu_345_p0;
wire  signed [6:0] mul_ln1171_15_fu_345_p1;
wire   [13:0] mul_ln1171_5_fu_300_p2;
wire   [13:0] mul_ln1171_6_fu_268_p2;
wire   [12:0] mul_ln717_1_fu_320_p2;
wire   [12:0] mul_ln717_2_fu_257_p2;
wire   [13:0] mul_ln1171_37_fu_262_p2;
wire   [13:0] mul_ln1171_fu_289_p2;
wire   [12:0] shl_ln717_1_fu_14828_p3;
wire   [13:0] mul_ln1171_1_fu_291_p2;
wire   [12:0] zext_ln1171_11_fu_14851_p1;
wire   [9:0] shl_ln717_3_fu_14876_p3;
wire   [10:0] zext_ln717_2_fu_14883_p1;
wire   [10:0] zext_ln717_1_fu_14860_p1;
wire   [10:0] add_ln717_1_fu_14887_p2;
wire   [14:0] mul_ln1171_7_fu_330_p2;
wire   [14:0] mul_ln1171_8_fu_261_p2;
wire   [14:0] mul_ln1171_9_fu_316_p2;
wire   [12:0] shl_ln1171_s_fu_14947_p3;
wire   [13:0] zext_ln1171_21_fu_14954_p1;
wire   [13:0] sub_ln1171_12_fu_14958_p2;
wire  signed [14:0] sext_ln1171_17_fu_14964_p1;
wire   [14:0] sub_ln1171_13_fu_14968_p2;
wire   [15:0] mul_ln1171_13_fu_331_p2;
wire   [15:0] mul_ln1171_14_fu_317_p2;
wire   [10:0] shl_ln717_4_fu_15007_p3;
wire   [11:0] zext_ln717_4_fu_15014_p1;
wire   [11:0] zext_ln717_3_fu_15004_p1;
wire   [11:0] sub_ln717_2_fu_15018_p2;
wire   [14:0] mul_ln1171_15_fu_345_p2;
wire   [14:0] mul_ln1171_16_fu_313_p2;
wire   [15:0] mul_ln1171_18_fu_306_p2;
wire   [15:0] mul_ln1171_19_fu_302_p2;
wire   [15:0] mul_ln1171_20_fu_286_p2;
wire   [11:0] shl_ln717_5_fu_15105_p3;
wire   [9:0] shl_ln717_6_fu_15116_p3;
wire   [12:0] zext_ln717_5_fu_15112_p1;
wire   [12:0] zext_ln717_6_fu_15123_p1;
wire   [12:0] shl_ln1171_11_fu_15133_p3;
wire   [13:0] zext_ln1171_28_fu_15140_p1;
wire   [13:0] sub_ln1171_16_fu_15144_p2;
wire   [8:0] shl_ln1171_12_fu_15154_p3;
wire  signed [14:0] sext_ln1171_18_fu_15150_p1;
wire   [14:0] zext_ln1171_29_fu_15161_p1;
wire   [14:0] sub_ln1171_17_fu_15165_p2;
wire   [15:0] mul_ln1171_21_fu_260_p2;
wire   [14:0] mul_ln1171_22_fu_287_p2;
wire   [13:0] zext_ln1171_30_fu_15201_p1;
wire   [13:0] add_ln1171_fu_15205_p2;
wire   [15:0] mul_ln1171_23_fu_298_p2;
wire   [14:0] tmp_fu_15231_p3;
wire   [15:0] zext_ln1171_31_fu_15238_p1;
wire   [15:0] sub_ln1171_31_fu_15242_p2;
wire   [15:0] mul_ln1171_24_fu_310_p2;
wire   [13:0] shl_ln1171_13_fu_15268_p3;
wire   [14:0] zext_ln1171_32_fu_15275_p1;
wire   [14:0] sub_ln1171_18_fu_15279_p2;
wire  signed [15:0] sext_ln1171_19_fu_15285_p1;
wire   [15:0] zext_ln1171_33_fu_15289_p1;
wire   [15:0] sub_ln1171_19_fu_15293_p2;
wire   [14:0] mul_ln1171_25_fu_336_p2;
wire   [10:0] shl_ln717_7_fu_15338_p3;
wire   [8:0] shl_ln717_8_fu_15349_p3;
wire   [11:0] zext_ln717_8_fu_15345_p1;
wire   [11:0] zext_ln717_9_fu_15356_p1;
wire   [11:0] sub_ln717_4_fu_15360_p2;
wire   [15:0] mul_ln1171_26_fu_324_p2;
wire   [15:0] mul_ln1171_27_fu_321_p2;
wire   [11:0] zext_ln1171_36_fu_15319_p1;
wire   [11:0] sub_ln1171_32_fu_15396_p2;
wire   [13:0] mul_ln1171_28_fu_276_p2;
wire   [15:0] mul_ln1171_29_fu_329_p2;
wire   [14:0] shl_ln1171_14_fu_15432_p3;
wire   [15:0] zext_ln1171_39_fu_15439_p1;
wire   [15:0] sub_ln1171_20_fu_15443_p2;
wire   [12:0] shl_ln1171_15_fu_15459_p3;
wire   [13:0] zext_ln1171_40_fu_15466_p1;
wire   [13:0] sub_ln1171_21_fu_15470_p2;
wire  signed [14:0] sext_ln1171_20_fu_15476_p1;
wire   [14:0] sub_ln1171_22_fu_15480_p2;
wire   [14:0] mul_ln1171_31_fu_309_p2;
wire   [13:0] shl_ln1171_16_fu_15506_p3;
wire   [14:0] zext_ln1171_41_fu_15513_p1;
wire   [14:0] sub_ln1171_23_fu_15517_p2;
wire   [9:0] shl_ln1171_17_fu_15527_p3;
wire  signed [15:0] sext_ln1171_21_fu_15523_p1;
wire   [15:0] zext_ln1171_42_fu_15534_p1;
wire   [15:0] sub_ln1171_24_fu_15538_p2;
wire   [12:0] shl_ln1171_18_fu_15564_p3;
wire   [13:0] zext_ln1171_46_fu_15571_p1;
wire   [13:0] sub_ln1171_25_fu_15575_p2;
wire  signed [14:0] sext_ln1171_22_fu_15581_p1;
wire   [14:0] sub_ln1171_26_fu_15585_p2;
wire   [10:0] shl_ln1171_19_fu_15601_p3;
wire   [11:0] zext_ln1171_47_fu_15608_p1;
wire   [11:0] sub_ln1171_27_fu_15612_p2;
wire  signed [12:0] sext_ln1171_23_fu_15618_p1;
wire   [12:0] sub_ln1171_28_fu_15622_p2;
wire   [8:0] shl_ln1171_20_fu_15637_p3;
wire   [11:0] zext_ln1171_48_fu_15644_p1;
wire   [11:0] sub_ln1171_29_fu_15648_p2;
wire   [13:0] mul_ln1171_32_fu_303_p2;
wire   [15:0] mul_ln1171_33_fu_307_p2;
wire   [14:0] mul_ln1171_34_fu_275_p2;
wire   [15:0] mul_ln1171_35_fu_297_p2;
wire   [13:0] mul_ln1171_36_fu_343_p2;
wire   [14:0] shl_ln1171_21_fu_15714_p3;
wire   [15:0] zext_ln1171_49_fu_15721_p1;
wire   [15:0] sub_ln1171_30_fu_15725_p2;
wire   [15:0] mul_ln1171_38_fu_299_p2;
wire   [12:0] sub_ln717_fu_14835_p2;
wire   [9:0] trunc_ln3_fu_15751_p4;
wire   [12:0] sub_ln717_1_fu_14870_p2;
wire   [13:0] mul_ln1171_12_fu_280_p2;
wire   [8:0] trunc_ln717_42_fu_15024_p4;
wire  signed [9:0] sext_ln712_27_fu_15788_p1;
wire   [13:0] mul_ln1171_17_fu_325_p2;
wire   [12:0] sub_ln717_3_fu_15127_p2;
wire   [9:0] trunc_ln712_5_fu_15809_p4;
wire   [12:0] mul_ln717_fu_282_p2;
wire   [14:0] mul_ln1171_30_fu_256_p2;
wire   [10:0] zext_ln712_11_fu_15833_p1;
wire   [10:0] zext_ln712_13_fu_15846_p1;
wire   [11:0] zext_ln712_3_fu_15775_p1;
wire   [10:0] zext_ln712_8_fu_15819_p1;
wire   [10:0] zext_ln712_1_fu_15761_p1;
wire   [10:0] zext_ln712_6_fu_15792_p1;
wire   [10:0] zext_ln712_7_fu_15796_p1;
wire   [9:0] zext_ln712_14_fu_15849_p1;
wire   [11:0] shl_ln_fu_15911_p3;
wire   [12:0] zext_ln717_fu_15918_p1;
wire   [12:0] add_ln717_fu_15922_p2;
wire   [14:0] shl_ln1_fu_15940_p3;
wire   [15:0] zext_ln1171_4_fu_15947_p1;
wire   [15:0] sub_ln1171_fu_15951_p2;
wire   [13:0] shl_ln1171_1_fu_15967_p3;
wire   [14:0] zext_ln1171_5_fu_15974_p1;
wire   [14:0] sub_ln1171_1_fu_15978_p2;
wire  signed [15:0] sext_ln1171_fu_15984_p1;
wire   [15:0] zext_ln1171_6_fu_15988_p1;
wire   [15:0] sub_ln1171_2_fu_15992_p2;
wire   [10:0] shl_ln1171_3_fu_16008_p3;
wire   [15:0] zext_ln1171_7_fu_16015_p1;
wire   [15:0] sub_ln1171_3_fu_16019_p2;
wire   [8:0] shl_ln1171_4_fu_16035_p3;
wire   [12:0] zext_ln1171_9_fu_16046_p1;
wire   [12:0] sub_ln1171_4_fu_16050_p2;
wire   [14:0] mul_ln1171_2_fu_341_p2;
wire   [9:0] shl_ln1171_5_fu_16076_p3;
wire   [15:0] zext_ln1171_10_fu_16083_p1;
wire   [15:0] sub_ln1171_5_fu_16087_p2;
wire   [9:0] zext_ln1171_8_fu_16042_p1;
wire   [9:0] sub_ln1171_6_fu_16103_p2;
wire   [14:0] mul_ln1171_3_fu_308_p2;
wire   [15:0] mul_ln1171_4_fu_318_p2;
wire   [8:0] zext_ln1171_1_fu_15903_p1;
wire   [8:0] sub_ln1171_7_fu_16139_p2;
wire   [14:0] shl_ln1171_6_fu_16160_p3;
wire   [15:0] zext_ln1171_14_fu_16167_p1;
wire   [15:0] sub_ln1171_8_fu_16171_p2;
wire   [13:0] shl_ln1171_7_fu_16187_p3;
wire   [11:0] shl_ln1171_8_fu_16198_p3;
wire   [14:0] zext_ln1171_16_fu_16205_p1;
wire   [14:0] zext_ln1171_15_fu_16194_p1;
wire   [14:0] sub_ln1171_9_fu_16209_p2;
wire   [15:0] zext_ln1171_17_fu_16225_p1;
wire   [15:0] sub_ln1171_10_fu_16231_p2;
wire   [13:0] zext_ln1171_18_fu_16228_p1;
wire   [13:0] sub_ln1171_11_fu_16247_p2;
wire   [15:0] mul_ln1171_10_fu_288_p2;
wire   [15:0] mul_ln1171_11_fu_328_p2;
wire   [14:0] shl_ln1171_2_fu_16283_p3;
wire   [15:0] zext_ln1171_22_fu_16290_p1;
wire   [15:0] sub_ln1171_14_fu_16294_p2;
wire   [13:0] shl_ln1171_9_fu_16310_p3;
wire   [8:0] shl_ln1171_10_fu_16321_p3;
wire   [14:0] zext_ln1171_24_fu_16328_p1;
wire   [14:0] zext_ln1171_23_fu_16317_p1;
wire   [14:0] sub_ln1171_15_fu_16332_p2;
wire   [9:0] lshr_ln_fu_15927_p4;
wire   [5:0] trunc_ln717_27_fu_16145_p4;
wire   [11:0] trunc_ln717_31_fu_16215_p4;
wire   [12:0] trunc_ln717_29_fu_16177_p4;
wire   [12:0] trunc_ln717_33_fu_16237_p4;
wire   [10:0] trunc_ln717_35_fu_16253_p4;
wire  signed [11:0] sext_ln712_10_fu_16355_p1;
wire   [11:0] trunc_ln717_43_fu_16338_p4;
wire   [12:0] trunc_ln717_39_fu_16300_p4;
wire  signed [9:0] sext_ln712_48_fu_16455_p1;
wire  signed [12:0] sext_ln712_53_fu_16489_p1;
wire   [12:0] zext_ln712_fu_16351_p1;
wire   [11:0] zext_ln712_2_fu_16359_p1;
wire   [11:0] zext_ln712_5_fu_16393_p1;
wire   [11:0] add_ln740_17_fu_16525_p2;
wire   [10:0] add_ln740_18_fu_16535_p2;
wire  signed [12:0] sext_ln740_fu_16540_p1;
wire   [12:0] zext_ln740_fu_16531_p1;
wire  signed [13:0] sext_ln712_21_fu_16396_p1;
wire  signed [13:0] sext_ln712_28_fu_16419_p1;
wire  signed [12:0] sext_ln712_55_fu_16492_p1;
wire   [12:0] zext_ln1171_38_fu_15937_p1;
wire  signed [12:0] sext_ln740_5_fu_16562_p1;
wire   [12:0] add_ln740_22_fu_16556_p2;
wire  signed [13:0] sext_ln712_15_fu_16372_p1;
wire  signed [13:0] sext_ln712_25_fu_16409_p1;
wire  signed [13:0] sext_ln712_29_fu_16422_p1;
wire   [13:0] zext_ln712_12_fu_16458_p1;
wire  signed [13:0] sext_ln740_3_fu_16583_p1;
wire   [13:0] add_ln740_27_fu_16577_p2;
wire  signed [13:0] sext_ln712_22_fu_16399_p1;
wire  signed [13:0] sext_ln712_30_fu_16425_p1;
wire  signed [13:0] sext_ln712_39_fu_16462_p1;
wire  signed [13:0] sext_ln712_50_fu_16495_p1;
wire  signed [13:0] sext_ln740_4_fu_16604_p1;
wire   [13:0] add_ln740_32_fu_16598_p2;
wire  signed [13:0] sext_ln712_23_fu_16402_p1;
wire  signed [13:0] sext_ln712_40_fu_16465_p1;
wire  signed [11:0] sext_ln712_58_fu_16498_p1;
wire   [11:0] zext_ln712_4_fu_16362_p1;
wire  signed [11:0] sext_ln740_12_fu_16625_p1;
wire   [11:0] add_ln740_37_fu_16619_p2;
wire  signed [13:0] sext_ln712_41_fu_16468_p1;
wire  signed [13:0] sext_ln712_52_fu_16501_p1;
wire   [10:0] zext_ln712_9_fu_16428_p1;
wire   [10:0] add_ln740_43_fu_16643_p2;
wire  signed [12:0] sext_ln740_6_fu_16649_p1;
wire   [12:0] zext_ln740_1_fu_16640_p1;
wire  signed [12:0] sext_ln712_13_fu_16365_p1;
wire  signed [12:0] sext_ln712_31_fu_16405_p1;
wire  signed [12:0] sext_ln712_42_fu_16431_p1;
wire  signed [12:0] sext_ln712_49_fu_16471_p1;
wire   [12:0] add_ln740_47_fu_16665_p2;
wire  signed [12:0] sext_ln712_59_fu_16504_p1;
wire   [12:0] add_ln740_48_fu_16675_p2;
wire  signed [13:0] sext_ln740_16_fu_16681_p1;
wire  signed [13:0] sext_ln740_15_fu_16671_p1;
wire  signed [13:0] sext_ln712_14_fu_16369_p1;
wire  signed [13:0] sext_ln712_32_fu_16434_p1;
wire  signed [13:0] sext_ln712_47_fu_16486_p1;
wire  signed [13:0] sext_ln712_54_fu_16507_p1;
wire  signed [13:0] sext_ln740_8_fu_16703_p1;
wire   [13:0] add_ln740_52_fu_16697_p2;
wire  signed [12:0] sext_ln712_45_fu_16437_p1;
wire  signed [12:0] sext_ln712_60_fu_16510_p1;
wire   [12:0] add_ln740_56_fu_16712_p2;
wire   [11:0] add_ln740_57_fu_16722_p2;
wire  signed [13:0] sext_ln740_9_fu_16727_p1;
wire  signed [13:0] sext_ln740_17_fu_16718_p1;
wire  signed [13:0] sext_ln712_26_fu_16413_p1;
wire  signed [13:0] sext_ln712_43_fu_16474_p1;
wire   [13:0] zext_ln717_7_fu_16348_p1;
wire   [13:0] zext_ln740_2_fu_16749_p1;
wire   [13:0] add_ln740_61_fu_16743_p2;
wire  signed [13:0] sext_ln712_16_fu_16376_p1;
wire  signed [13:0] sext_ln712_34_fu_16440_p1;
wire  signed [13:0] sext_ln712_57_fu_16516_p1;
wire   [13:0] add_ln740_66_fu_16764_p2;
wire  signed [13:0] sext_ln712_17_fu_16380_p1;
wire  signed [13:0] sext_ln712_35_fu_16443_p1;
wire  signed [13:0] sext_ln712_44_fu_16477_p1;
wire  signed [13:0] sext_ln712_56_fu_16513_p1;
wire   [10:0] or_ln_fu_16788_p3;
wire  signed [13:0] sext_ln740_10_fu_16795_p1;
wire   [13:0] add_ln740_70_fu_16782_p2;
wire  signed [12:0] sext_ln712_18_fu_16383_p1;
wire  signed [12:0] sext_ln712_33_fu_16416_p1;
wire  signed [12:0] sext_ln712_51_fu_16480_p1;
wire   [12:0] zext_ln712_10_fu_16446_p1;
wire  signed [12:0] sext_ln740_19_fu_16817_p1;
wire   [12:0] add_ln740_74_fu_16811_p2;
wire  signed [13:0] sext_ln712_46_fu_16483_p1;
wire   [13:0] add_ln740_78_fu_16826_p2;
wire  signed [13:0] sext_ln712_36_fu_16449_p1;
wire   [13:0] add_ln740_81_fu_16838_p2;
wire  signed [13:0] sext_ln712_37_fu_16452_p1;
wire  signed [13:0] sext_ln740_2_fu_16898_p1;
wire  signed [13:0] sext_ln712_38_fu_16895_p1;
wire  signed [13:0] sext_ln740_1_fu_16907_p1;
wire   [13:0] add_ln740_16_fu_16901_p2;
wire   [13:0] add_ln740_fu_16910_p2;
wire  signed [13:0] sext_ln712_11_fu_16880_p1;
wire  signed [13:0] sext_ln740_11_fu_16929_p1;
wire   [13:0] add_ln740_21_fu_16924_p2;
wire   [13:0] add_ln740_1_fu_16932_p2;
wire  signed [13:0] sext_ln712_fu_16850_p1;
wire   [13:0] add_ln740_26_fu_16946_p2;
wire   [13:0] add_ln740_2_fu_16951_p2;
wire  signed [13:0] sext_ln712_1_fu_16853_p1;
wire   [13:0] add_ln740_31_fu_16964_p2;
wire   [13:0] add_ln740_3_fu_16969_p2;
wire  signed [13:0] sext_ln712_2_fu_16856_p1;
wire  signed [13:0] sext_ln740_13_fu_16987_p1;
wire   [13:0] add_ln740_36_fu_16982_p2;
wire   [13:0] add_ln740_4_fu_16990_p2;
wire  signed [13:0] sext_ln712_12_fu_16883_p1;
wire  signed [13:0] sext_ln740_7_fu_17009_p1;
wire   [13:0] add_ln740_41_fu_17004_p2;
wire   [13:0] add_ln740_5_fu_17012_p2;
wire  signed [13:0] sext_ln740_14_fu_17026_p1;
wire  signed [13:0] sext_ln712_3_fu_16859_p1;
wire   [13:0] add_ln740_46_fu_17029_p2;
wire   [13:0] add_ln740_6_fu_17035_p2;
wire  signed [13:0] sext_ln712_4_fu_16862_p1;
wire   [13:0] add_ln740_51_fu_17048_p2;
wire   [13:0] add_ln740_7_fu_17053_p2;
wire  signed [13:0] sext_ln712_5_fu_16865_p1;
wire   [13:0] add_ln740_55_fu_17066_p2;
wire   [13:0] add_ln740_8_fu_17071_p2;
wire  signed [13:0] sext_ln712_6_fu_16868_p1;
wire   [13:0] add_ln740_60_fu_17084_p2;
wire   [13:0] add_ln740_9_fu_17089_p2;
wire  signed [13:0] sext_ln712_7_fu_16871_p1;
wire   [13:0] add_ln740_65_fu_17102_p2;
wire   [13:0] add_ln740_10_fu_17107_p2;
wire  signed [13:0] sext_ln712_8_fu_16874_p1;
wire   [13:0] add_ln740_69_fu_17120_p2;
wire   [13:0] add_ln740_11_fu_17125_p2;
wire  signed [13:0] sext_ln740_18_fu_17138_p1;
wire  signed [13:0] sext_ln712_9_fu_16877_p1;
wire  signed [13:0] sext_ln740_20_fu_17147_p1;
wire   [13:0] add_ln740_73_fu_17141_p2;
wire   [13:0] add_ln740_12_fu_17150_p2;
wire  signed [13:0] sext_ln712_24_fu_16889_p1;
wire  signed [13:0] sext_ln712_19_fu_16886_p1;
wire   [13:0] add_ln740_77_fu_17164_p2;
wire   [13:0] add_ln740_13_fu_17170_p2;
wire  signed [13:0] sext_ln712_20_fu_16892_p1;
wire   [13:0] add_ln740_80_fu_17183_p2;
wire   [13:0] add_ln740_14_fu_17189_p2;
wire   [15:0] shl_ln2_fu_16916_p3;
wire   [15:0] shl_ln740_1_fu_16938_p3;
wire   [15:0] shl_ln740_2_fu_16956_p3;
wire   [15:0] shl_ln740_3_fu_16974_p3;
wire   [15:0] shl_ln740_4_fu_16996_p3;
wire   [15:0] shl_ln740_5_fu_17018_p3;
wire   [15:0] shl_ln740_6_fu_17040_p3;
wire   [15:0] shl_ln740_7_fu_17058_p3;
wire   [15:0] shl_ln740_8_fu_17076_p3;
wire   [15:0] shl_ln740_9_fu_17094_p3;
wire   [15:0] shl_ln740_s_fu_17112_p3;
wire   [15:0] shl_ln740_10_fu_17130_p3;
wire   [15:0] shl_ln740_11_fu_17156_p3;
wire   [15:0] shl_ln740_12_fu_17175_p3;
wire   [15:0] shl_ln740_13_fu_17194_p3;
reg    ap_ce_reg;
reg   [7:0] p_read_int_reg;
reg   [7:0] p_read1_int_reg;
reg   [7:0] p_read2_int_reg;
reg   [7:0] p_read3_int_reg;
reg   [7:0] p_read4_int_reg;
reg   [7:0] p_read5_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;
reg   [15:0] ap_return_8_int_reg;
reg   [15:0] ap_return_9_int_reg;
reg   [15:0] ap_return_10_int_reg;
reg   [15:0] ap_return_11_int_reg;
reg   [15:0] ap_return_12_int_reg;
reg   [15:0] ap_return_13_int_reg;
reg   [15:0] ap_return_14_int_reg;
reg   [15:0] ap_return_15_int_reg;
wire   [13:0] mul_ln1171_12_fu_280_p00;
wire   [13:0] mul_ln1171_17_fu_325_p00;
wire   [14:0] mul_ln1171_22_fu_287_p00;
wire   [13:0] mul_ln1171_28_fu_276_p00;
wire   [13:0] mul_ln1171_37_fu_262_p00;
wire   [15:0] mul_ln1171_4_fu_318_p00;
wire   [12:0] mul_ln717_1_fu_320_p00;
wire   [12:0] mul_ln717_2_fu_257_p00;
wire   [12:0] mul_ln717_fu_282_p00;

myproject_mul_8ns_8ns_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8ns_8ns_15_1_0_U134(
    .din0(mul_ln1171_30_fu_256_p0),
    .din1(mul_ln1171_30_fu_256_p1),
    .dout(mul_ln1171_30_fu_256_p2)
);

myproject_mul_8ns_6ns_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_0_U135(
    .din0(mul_ln717_2_fu_257_p0),
    .din1(mul_ln717_2_fu_257_p1),
    .dout(mul_ln717_2_fu_257_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U136(
    .din0(mul_ln1171_21_fu_260_p0),
    .din1(mul_ln1171_21_fu_260_p1),
    .dout(mul_ln1171_21_fu_260_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U137(
    .din0(mul_ln1171_8_fu_261_p0),
    .din1(mul_ln1171_8_fu_261_p1),
    .dout(mul_ln1171_8_fu_261_p2)
);

myproject_mul_8ns_7ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_0_U138(
    .din0(mul_ln1171_37_fu_262_p0),
    .din1(mul_ln1171_37_fu_262_p1),
    .dout(mul_ln1171_37_fu_262_p2)
);

myproject_mul_8ns_7ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_0_U139(
    .din0(mul_ln1171_6_fu_268_p0),
    .din1(mul_ln1171_6_fu_268_p1),
    .dout(mul_ln1171_6_fu_268_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U140(
    .din0(mul_ln1171_34_fu_275_p0),
    .din1(mul_ln1171_34_fu_275_p1),
    .dout(mul_ln1171_34_fu_275_p2)
);

myproject_mul_8ns_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8ns_6s_14_1_0_U141(
    .din0(mul_ln1171_28_fu_276_p0),
    .din1(mul_ln1171_28_fu_276_p1),
    .dout(mul_ln1171_28_fu_276_p2)
);

myproject_mul_8ns_7ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_0_U142(
    .din0(mul_ln1171_12_fu_280_p0),
    .din1(mul_ln1171_12_fu_280_p1),
    .dout(mul_ln1171_12_fu_280_p2)
);

myproject_mul_8ns_6ns_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_0_U143(
    .din0(mul_ln717_fu_282_p0),
    .din1(mul_ln717_fu_282_p1),
    .dout(mul_ln717_fu_282_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U144(
    .din0(mul_ln1171_20_fu_286_p0),
    .din1(mul_ln1171_20_fu_286_p1),
    .dout(mul_ln1171_20_fu_286_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U145(
    .din0(mul_ln1171_22_fu_287_p0),
    .din1(mul_ln1171_22_fu_287_p1),
    .dout(mul_ln1171_22_fu_287_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U146(
    .din0(mul_ln1171_10_fu_288_p0),
    .din1(mul_ln1171_10_fu_288_p1),
    .dout(mul_ln1171_10_fu_288_p2)
);

myproject_mul_8ns_7ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_0_U147(
    .din0(mul_ln1171_fu_289_p0),
    .din1(mul_ln1171_fu_289_p1),
    .dout(mul_ln1171_fu_289_p2)
);

myproject_mul_8ns_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8ns_6s_14_1_0_U148(
    .din0(mul_ln1171_1_fu_291_p0),
    .din1(mul_ln1171_1_fu_291_p1),
    .dout(mul_ln1171_1_fu_291_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U149(
    .din0(mul_ln1171_35_fu_297_p0),
    .din1(mul_ln1171_35_fu_297_p1),
    .dout(mul_ln1171_35_fu_297_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U150(
    .din0(mul_ln1171_23_fu_298_p0),
    .din1(mul_ln1171_23_fu_298_p1),
    .dout(mul_ln1171_23_fu_298_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U151(
    .din0(mul_ln1171_38_fu_299_p0),
    .din1(mul_ln1171_38_fu_299_p1),
    .dout(mul_ln1171_38_fu_299_p2)
);

myproject_mul_8ns_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8ns_6s_14_1_0_U152(
    .din0(mul_ln1171_5_fu_300_p0),
    .din1(mul_ln1171_5_fu_300_p1),
    .dout(mul_ln1171_5_fu_300_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U153(
    .din0(mul_ln1171_19_fu_302_p0),
    .din1(mul_ln1171_19_fu_302_p1),
    .dout(mul_ln1171_19_fu_302_p2)
);

myproject_mul_8ns_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8ns_6s_14_1_0_U154(
    .din0(mul_ln1171_32_fu_303_p0),
    .din1(mul_ln1171_32_fu_303_p1),
    .dout(mul_ln1171_32_fu_303_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U155(
    .din0(mul_ln1171_18_fu_306_p0),
    .din1(mul_ln1171_18_fu_306_p1),
    .dout(mul_ln1171_18_fu_306_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U156(
    .din0(mul_ln1171_33_fu_307_p0),
    .din1(mul_ln1171_33_fu_307_p1),
    .dout(mul_ln1171_33_fu_307_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U157(
    .din0(mul_ln1171_3_fu_308_p0),
    .din1(mul_ln1171_3_fu_308_p1),
    .dout(mul_ln1171_3_fu_308_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U158(
    .din0(mul_ln1171_31_fu_309_p0),
    .din1(mul_ln1171_31_fu_309_p1),
    .dout(mul_ln1171_31_fu_309_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U159(
    .din0(mul_ln1171_24_fu_310_p0),
    .din1(mul_ln1171_24_fu_310_p1),
    .dout(mul_ln1171_24_fu_310_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U160(
    .din0(mul_ln1171_16_fu_313_p0),
    .din1(mul_ln1171_16_fu_313_p1),
    .dout(mul_ln1171_16_fu_313_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U161(
    .din0(mul_ln1171_9_fu_316_p0),
    .din1(mul_ln1171_9_fu_316_p1),
    .dout(mul_ln1171_9_fu_316_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U162(
    .din0(mul_ln1171_14_fu_317_p0),
    .din1(mul_ln1171_14_fu_317_p1),
    .dout(mul_ln1171_14_fu_317_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U163(
    .din0(mul_ln1171_4_fu_318_p0),
    .din1(mul_ln1171_4_fu_318_p1),
    .dout(mul_ln1171_4_fu_318_p2)
);

myproject_mul_8ns_6ns_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_8ns_6ns_13_1_0_U164(
    .din0(mul_ln717_1_fu_320_p0),
    .din1(mul_ln717_1_fu_320_p1),
    .dout(mul_ln717_1_fu_320_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U165(
    .din0(mul_ln1171_27_fu_321_p0),
    .din1(mul_ln1171_27_fu_321_p1),
    .dout(mul_ln1171_27_fu_321_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U166(
    .din0(mul_ln1171_26_fu_324_p0),
    .din1(mul_ln1171_26_fu_324_p1),
    .dout(mul_ln1171_26_fu_324_p2)
);

myproject_mul_8ns_7ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_0_U167(
    .din0(mul_ln1171_17_fu_325_p0),
    .din1(mul_ln1171_17_fu_325_p1),
    .dout(mul_ln1171_17_fu_325_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U168(
    .din0(mul_ln1171_11_fu_328_p0),
    .din1(mul_ln1171_11_fu_328_p1),
    .dout(mul_ln1171_11_fu_328_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U169(
    .din0(mul_ln1171_29_fu_329_p0),
    .din1(mul_ln1171_29_fu_329_p1),
    .dout(mul_ln1171_29_fu_329_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U170(
    .din0(mul_ln1171_7_fu_330_p0),
    .din1(mul_ln1171_7_fu_330_p1),
    .dout(mul_ln1171_7_fu_330_p2)
);

myproject_mul_8ns_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_0_U171(
    .din0(mul_ln1171_13_fu_331_p0),
    .din1(mul_ln1171_13_fu_331_p1),
    .dout(mul_ln1171_13_fu_331_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U172(
    .din0(mul_ln1171_25_fu_336_p0),
    .din1(mul_ln1171_25_fu_336_p1),
    .dout(mul_ln1171_25_fu_336_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U173(
    .din0(mul_ln1171_2_fu_341_p0),
    .din1(mul_ln1171_2_fu_341_p1),
    .dout(mul_ln1171_2_fu_341_p2)
);

myproject_mul_8ns_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8ns_6s_14_1_0_U174(
    .din0(mul_ln1171_36_fu_343_p0),
    .din1(mul_ln1171_36_fu_343_p1),
    .dout(mul_ln1171_36_fu_343_p2)
);

myproject_mul_8ns_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8ns_7s_15_1_0_U175(
    .din0(mul_ln1171_15_fu_345_p0),
    .din1(mul_ln1171_15_fu_345_p1),
    .dout(mul_ln1171_15_fu_345_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln712_reg_17772 <= add_ln712_fu_16387_p2;
        add_ln740_15_reg_17777 <= add_ln740_15_fu_16519_p2;
        add_ln740_19_reg_17782 <= add_ln740_19_fu_16544_p2;
        add_ln740_20_reg_17787 <= add_ln740_20_fu_16550_p2;
        add_ln740_23_reg_17677 <= add_ln740_23_fu_15852_p2;
        add_ln740_24_reg_17792 <= add_ln740_24_fu_16565_p2;
        add_ln740_25_reg_17797[13 : 4] <= add_ln740_25_fu_16571_p2[13 : 4];
        add_ln740_28_reg_17682 <= add_ln740_28_fu_15858_p2;
        add_ln740_29_reg_17803 <= add_ln740_29_fu_16586_p2;
        add_ln740_30_reg_17808 <= add_ln740_30_fu_16592_p2;
        add_ln740_33_reg_17687 <= add_ln740_33_fu_15864_p2;
        add_ln740_34_reg_17813 <= add_ln740_34_fu_16607_p2;
        add_ln740_35_reg_17818 <= add_ln740_35_fu_16613_p2;
        add_ln740_38_reg_17692 <= add_ln740_38_fu_15870_p2;
        add_ln740_39_reg_17823 <= add_ln740_39_fu_16628_p2;
        add_ln740_40_reg_17828 <= add_ln740_40_fu_16634_p2;
        add_ln740_42_reg_17697 <= add_ln740_42_fu_15876_p2;
        add_ln740_44_reg_17833 <= add_ln740_44_fu_16653_p2;
        add_ln740_45_reg_17838 <= add_ln740_45_fu_16659_p2;
        add_ln740_49_reg_17843 <= add_ln740_49_fu_16685_p2;
        add_ln740_50_reg_17848 <= add_ln740_50_fu_16691_p2;
        add_ln740_53_reg_17702 <= add_ln740_53_fu_15882_p2;
        add_ln740_54_reg_17853 <= add_ln740_54_fu_16706_p2;
        add_ln740_58_reg_17858 <= add_ln740_58_fu_16731_p2;
        add_ln740_59_reg_17863 <= add_ln740_59_fu_16737_p2;
        add_ln740_62_reg_17707 <= add_ln740_62_fu_15888_p2;
        add_ln740_63_reg_17868 <= add_ln740_63_fu_16752_p2;
        add_ln740_64_reg_17873 <= add_ln740_64_fu_16758_p2;
        add_ln740_67_reg_17878 <= add_ln740_67_fu_16770_p2;
        add_ln740_68_reg_17883 <= add_ln740_68_fu_16776_p2;
        add_ln740_71_reg_17888 <= add_ln740_71_fu_16799_p2;
        add_ln740_72_reg_17893 <= add_ln740_72_fu_16805_p2;
        add_ln740_75_reg_17712 <= add_ln740_75_fu_15893_p2;
        add_ln740_76_reg_17898 <= add_ln740_76_fu_16820_p2;
        add_ln740_79_reg_17903 <= add_ln740_79_fu_16832_p2;
        add_ln740_82_reg_17908 <= add_ln740_82_fu_16844_p2;
        lshr_ln717_1_reg_17447 <= {{add_ln717_1_fu_14887_p2[10:3]}};
        lshr_ln717_2_reg_17384 <= {{p_read2_int_reg[7:2]}};
        lshr_ln717_2_reg_17384_pp0_iter1_reg <= lshr_ln717_2_reg_17384;
        lshr_ln717_3_reg_17522 <= {{add_ln1171_fu_15205_p2[13:3]}};
        lshr_ln717_4_reg_17390 <= {{p_read3_int_reg[7:3]}};
        lshr_ln717_4_reg_17390_pp0_iter1_reg <= lshr_ln717_4_reg_17390;
        lshr_ln717_s_reg_17431 <= {{mul_ln1171_fu_289_p2[13:3]}};
        p_read34_reg_17363 <= p_read_int_reg;
        p_read34_reg_17363_pp0_iter1_reg <= p_read34_reg_17363;
        p_read_17_reg_17298 <= p_read5_int_reg;
        p_read_18_reg_17309 <= p_read4_int_reg;
        p_read_19_reg_17323 <= p_read3_int_reg;
        p_read_20_reg_17337 <= p_read2_int_reg;
        p_read_20_reg_17337_pp0_iter1_reg <= p_read_20_reg_17337;
        p_read_21_reg_17350 <= p_read1_int_reg;
        p_read_21_reg_17350_pp0_iter1_reg <= p_read_21_reg_17350;
        shl_ln717_2_reg_17441[12 : 5] <= shl_ln717_2_fu_14863_p3[12 : 5];
        trunc_ln712_1_reg_17652 <= {{sub_ln717_1_fu_14870_p2[12:3]}};
        trunc_ln712_2_reg_17406 <= {{mul_ln1171_6_fu_268_p2[13:3]}};
        trunc_ln712_3_reg_17657 <= {{mul_ln1171_12_fu_280_p2[13:3]}};
        trunc_ln712_4_reg_17662 <= {{mul_ln1171_17_fu_325_p2[13:3]}};
        trunc_ln712_6_reg_17667 <= {{mul_ln717_fu_282_p2[12:3]}};
        trunc_ln712_7_reg_17411 <= {{mul_ln717_1_fu_320_p2[12:3]}};
        trunc_ln712_8_reg_17672 <= {{mul_ln1171_30_fu_256_p2[14:3]}};
        trunc_ln712_9_reg_17416 <= {{mul_ln717_2_fu_257_p2[12:3]}};
        trunc_ln712_s_reg_17421 <= {{mul_ln1171_37_fu_262_p2[13:3]}};
        trunc_ln717_19_reg_17727 <= {{sub_ln1171_3_fu_16019_p2[15:3]}};
        trunc_ln717_20_reg_17732 <= {{sub_ln1171_4_fu_16050_p2[12:3]}};
        trunc_ln717_21_reg_17436 <= {{mul_ln1171_1_fu_291_p2[13:3]}};
        trunc_ln717_21_reg_17436_pp0_iter2_reg <= trunc_ln717_21_reg_17436;
        trunc_ln717_22_reg_17737 <= {{mul_ln1171_2_fu_341_p2[14:3]}};
        trunc_ln717_23_reg_17742 <= {{sub_ln1171_5_fu_16087_p2[15:3]}};
        trunc_ln717_24_reg_17747 <= {{sub_ln1171_6_fu_16103_p2[9:3]}};
        trunc_ln717_25_reg_17752 <= {{mul_ln1171_3_fu_308_p2[14:3]}};
        trunc_ln717_26_reg_17757 <= {{mul_ln1171_4_fu_318_p2[15:3]}};
        trunc_ln717_28_reg_17379 <= {{mul_ln1171_5_fu_300_p2[13:3]}};
        trunc_ln717_28_reg_17379_pp0_iter1_reg <= trunc_ln717_28_reg_17379;
        trunc_ln717_28_reg_17379_pp0_iter2_reg <= trunc_ln717_28_reg_17379_pp0_iter1_reg;
        trunc_ln717_30_reg_17452 <= {{mul_ln1171_7_fu_330_p2[14:3]}};
        trunc_ln717_30_reg_17452_pp0_iter2_reg <= trunc_ln717_30_reg_17452;
        trunc_ln717_32_reg_17457 <= {{mul_ln1171_8_fu_261_p2[14:3]}};
        trunc_ln717_34_reg_17462 <= {{mul_ln1171_9_fu_316_p2[14:3]}};
        trunc_ln717_36_reg_17762 <= {{mul_ln1171_10_fu_288_p2[15:3]}};
        trunc_ln717_37_reg_17767 <= {{mul_ln1171_11_fu_328_p2[15:3]}};
        trunc_ln717_38_reg_17467 <= {{sub_ln1171_13_fu_14968_p2[14:3]}};
        trunc_ln717_40_reg_17472 <= {{mul_ln1171_13_fu_331_p2[15:3]}};
        trunc_ln717_41_reg_17477 <= {{mul_ln1171_14_fu_317_p2[15:3]}};
        trunc_ln717_44_reg_17482 <= {{mul_ln1171_15_fu_345_p2[14:3]}};
        trunc_ln717_45_reg_17487 <= {{mul_ln1171_16_fu_313_p2[14:3]}};
        trunc_ln717_46_reg_17492 <= {{mul_ln1171_18_fu_306_p2[15:3]}};
        trunc_ln717_47_reg_17497 <= {{mul_ln1171_19_fu_302_p2[15:3]}};
        trunc_ln717_48_reg_17502 <= {{mul_ln1171_20_fu_286_p2[15:3]}};
        trunc_ln717_49_reg_17507 <= {{sub_ln1171_17_fu_15165_p2[14:3]}};
        trunc_ln717_50_reg_17512 <= {{mul_ln1171_21_fu_260_p2[15:3]}};
        trunc_ln717_51_reg_17517 <= {{mul_ln1171_22_fu_287_p2[14:3]}};
        trunc_ln717_52_reg_17527 <= {{mul_ln1171_23_fu_298_p2[15:3]}};
        trunc_ln717_53_reg_17532 <= {{sub_ln1171_31_fu_15242_p2[15:3]}};
        trunc_ln717_54_reg_17537 <= {{mul_ln1171_24_fu_310_p2[15:3]}};
        trunc_ln717_55_reg_17542 <= {{sub_ln1171_19_fu_15293_p2[15:3]}};
        trunc_ln717_56_reg_17547 <= {{mul_ln1171_25_fu_336_p2[14:3]}};
        trunc_ln717_56_reg_17547_pp0_iter2_reg <= trunc_ln717_56_reg_17547;
        trunc_ln717_57_reg_17552 <= {{sub_ln717_4_fu_15360_p2[11:3]}};
        trunc_ln717_58_reg_17557 <= {{mul_ln1171_26_fu_324_p2[15:3]}};
        trunc_ln717_59_reg_17562 <= {{mul_ln1171_27_fu_321_p2[15:3]}};
        trunc_ln717_60_reg_17567 <= {{sub_ln1171_32_fu_15396_p2[11:3]}};
        trunc_ln717_61_reg_17572 <= {{mul_ln1171_28_fu_276_p2[13:3]}};
        trunc_ln717_62_reg_17577 <= {{mul_ln1171_29_fu_329_p2[15:3]}};
        trunc_ln717_63_reg_17582 <= {{sub_ln1171_20_fu_15443_p2[15:3]}};
        trunc_ln717_64_reg_17587 <= {{sub_ln1171_22_fu_15480_p2[14:3]}};
        trunc_ln717_65_reg_17592 <= {{mul_ln1171_31_fu_309_p2[14:3]}};
        trunc_ln717_66_reg_17597 <= {{sub_ln1171_24_fu_15538_p2[15:3]}};
        trunc_ln717_67_reg_17602 <= {{sub_ln1171_26_fu_15585_p2[14:3]}};
        trunc_ln717_68_reg_17607 <= {{sub_ln1171_28_fu_15622_p2[12:3]}};
        trunc_ln717_69_reg_17612 <= {{sub_ln1171_29_fu_15648_p2[11:3]}};
        trunc_ln717_70_reg_17617 <= {{mul_ln1171_32_fu_303_p2[13:3]}};
        trunc_ln717_71_reg_17622 <= {{mul_ln1171_33_fu_307_p2[15:3]}};
        trunc_ln717_72_reg_17627 <= {{mul_ln1171_34_fu_275_p2[14:3]}};
        trunc_ln717_73_reg_17632 <= {{mul_ln1171_35_fu_297_p2[15:3]}};
        trunc_ln717_74_reg_17637 <= {{mul_ln1171_36_fu_343_p2[13:3]}};
        trunc_ln717_75_reg_17642 <= {{sub_ln1171_30_fu_15725_p2[15:3]}};
        trunc_ln717_76_reg_17647 <= {{mul_ln1171_38_fu_299_p2[15:3]}};
        trunc_ln717_s_reg_17722 <= {{sub_ln1171_2_fu_15992_p2[15:3]}};
        trunc_ln_reg_17717 <= {{sub_ln1171_fu_15951_p2[15:3]}};
        zext_ln1171_43_reg_17395[7 : 0] <= zext_ln1171_43_fu_14760_p1[7 : 0];
        zext_ln1171_45_reg_17401[7 : 0] <= zext_ln1171_45_fu_14765_p1[7 : 0];
        zext_ln1171_reg_17426[7 : 0] <= zext_ln1171_fu_14815_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg[15 : 2] <= shl_ln2_fu_16916_p3[15 : 2];
        ap_return_10_int_reg[15 : 2] <= shl_ln740_s_fu_17112_p3[15 : 2];
        ap_return_11_int_reg[15 : 2] <= shl_ln740_10_fu_17130_p3[15 : 2];
        ap_return_12_int_reg[15 : 2] <= shl_ln740_11_fu_17156_p3[15 : 2];
        ap_return_13_int_reg[15 : 2] <= shl_ln740_12_fu_17175_p3[15 : 2];
        ap_return_14_int_reg[15 : 2] <= shl_ln740_s_fu_17112_p3[15 : 2];
        ap_return_15_int_reg[15 : 2] <= shl_ln740_13_fu_17194_p3[15 : 2];
        ap_return_1_int_reg[15 : 2] <= shl_ln740_1_fu_16938_p3[15 : 2];
        ap_return_2_int_reg[15 : 2] <= shl_ln740_2_fu_16956_p3[15 : 2];
        ap_return_3_int_reg[15 : 2] <= shl_ln740_3_fu_16974_p3[15 : 2];
        ap_return_4_int_reg[15 : 2] <= shl_ln740_4_fu_16996_p3[15 : 2];
        ap_return_5_int_reg[15 : 2] <= shl_ln740_5_fu_17018_p3[15 : 2];
        ap_return_6_int_reg[15 : 2] <= shl_ln740_6_fu_17040_p3[15 : 2];
        ap_return_7_int_reg[15 : 2] <= shl_ln740_7_fu_17058_p3[15 : 2];
        ap_return_8_int_reg[15 : 2] <= shl_ln740_8_fu_17076_p3[15 : 2];
        ap_return_9_int_reg[15 : 2] <= shl_ln740_9_fu_17094_p3[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read_int_reg <= p_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = shl_ln2_fu_16916_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = shl_ln740_1_fu_16938_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = shl_ln740_s_fu_17112_p3;
    end else begin
        ap_return_10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = shl_ln740_10_fu_17130_p3;
    end else begin
        ap_return_11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_12 = ap_return_12_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_12 = shl_ln740_11_fu_17156_p3;
    end else begin
        ap_return_12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_13 = ap_return_13_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_13 = shl_ln740_12_fu_17175_p3;
    end else begin
        ap_return_13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_14 = ap_return_14_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_14 = shl_ln740_s_fu_17112_p3;
    end else begin
        ap_return_14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_15 = ap_return_15_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_15 = shl_ln740_13_fu_17194_p3;
    end else begin
        ap_return_15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = shl_ln740_2_fu_16956_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = shl_ln740_3_fu_16974_p3;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = shl_ln740_4_fu_16996_p3;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = shl_ln740_5_fu_17018_p3;
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = shl_ln740_6_fu_17040_p3;
    end else begin
        ap_return_6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = shl_ln740_7_fu_17058_p3;
    end else begin
        ap_return_7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = shl_ln740_8_fu_17076_p3;
    end else begin
        ap_return_8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = shl_ln740_9_fu_17094_p3;
    end else begin
        ap_return_9 = 'bx;
    end
end

assign add_ln1171_fu_15205_p2 = (zext_ln1171_28_fu_15140_p1 + zext_ln1171_30_fu_15201_p1);

assign add_ln712_fu_16387_p2 = ($signed(sext_ln712_10_fu_16355_p1) + $signed(12'd3072));

assign add_ln717_1_fu_14887_p2 = (zext_ln717_2_fu_14883_p1 + zext_ln717_1_fu_14860_p1);

assign add_ln717_fu_15922_p2 = (zext_ln717_fu_15918_p1 + zext_ln1171_reg_17426);

assign add_ln740_10_fu_17107_p2 = (add_ln740_67_reg_17878 + add_ln740_65_fu_17102_p2);

assign add_ln740_11_fu_17125_p2 = (add_ln740_71_reg_17888 + add_ln740_69_fu_17120_p2);

assign add_ln740_12_fu_17150_p2 = ($signed(sext_ln740_20_fu_17147_p1) + $signed(add_ln740_73_fu_17141_p2));

assign add_ln740_13_fu_17170_p2 = (add_ln740_79_reg_17903 + add_ln740_77_fu_17164_p2);

assign add_ln740_14_fu_17189_p2 = (add_ln740_82_reg_17908 + add_ln740_80_fu_17183_p2);

assign add_ln740_15_fu_16519_p2 = ($signed(sext_ln712_53_fu_16489_p1) + $signed(zext_ln712_fu_16351_p1));

assign add_ln740_16_fu_16901_p2 = ($signed(sext_ln740_2_fu_16898_p1) + $signed(sext_ln712_38_fu_16895_p1));

assign add_ln740_17_fu_16525_p2 = (zext_ln712_2_fu_16359_p1 + zext_ln712_5_fu_16393_p1);

assign add_ln740_18_fu_16535_p2 = ($signed(trunc_ln712_4_reg_17662) + $signed(11'd1520));

assign add_ln740_19_fu_16544_p2 = ($signed(sext_ln740_fu_16540_p1) + $signed(zext_ln740_fu_16531_p1));

assign add_ln740_1_fu_16932_p2 = ($signed(sext_ln740_11_fu_16929_p1) + $signed(add_ln740_21_fu_16924_p2));

assign add_ln740_20_fu_16550_p2 = ($signed(sext_ln712_21_fu_16396_p1) + $signed(sext_ln712_28_fu_16419_p1));

assign add_ln740_21_fu_16924_p2 = ($signed(add_ln740_20_reg_17787) + $signed(sext_ln712_11_fu_16880_p1));

assign add_ln740_22_fu_16556_p2 = ($signed(sext_ln712_55_fu_16492_p1) + $signed(zext_ln1171_38_fu_15937_p1));

assign add_ln740_23_fu_15852_p2 = ($signed(zext_ln712_11_fu_15833_p1) + $signed(11'd1896));

assign add_ln740_24_fu_16565_p2 = ($signed(sext_ln740_5_fu_16562_p1) + $signed(add_ln740_22_fu_16556_p2));

assign add_ln740_25_fu_16571_p2 = ($signed(sext_ln712_15_fu_16372_p1) + $signed(sext_ln712_25_fu_16409_p1));

assign add_ln740_26_fu_16946_p2 = ($signed(add_ln740_25_reg_17797) + $signed(sext_ln712_fu_16850_p1));

assign add_ln740_27_fu_16577_p2 = ($signed(sext_ln712_29_fu_16422_p1) + $signed(zext_ln712_12_fu_16458_p1));

assign add_ln740_28_fu_15858_p2 = ($signed(zext_ln712_13_fu_15846_p1) + $signed(11'd1936));

assign add_ln740_29_fu_16586_p2 = ($signed(sext_ln740_3_fu_16583_p1) + $signed(add_ln740_27_fu_16577_p2));

assign add_ln740_2_fu_16951_p2 = (add_ln740_29_reg_17803 + add_ln740_26_fu_16946_p2);

assign add_ln740_30_fu_16592_p2 = ($signed(sext_ln712_22_fu_16399_p1) + $signed(sext_ln712_30_fu_16425_p1));

assign add_ln740_31_fu_16964_p2 = ($signed(add_ln740_30_reg_17808) + $signed(sext_ln712_1_fu_16853_p1));

assign add_ln740_32_fu_16598_p2 = ($signed(sext_ln712_39_fu_16462_p1) + $signed(sext_ln712_50_fu_16495_p1));

assign add_ln740_33_fu_15864_p2 = ($signed(zext_ln712_3_fu_15775_p1) + $signed(12'd3984));

assign add_ln740_34_fu_16607_p2 = ($signed(sext_ln740_4_fu_16604_p1) + $signed(add_ln740_32_fu_16598_p2));

assign add_ln740_35_fu_16613_p2 = ($signed(sext_ln712_23_fu_16402_p1) + $signed(sext_ln712_40_fu_16465_p1));

assign add_ln740_36_fu_16982_p2 = ($signed(add_ln740_35_reg_17818) + $signed(sext_ln712_2_fu_16856_p1));

assign add_ln740_37_fu_16619_p2 = ($signed(sext_ln712_58_fu_16498_p1) + $signed(zext_ln712_4_fu_16362_p1));

assign add_ln740_38_fu_15870_p2 = ($signed(zext_ln712_8_fu_15819_p1) + $signed(11'd1640));

assign add_ln740_39_fu_16628_p2 = ($signed(sext_ln740_12_fu_16625_p1) + $signed(add_ln740_37_fu_16619_p2));

assign add_ln740_3_fu_16969_p2 = (add_ln740_34_reg_17813 + add_ln740_31_fu_16964_p2);

assign add_ln740_40_fu_16634_p2 = ($signed(sext_ln712_41_fu_16468_p1) + $signed(sext_ln712_52_fu_16501_p1));

assign add_ln740_41_fu_17004_p2 = ($signed(add_ln740_40_reg_17828) + $signed(sext_ln712_12_fu_16883_p1));

assign add_ln740_42_fu_15876_p2 = (zext_ln712_1_fu_15761_p1 + zext_ln712_6_fu_15792_p1);

assign add_ln740_43_fu_16643_p2 = ($signed(zext_ln712_9_fu_16428_p1) + $signed(11'd1488));

assign add_ln740_44_fu_16653_p2 = ($signed(sext_ln740_6_fu_16649_p1) + $signed(zext_ln740_1_fu_16640_p1));

assign add_ln740_45_fu_16659_p2 = ($signed(sext_ln712_13_fu_16365_p1) + $signed(sext_ln712_31_fu_16405_p1));

assign add_ln740_46_fu_17029_p2 = ($signed(sext_ln740_14_fu_17026_p1) + $signed(sext_ln712_3_fu_16859_p1));

assign add_ln740_47_fu_16665_p2 = ($signed(sext_ln712_42_fu_16431_p1) + $signed(sext_ln712_49_fu_16471_p1));

assign add_ln740_48_fu_16675_p2 = ($signed(sext_ln712_59_fu_16504_p1) + $signed(13'd7432));

assign add_ln740_49_fu_16685_p2 = ($signed(sext_ln740_16_fu_16681_p1) + $signed(sext_ln740_15_fu_16671_p1));

assign add_ln740_4_fu_16990_p2 = ($signed(sext_ln740_13_fu_16987_p1) + $signed(add_ln740_36_fu_16982_p2));

assign add_ln740_50_fu_16691_p2 = ($signed(sext_ln712_14_fu_16369_p1) + $signed(sext_ln712_32_fu_16434_p1));

assign add_ln740_51_fu_17048_p2 = ($signed(add_ln740_50_reg_17848) + $signed(sext_ln712_4_fu_16862_p1));

assign add_ln740_52_fu_16697_p2 = ($signed(sext_ln712_47_fu_16486_p1) + $signed(sext_ln712_54_fu_16507_p1));

assign add_ln740_53_fu_15882_p2 = ($signed(zext_ln712_7_fu_15796_p1) + $signed(11'd1064));

assign add_ln740_54_fu_16706_p2 = ($signed(sext_ln740_8_fu_16703_p1) + $signed(add_ln740_52_fu_16697_p2));

assign add_ln740_55_fu_17066_p2 = ($signed(add_ln740_25_reg_17797) + $signed(sext_ln712_5_fu_16865_p1));

assign add_ln740_56_fu_16712_p2 = ($signed(sext_ln712_45_fu_16437_p1) + $signed(sext_ln712_60_fu_16510_p1));

assign add_ln740_57_fu_16722_p2 = ($signed(trunc_ln712_8_reg_17672) + $signed(12'd3752));

assign add_ln740_58_fu_16731_p2 = ($signed(sext_ln740_9_fu_16727_p1) + $signed(sext_ln740_17_fu_16718_p1));

assign add_ln740_59_fu_16737_p2 = ($signed(sext_ln712_15_fu_16372_p1) + $signed(sext_ln712_26_fu_16413_p1));

assign add_ln740_5_fu_17012_p2 = ($signed(sext_ln740_7_fu_17009_p1) + $signed(add_ln740_41_fu_17004_p2));

assign add_ln740_60_fu_17084_p2 = ($signed(add_ln740_59_reg_17863) + $signed(sext_ln712_6_fu_16868_p1));

assign add_ln740_61_fu_16743_p2 = ($signed(sext_ln712_43_fu_16474_p1) + $signed(zext_ln717_7_fu_16348_p1));

assign add_ln740_62_fu_15888_p2 = (trunc_ln712_s_reg_17421 + 11'd192);

assign add_ln740_63_fu_16752_p2 = (zext_ln740_2_fu_16749_p1 + add_ln740_61_fu_16743_p2);

assign add_ln740_64_fu_16758_p2 = ($signed(sext_ln712_16_fu_16376_p1) + $signed(sext_ln712_34_fu_16440_p1));

assign add_ln740_65_fu_17102_p2 = ($signed(add_ln740_64_reg_17873) + $signed(sext_ln712_7_fu_16871_p1));

assign add_ln740_66_fu_16764_p2 = ($signed(sext_ln712_57_fu_16516_p1) + $signed(14'd15360));

assign add_ln740_67_fu_16770_p2 = ($signed(add_ln740_66_fu_16764_p2) + $signed(sext_ln712_47_fu_16486_p1));

assign add_ln740_68_fu_16776_p2 = ($signed(sext_ln712_17_fu_16380_p1) + $signed(sext_ln712_35_fu_16443_p1));

assign add_ln740_69_fu_17120_p2 = ($signed(add_ln740_68_reg_17883) + $signed(sext_ln712_8_fu_16874_p1));

assign add_ln740_6_fu_17035_p2 = (add_ln740_49_reg_17843 + add_ln740_46_fu_17029_p2);

assign add_ln740_70_fu_16782_p2 = ($signed(sext_ln712_44_fu_16477_p1) + $signed(sext_ln712_56_fu_16513_p1));

assign add_ln740_71_fu_16799_p2 = ($signed(sext_ln740_10_fu_16795_p1) + $signed(add_ln740_70_fu_16782_p2));

assign add_ln740_72_fu_16805_p2 = ($signed(sext_ln712_18_fu_16383_p1) + $signed(sext_ln712_33_fu_16416_p1));

assign add_ln740_73_fu_17141_p2 = ($signed(sext_ln740_18_fu_17138_p1) + $signed(sext_ln712_9_fu_16877_p1));

assign add_ln740_74_fu_16811_p2 = ($signed(sext_ln712_51_fu_16480_p1) + $signed(zext_ln712_10_fu_16446_p1));

assign add_ln740_75_fu_15893_p2 = ($signed(zext_ln712_14_fu_15849_p1) + $signed(10'd640));

assign add_ln740_76_fu_16820_p2 = ($signed(sext_ln740_19_fu_16817_p1) + $signed(add_ln740_74_fu_16811_p2));

assign add_ln740_77_fu_17164_p2 = ($signed(sext_ln712_24_fu_16889_p1) + $signed(sext_ln712_19_fu_16886_p1));

assign add_ln740_78_fu_16826_p2 = ($signed(sext_ln712_46_fu_16483_p1) + $signed(sext_ln712_57_fu_16516_p1));

assign add_ln740_79_fu_16832_p2 = ($signed(add_ln740_78_fu_16826_p2) + $signed(sext_ln712_36_fu_16449_p1));

assign add_ln740_7_fu_17053_p2 = (add_ln740_54_reg_17853 + add_ln740_51_fu_17048_p2);

assign add_ln740_80_fu_17183_p2 = ($signed(sext_ln712_24_fu_16889_p1) + $signed(sext_ln712_20_fu_16892_p1));

assign add_ln740_81_fu_16838_p2 = ($signed(sext_ln712_47_fu_16486_p1) + $signed(sext_ln712_57_fu_16516_p1));

assign add_ln740_82_fu_16844_p2 = ($signed(add_ln740_81_fu_16838_p2) + $signed(sext_ln712_37_fu_16452_p1));

assign add_ln740_8_fu_17071_p2 = (add_ln740_58_reg_17858 + add_ln740_55_fu_17066_p2);

assign add_ln740_9_fu_17089_p2 = (add_ln740_63_reg_17868 + add_ln740_60_fu_17084_p2);

assign add_ln740_fu_16910_p2 = ($signed(sext_ln740_1_fu_16907_p1) + $signed(add_ln740_16_fu_16901_p2));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign lshr_ln_fu_15927_p4 = {{add_ln717_fu_15922_p2[12:3]}};

assign mul_ln1171_10_fu_288_p0 = r_V_1_fu_16155_p1;

assign mul_ln1171_10_fu_288_p1 = 16'd65435;

assign mul_ln1171_11_fu_328_p0 = r_V_1_fu_16155_p1;

assign mul_ln1171_11_fu_328_p1 = 16'd65439;

assign mul_ln1171_12_fu_280_p0 = mul_ln1171_12_fu_280_p00;

assign mul_ln1171_12_fu_280_p00 = p_read_20_reg_17337;

assign mul_ln1171_12_fu_280_p1 = 14'd59;

assign mul_ln1171_13_fu_331_p0 = r_V_2_fu_14933_p1;

assign mul_ln1171_13_fu_331_p1 = 16'd65426;

assign mul_ln1171_14_fu_317_p0 = r_V_2_fu_14933_p1;

assign mul_ln1171_14_fu_317_p1 = 16'd65447;

assign mul_ln1171_15_fu_345_p0 = zext_ln1171_19_fu_14938_p1;

assign mul_ln1171_15_fu_345_p1 = 15'd32713;

assign mul_ln1171_16_fu_313_p0 = zext_ln1171_19_fu_14938_p1;

assign mul_ln1171_16_fu_313_p1 = 15'd32715;

assign mul_ln1171_17_fu_325_p0 = mul_ln1171_17_fu_325_p00;

assign mul_ln1171_17_fu_325_p00 = p_read_19_reg_17323;

assign mul_ln1171_17_fu_325_p1 = 14'd38;

assign mul_ln1171_18_fu_306_p0 = r_V_3_fu_15054_p1;

assign mul_ln1171_18_fu_306_p1 = 16'd65434;

assign mul_ln1171_19_fu_302_p0 = r_V_3_fu_15054_p1;

assign mul_ln1171_19_fu_302_p1 = 16'd65439;

assign mul_ln1171_1_fu_291_p0 = zext_ln1171_3_fu_14810_p1;

assign mul_ln1171_1_fu_291_p1 = 14'd16357;

assign mul_ln1171_20_fu_286_p0 = r_V_3_fu_15054_p1;

assign mul_ln1171_20_fu_286_p1 = 16'd65444;

assign mul_ln1171_21_fu_260_p0 = r_V_3_fu_15054_p1;

assign mul_ln1171_21_fu_260_p1 = 16'd65460;

assign mul_ln1171_22_fu_287_p0 = mul_ln1171_22_fu_287_p00;

assign mul_ln1171_22_fu_287_p00 = p_read_19_reg_17323;

assign mul_ln1171_22_fu_287_p1 = 15'd32709;

assign mul_ln1171_23_fu_298_p0 = r_V_3_fu_15054_p1;

assign mul_ln1171_23_fu_298_p1 = 16'd65455;

assign mul_ln1171_24_fu_310_p0 = r_V_3_fu_15054_p1;

assign mul_ln1171_24_fu_310_p1 = 16'd65457;

assign mul_ln1171_25_fu_336_p0 = zext_ln1171_37_fu_15322_p1;

assign mul_ln1171_25_fu_336_p1 = 15'd32713;

assign mul_ln1171_26_fu_324_p0 = r_V_5_fu_15309_p1;

assign mul_ln1171_26_fu_324_p1 = 16'd65428;

assign mul_ln1171_27_fu_321_p0 = r_V_5_fu_15309_p1;

assign mul_ln1171_27_fu_321_p1 = 16'd65445;

assign mul_ln1171_28_fu_276_p0 = mul_ln1171_28_fu_276_p00;

assign mul_ln1171_28_fu_276_p00 = p_read_18_reg_17309;

assign mul_ln1171_28_fu_276_p1 = 14'd16363;

assign mul_ln1171_29_fu_329_p0 = r_V_5_fu_15309_p1;

assign mul_ln1171_29_fu_329_p1 = 16'd65465;

assign mul_ln1171_2_fu_341_p0 = zext_ln1171_2_fu_15906_p1;

assign mul_ln1171_2_fu_341_p1 = 15'd32733;

assign mul_ln1171_30_fu_256_p0 = zext_ln1171_37_fu_15322_p1;

assign mul_ln1171_30_fu_256_p1 = 15'd71;

assign mul_ln1171_31_fu_309_p0 = zext_ln1171_37_fu_15322_p1;

assign mul_ln1171_31_fu_309_p1 = 15'd32729;

assign mul_ln1171_32_fu_303_p0 = zext_ln1171_43_reg_17395;

assign mul_ln1171_32_fu_303_p1 = 14'd16362;

assign mul_ln1171_33_fu_307_p0 = r_V_6_fu_15554_p1;

assign mul_ln1171_33_fu_307_p1 = 16'd65469;

assign mul_ln1171_34_fu_275_p0 = zext_ln1171_44_fu_15560_p1;

assign mul_ln1171_34_fu_275_p1 = 15'd32716;

assign mul_ln1171_35_fu_297_p0 = r_V_6_fu_15554_p1;

assign mul_ln1171_35_fu_297_p1 = 16'd65419;

assign mul_ln1171_36_fu_343_p0 = zext_ln1171_43_reg_17395;

assign mul_ln1171_36_fu_343_p1 = 14'd16363;

assign mul_ln1171_37_fu_262_p0 = mul_ln1171_37_fu_262_p00;

assign mul_ln1171_37_fu_262_p00 = p_read5_int_reg;

assign mul_ln1171_37_fu_262_p1 = 14'd39;

assign mul_ln1171_38_fu_299_p0 = r_V_6_fu_15554_p1;

assign mul_ln1171_38_fu_299_p1 = 16'd65436;

assign mul_ln1171_3_fu_308_p0 = zext_ln1171_2_fu_15906_p1;

assign mul_ln1171_3_fu_308_p1 = 15'd32730;

assign mul_ln1171_4_fu_318_p0 = mul_ln1171_4_fu_318_p00;

assign mul_ln1171_4_fu_318_p00 = p_read34_reg_17363_pp0_iter1_reg;

assign mul_ln1171_4_fu_318_p1 = 16'd65462;

assign mul_ln1171_5_fu_300_p0 = zext_ln1171_13_fu_14719_p1;

assign mul_ln1171_5_fu_300_p1 = 14'd16359;

assign mul_ln1171_6_fu_268_p0 = zext_ln1171_13_fu_14719_p1;

assign mul_ln1171_6_fu_268_p1 = 14'd45;

assign mul_ln1171_7_fu_330_p0 = zext_ln1171_12_fu_14854_p1;

assign mul_ln1171_7_fu_330_p1 = 15'd32731;

assign mul_ln1171_8_fu_261_p0 = zext_ln1171_12_fu_14854_p1;

assign mul_ln1171_8_fu_261_p1 = 15'd32714;

assign mul_ln1171_9_fu_316_p0 = zext_ln1171_12_fu_14854_p1;

assign mul_ln1171_9_fu_316_p1 = 15'd32709;

assign mul_ln1171_fu_289_p0 = zext_ln1171_3_fu_14810_p1;

assign mul_ln1171_fu_289_p1 = 14'd52;

assign mul_ln717_1_fu_320_p0 = mul_ln717_1_fu_320_p00;

assign mul_ln717_1_fu_320_p00 = p_read4_int_reg;

assign mul_ln717_1_fu_320_p1 = 13'd26;

assign mul_ln717_2_fu_257_p0 = mul_ln717_2_fu_257_p00;

assign mul_ln717_2_fu_257_p00 = p_read5_int_reg;

assign mul_ln717_2_fu_257_p1 = 13'd29;

assign mul_ln717_fu_282_p0 = mul_ln717_fu_282_p00;

assign mul_ln717_fu_282_p00 = p_read_19_reg_17323;

assign mul_ln717_fu_282_p1 = 13'd25;

assign or_ln_fu_16788_p3 = {{5'd17}, {lshr_ln717_2_reg_17384_pp0_iter1_reg}};

assign r_V_1_fu_16155_p1 = p_read_21_reg_17350_pp0_iter1_reg;

assign r_V_2_fu_14933_p1 = p_read_20_reg_17337;

assign r_V_3_fu_15054_p1 = p_read_19_reg_17323;

assign r_V_5_fu_15309_p1 = p_read_18_reg_17309;

assign r_V_6_fu_15554_p1 = p_read_17_reg_17298;

assign sext_ln1171_17_fu_14964_p1 = $signed(sub_ln1171_12_fu_14958_p2);

assign sext_ln1171_18_fu_15150_p1 = $signed(sub_ln1171_16_fu_15144_p2);

assign sext_ln1171_19_fu_15285_p1 = $signed(sub_ln1171_18_fu_15279_p2);

assign sext_ln1171_20_fu_15476_p1 = $signed(sub_ln1171_21_fu_15470_p2);

assign sext_ln1171_21_fu_15523_p1 = $signed(sub_ln1171_23_fu_15517_p2);

assign sext_ln1171_22_fu_15581_p1 = $signed(sub_ln1171_25_fu_15575_p2);

assign sext_ln1171_23_fu_15618_p1 = $signed(sub_ln1171_27_fu_15612_p2);

assign sext_ln1171_fu_15984_p1 = $signed(sub_ln1171_1_fu_15978_p2);

assign sext_ln712_10_fu_16355_p1 = $signed(trunc_ln717_27_fu_16145_p4);

assign sext_ln712_11_fu_16880_p1 = $signed(trunc_ln717_28_reg_17379_pp0_iter2_reg);

assign sext_ln712_12_fu_16883_p1 = $signed(trunc_ln717_30_reg_17452_pp0_iter2_reg);

assign sext_ln712_13_fu_16365_p1 = $signed(trunc_ln717_31_fu_16215_p4);

assign sext_ln712_14_fu_16369_p1 = $signed(trunc_ln717_32_reg_17457);

assign sext_ln712_15_fu_16372_p1 = $signed(trunc_ln717_29_fu_16177_p4);

assign sext_ln712_16_fu_16376_p1 = $signed(trunc_ln717_33_fu_16237_p4);

assign sext_ln712_17_fu_16380_p1 = $signed(trunc_ln717_34_reg_17462);

assign sext_ln712_18_fu_16383_p1 = $signed(trunc_ln717_35_fu_16253_p4);

assign sext_ln712_19_fu_16886_p1 = $signed(trunc_ln717_36_reg_17762);

assign sext_ln712_1_fu_16853_p1 = $signed(trunc_ln717_s_reg_17722);

assign sext_ln712_20_fu_16892_p1 = $signed(trunc_ln717_37_reg_17767);

assign sext_ln712_21_fu_16396_p1 = $signed(trunc_ln717_38_reg_17467);

assign sext_ln712_22_fu_16399_p1 = $signed(trunc_ln717_40_reg_17472);

assign sext_ln712_23_fu_16402_p1 = $signed(trunc_ln717_41_reg_17477);

assign sext_ln712_24_fu_16889_p1 = $signed(add_ln712_reg_17772);

assign sext_ln712_25_fu_16409_p1 = $signed(trunc_ln717_39_fu_16300_p4);

assign sext_ln712_26_fu_16413_p1 = $signed(trunc_ln717_44_reg_17482);

assign sext_ln712_27_fu_15788_p1 = $signed(trunc_ln717_42_fu_15024_p4);

assign sext_ln712_28_fu_16419_p1 = $signed(trunc_ln717_46_reg_17492);

assign sext_ln712_29_fu_16422_p1 = $signed(trunc_ln717_47_reg_17497);

assign sext_ln712_2_fu_16856_p1 = $signed(trunc_ln717_19_reg_17727);

assign sext_ln712_30_fu_16425_p1 = $signed(trunc_ln717_48_reg_17502);

assign sext_ln712_31_fu_16405_p1 = $signed(trunc_ln717_43_fu_16338_p4);

assign sext_ln712_32_fu_16434_p1 = $signed(trunc_ln717_50_reg_17512);

assign sext_ln712_33_fu_16416_p1 = $signed(trunc_ln717_45_reg_17487);

assign sext_ln712_34_fu_16440_p1 = $signed(trunc_ln717_52_reg_17527);

assign sext_ln712_35_fu_16443_p1 = $signed(trunc_ln717_53_reg_17532);

assign sext_ln712_36_fu_16449_p1 = $signed(trunc_ln717_54_reg_17537);

assign sext_ln712_37_fu_16452_p1 = $signed(trunc_ln717_55_reg_17542);

assign sext_ln712_38_fu_16895_p1 = $signed(trunc_ln717_56_reg_17547_pp0_iter2_reg);

assign sext_ln712_39_fu_16462_p1 = $signed(trunc_ln717_58_reg_17557);

assign sext_ln712_3_fu_16859_p1 = $signed(trunc_ln717_20_reg_17732);

assign sext_ln712_40_fu_16465_p1 = $signed(trunc_ln717_59_reg_17562);

assign sext_ln712_41_fu_16468_p1 = $signed(trunc_ln717_60_reg_17567);

assign sext_ln712_42_fu_16431_p1 = $signed(trunc_ln717_49_reg_17507);

assign sext_ln712_43_fu_16474_p1 = $signed(trunc_ln717_63_reg_17582);

assign sext_ln712_44_fu_16477_p1 = $signed(trunc_ln717_64_reg_17587);

assign sext_ln712_45_fu_16437_p1 = $signed(trunc_ln717_51_reg_17517);

assign sext_ln712_46_fu_16483_p1 = $signed(trunc_ln717_66_reg_17597);

assign sext_ln712_47_fu_16486_p1 = $signed(trunc_ln717_62_reg_17577);

assign sext_ln712_48_fu_16455_p1 = $signed(trunc_ln717_57_reg_17552);

assign sext_ln712_49_fu_16471_p1 = $signed(trunc_ln717_61_reg_17572);

assign sext_ln712_4_fu_16862_p1 = $signed(trunc_ln717_21_reg_17436_pp0_iter2_reg);

assign sext_ln712_50_fu_16495_p1 = $signed(trunc_ln717_69_reg_17612);

assign sext_ln712_51_fu_16480_p1 = $signed(trunc_ln717_65_reg_17592);

assign sext_ln712_52_fu_16501_p1 = $signed(trunc_ln717_71_reg_17622);

assign sext_ln712_53_fu_16489_p1 = $signed(trunc_ln717_67_reg_17602);

assign sext_ln712_54_fu_16507_p1 = $signed(trunc_ln717_73_reg_17632);

assign sext_ln712_55_fu_16492_p1 = $signed(trunc_ln717_68_reg_17607);

assign sext_ln712_56_fu_16513_p1 = $signed(trunc_ln717_76_reg_17647);

assign sext_ln712_57_fu_16516_p1 = $signed(trunc_ln717_75_reg_17642);

assign sext_ln712_58_fu_16498_p1 = $signed(trunc_ln717_70_reg_17617);

assign sext_ln712_59_fu_16504_p1 = $signed(trunc_ln717_72_reg_17627);

assign sext_ln712_5_fu_16865_p1 = $signed(trunc_ln717_22_reg_17737);

assign sext_ln712_60_fu_16510_p1 = $signed(trunc_ln717_74_reg_17637);

assign sext_ln712_6_fu_16868_p1 = $signed(trunc_ln717_23_reg_17742);

assign sext_ln712_7_fu_16871_p1 = $signed(trunc_ln717_24_reg_17747);

assign sext_ln712_8_fu_16874_p1 = $signed(trunc_ln717_25_reg_17752);

assign sext_ln712_9_fu_16877_p1 = $signed(trunc_ln717_26_reg_17757);

assign sext_ln712_fu_16850_p1 = $signed(trunc_ln_reg_17717);

assign sext_ln740_10_fu_16795_p1 = $signed(or_ln_fu_16788_p3);

assign sext_ln740_11_fu_16929_p1 = $signed(add_ln740_24_reg_17792);

assign sext_ln740_12_fu_16625_p1 = $signed(add_ln740_38_reg_17692);

assign sext_ln740_13_fu_16987_p1 = $signed(add_ln740_39_reg_17823);

assign sext_ln740_14_fu_17026_p1 = $signed(add_ln740_45_reg_17838);

assign sext_ln740_15_fu_16671_p1 = $signed(add_ln740_47_fu_16665_p2);

assign sext_ln740_16_fu_16681_p1 = $signed(add_ln740_48_fu_16675_p2);

assign sext_ln740_17_fu_16718_p1 = $signed(add_ln740_56_fu_16712_p2);

assign sext_ln740_18_fu_17138_p1 = $signed(add_ln740_72_reg_17893);

assign sext_ln740_19_fu_16817_p1 = $signed(add_ln740_75_reg_17712);

assign sext_ln740_1_fu_16907_p1 = $signed(add_ln740_19_reg_17782);

assign sext_ln740_20_fu_17147_p1 = $signed(add_ln740_76_reg_17898);

assign sext_ln740_2_fu_16898_p1 = $signed(add_ln740_15_reg_17777);

assign sext_ln740_3_fu_16583_p1 = $signed(add_ln740_28_reg_17682);

assign sext_ln740_4_fu_16604_p1 = $signed(add_ln740_33_reg_17687);

assign sext_ln740_5_fu_16562_p1 = $signed(add_ln740_23_reg_17677);

assign sext_ln740_6_fu_16649_p1 = $signed(add_ln740_43_fu_16643_p2);

assign sext_ln740_7_fu_17009_p1 = $signed(add_ln740_44_reg_17833);

assign sext_ln740_8_fu_16703_p1 = $signed(add_ln740_53_reg_17702);

assign sext_ln740_9_fu_16727_p1 = $signed(add_ln740_57_fu_16722_p2);

assign sext_ln740_fu_16540_p1 = $signed(add_ln740_18_fu_16535_p2);

assign shl_ln1171_10_fu_16321_p3 = {{p_read_20_reg_17337_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_11_fu_15133_p3 = {{p_read_19_reg_17323}, {5'd0}};

assign shl_ln1171_12_fu_15154_p3 = {{p_read_19_reg_17323}, {1'd0}};

assign shl_ln1171_13_fu_15268_p3 = {{p_read_19_reg_17323}, {6'd0}};

assign shl_ln1171_14_fu_15432_p3 = {{p_read_18_reg_17309}, {7'd0}};

assign shl_ln1171_15_fu_15459_p3 = {{p_read_18_reg_17309}, {5'd0}};

assign shl_ln1171_16_fu_15506_p3 = {{p_read_18_reg_17309}, {6'd0}};

assign shl_ln1171_17_fu_15527_p3 = {{p_read_18_reg_17309}, {2'd0}};

assign shl_ln1171_18_fu_15564_p3 = {{p_read_17_reg_17298}, {5'd0}};

assign shl_ln1171_19_fu_15601_p3 = {{p_read_17_reg_17298}, {3'd0}};

assign shl_ln1171_1_fu_15967_p3 = {{p_read34_reg_17363_pp0_iter1_reg}, {6'd0}};

assign shl_ln1171_20_fu_15637_p3 = {{p_read_17_reg_17298}, {1'd0}};

assign shl_ln1171_21_fu_15714_p3 = {{p_read_17_reg_17298}, {7'd0}};

assign shl_ln1171_2_fu_16283_p3 = {{p_read_20_reg_17337_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_3_fu_16008_p3 = {{p_read34_reg_17363_pp0_iter1_reg}, {3'd0}};

assign shl_ln1171_4_fu_16035_p3 = {{p_read34_reg_17363_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_5_fu_16076_p3 = {{p_read34_reg_17363_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_6_fu_16160_p3 = {{p_read_21_reg_17350_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_7_fu_16187_p3 = {{p_read_21_reg_17350_pp0_iter1_reg}, {6'd0}};

assign shl_ln1171_8_fu_16198_p3 = {{p_read_21_reg_17350_pp0_iter1_reg}, {4'd0}};

assign shl_ln1171_9_fu_16310_p3 = {{p_read_20_reg_17337_pp0_iter1_reg}, {6'd0}};

assign shl_ln1171_s_fu_14947_p3 = {{p_read_20_reg_17337}, {5'd0}};

assign shl_ln1_fu_15940_p3 = {{p_read34_reg_17363_pp0_iter1_reg}, {7'd0}};

assign shl_ln2_fu_16916_p3 = {{add_ln740_fu_16910_p2}, {2'd0}};

assign shl_ln717_1_fu_14828_p3 = {{p_read34_reg_17363}, {5'd0}};

assign shl_ln717_2_fu_14863_p3 = {{p_read_21_reg_17350}, {5'd0}};

assign shl_ln717_3_fu_14876_p3 = {{p_read_21_reg_17350}, {2'd0}};

assign shl_ln717_4_fu_15007_p3 = {{p_read_20_reg_17337}, {3'd0}};

assign shl_ln717_5_fu_15105_p3 = {{p_read_19_reg_17323}, {4'd0}};

assign shl_ln717_6_fu_15116_p3 = {{p_read_19_reg_17323}, {2'd0}};

assign shl_ln717_7_fu_15338_p3 = {{p_read_18_reg_17309}, {3'd0}};

assign shl_ln717_8_fu_15349_p3 = {{p_read_18_reg_17309}, {1'd0}};

assign shl_ln740_10_fu_17130_p3 = {{add_ln740_11_fu_17125_p2}, {2'd0}};

assign shl_ln740_11_fu_17156_p3 = {{add_ln740_12_fu_17150_p2}, {2'd0}};

assign shl_ln740_12_fu_17175_p3 = {{add_ln740_13_fu_17170_p2}, {2'd0}};

assign shl_ln740_13_fu_17194_p3 = {{add_ln740_14_fu_17189_p2}, {2'd0}};

assign shl_ln740_1_fu_16938_p3 = {{add_ln740_1_fu_16932_p2}, {2'd0}};

assign shl_ln740_2_fu_16956_p3 = {{add_ln740_2_fu_16951_p2}, {2'd0}};

assign shl_ln740_3_fu_16974_p3 = {{add_ln740_3_fu_16969_p2}, {2'd0}};

assign shl_ln740_4_fu_16996_p3 = {{add_ln740_4_fu_16990_p2}, {2'd0}};

assign shl_ln740_5_fu_17018_p3 = {{add_ln740_5_fu_17012_p2}, {2'd0}};

assign shl_ln740_6_fu_17040_p3 = {{add_ln740_6_fu_17035_p2}, {2'd0}};

assign shl_ln740_7_fu_17058_p3 = {{add_ln740_7_fu_17053_p2}, {2'd0}};

assign shl_ln740_8_fu_17076_p3 = {{add_ln740_8_fu_17071_p2}, {2'd0}};

assign shl_ln740_9_fu_17094_p3 = {{add_ln740_9_fu_17089_p2}, {2'd0}};

assign shl_ln740_s_fu_17112_p3 = {{add_ln740_10_fu_17107_p2}, {2'd0}};

assign shl_ln_fu_15911_p3 = {{p_read34_reg_17363_pp0_iter1_reg}, {4'd0}};

assign sub_ln1171_10_fu_16231_p2 = (zext_ln1171_17_fu_16225_p1 - zext_ln1171_14_fu_16167_p1);

assign sub_ln1171_11_fu_16247_p2 = (14'd0 - zext_ln1171_18_fu_16228_p1);

assign sub_ln1171_12_fu_14958_p2 = (14'd0 - zext_ln1171_21_fu_14954_p1);

assign sub_ln1171_13_fu_14968_p2 = ($signed(sext_ln1171_17_fu_14964_p1) - $signed(zext_ln1171_19_fu_14938_p1));

assign sub_ln1171_14_fu_16294_p2 = (16'd0 - zext_ln1171_22_fu_16290_p1);

assign sub_ln1171_15_fu_16332_p2 = (zext_ln1171_24_fu_16328_p1 - zext_ln1171_23_fu_16317_p1);

assign sub_ln1171_16_fu_15144_p2 = (14'd0 - zext_ln1171_28_fu_15140_p1);

assign sub_ln1171_17_fu_15165_p2 = ($signed(sext_ln1171_18_fu_15150_p1) - $signed(zext_ln1171_29_fu_15161_p1));

assign sub_ln1171_18_fu_15279_p2 = (15'd0 - zext_ln1171_32_fu_15275_p1);

assign sub_ln1171_19_fu_15293_p2 = ($signed(sext_ln1171_19_fu_15285_p1) - $signed(zext_ln1171_33_fu_15289_p1));

assign sub_ln1171_1_fu_15978_p2 = (15'd0 - zext_ln1171_5_fu_15974_p1);

assign sub_ln1171_20_fu_15443_p2 = (16'd0 - zext_ln1171_39_fu_15439_p1);

assign sub_ln1171_21_fu_15470_p2 = (14'd0 - zext_ln1171_40_fu_15466_p1);

assign sub_ln1171_22_fu_15480_p2 = ($signed(sext_ln1171_20_fu_15476_p1) - $signed(zext_ln1171_37_fu_15322_p1));

assign sub_ln1171_23_fu_15517_p2 = (15'd0 - zext_ln1171_41_fu_15513_p1);

assign sub_ln1171_24_fu_15538_p2 = ($signed(sext_ln1171_21_fu_15523_p1) - $signed(zext_ln1171_42_fu_15534_p1));

assign sub_ln1171_25_fu_15575_p2 = (14'd0 - zext_ln1171_46_fu_15571_p1);

assign sub_ln1171_26_fu_15585_p2 = ($signed(sext_ln1171_22_fu_15581_p1) - $signed(zext_ln1171_44_fu_15560_p1));

assign sub_ln1171_27_fu_15612_p2 = (12'd0 - zext_ln1171_47_fu_15608_p1);

assign sub_ln1171_28_fu_15622_p2 = ($signed(sext_ln1171_23_fu_15618_p1) - $signed(zext_ln1171_45_reg_17401));

assign sub_ln1171_29_fu_15648_p2 = (zext_ln1171_48_fu_15644_p1 - zext_ln1171_47_fu_15608_p1);

assign sub_ln1171_2_fu_15992_p2 = ($signed(sext_ln1171_fu_15984_p1) - $signed(zext_ln1171_6_fu_15988_p1));

assign sub_ln1171_30_fu_15725_p2 = (16'd0 - zext_ln1171_49_fu_15721_p1);

assign sub_ln1171_31_fu_15242_p2 = (r_V_3_fu_15054_p1 - zext_ln1171_31_fu_15238_p1);

assign sub_ln1171_32_fu_15396_p2 = (zext_ln1171_36_fu_15319_p1 - zext_ln717_8_fu_15345_p1);

assign sub_ln1171_3_fu_16019_p2 = ($signed(sext_ln1171_fu_15984_p1) - $signed(zext_ln1171_7_fu_16015_p1));

assign sub_ln1171_4_fu_16050_p2 = (zext_ln1171_9_fu_16046_p1 - zext_ln717_fu_15918_p1);

assign sub_ln1171_5_fu_16087_p2 = ($signed(sext_ln1171_fu_15984_p1) - $signed(zext_ln1171_10_fu_16083_p1));

assign sub_ln1171_6_fu_16103_p2 = (10'd0 - zext_ln1171_8_fu_16042_p1);

assign sub_ln1171_7_fu_16139_p2 = (9'd0 - zext_ln1171_1_fu_15903_p1);

assign sub_ln1171_8_fu_16171_p2 = (16'd0 - zext_ln1171_14_fu_16167_p1);

assign sub_ln1171_9_fu_16209_p2 = (zext_ln1171_16_fu_16205_p1 - zext_ln1171_15_fu_16194_p1);

assign sub_ln1171_fu_15951_p2 = (16'd0 - zext_ln1171_4_fu_15947_p1);

assign sub_ln717_1_fu_14870_p2 = (shl_ln717_2_fu_14863_p3 - zext_ln1171_11_fu_14851_p1);

assign sub_ln717_2_fu_15018_p2 = (zext_ln717_4_fu_15014_p1 - zext_ln717_3_fu_15004_p1);

assign sub_ln717_3_fu_15127_p2 = (zext_ln717_5_fu_15112_p1 - zext_ln717_6_fu_15123_p1);

assign sub_ln717_4_fu_15360_p2 = (zext_ln717_8_fu_15345_p1 - zext_ln717_9_fu_15356_p1);

assign sub_ln717_fu_14835_p2 = (shl_ln717_1_fu_14828_p3 - zext_ln1171_fu_14815_p1);

assign tmp_fu_15231_p3 = {{p_read_19_reg_17323}, {7'd0}};

assign trunc_ln3_fu_15751_p4 = {{sub_ln717_fu_14835_p2[12:3]}};

assign trunc_ln712_5_fu_15809_p4 = {{sub_ln717_3_fu_15127_p2[12:3]}};

assign trunc_ln717_27_fu_16145_p4 = {{sub_ln1171_7_fu_16139_p2[8:3]}};

assign trunc_ln717_29_fu_16177_p4 = {{sub_ln1171_8_fu_16171_p2[15:3]}};

assign trunc_ln717_31_fu_16215_p4 = {{sub_ln1171_9_fu_16209_p2[14:3]}};

assign trunc_ln717_33_fu_16237_p4 = {{sub_ln1171_10_fu_16231_p2[15:3]}};

assign trunc_ln717_35_fu_16253_p4 = {{sub_ln1171_11_fu_16247_p2[13:3]}};

assign trunc_ln717_39_fu_16300_p4 = {{sub_ln1171_14_fu_16294_p2[15:3]}};

assign trunc_ln717_42_fu_15024_p4 = {{sub_ln717_2_fu_15018_p2[11:3]}};

assign trunc_ln717_43_fu_16338_p4 = {{sub_ln1171_15_fu_16332_p2[14:3]}};

assign zext_ln1171_10_fu_16083_p1 = shl_ln1171_5_fu_16076_p3;

assign zext_ln1171_11_fu_14851_p1 = p_read_21_reg_17350;

assign zext_ln1171_12_fu_14854_p1 = p_read_21_reg_17350;

assign zext_ln1171_13_fu_14719_p1 = p_read1_int_reg;

assign zext_ln1171_14_fu_16167_p1 = shl_ln1171_6_fu_16160_p3;

assign zext_ln1171_15_fu_16194_p1 = shl_ln1171_7_fu_16187_p3;

assign zext_ln1171_16_fu_16205_p1 = shl_ln1171_8_fu_16198_p3;

assign zext_ln1171_17_fu_16225_p1 = shl_ln717_2_reg_17441;

assign zext_ln1171_18_fu_16228_p1 = shl_ln717_2_reg_17441;

assign zext_ln1171_19_fu_14938_p1 = p_read_20_reg_17337;

assign zext_ln1171_1_fu_15903_p1 = p_read34_reg_17363_pp0_iter1_reg;

assign zext_ln1171_21_fu_14954_p1 = shl_ln1171_s_fu_14947_p3;

assign zext_ln1171_22_fu_16290_p1 = shl_ln1171_2_fu_16283_p3;

assign zext_ln1171_23_fu_16317_p1 = shl_ln1171_9_fu_16310_p3;

assign zext_ln1171_24_fu_16328_p1 = shl_ln1171_10_fu_16321_p3;

assign zext_ln1171_28_fu_15140_p1 = shl_ln1171_11_fu_15133_p3;

assign zext_ln1171_29_fu_15161_p1 = shl_ln1171_12_fu_15154_p3;

assign zext_ln1171_2_fu_15906_p1 = p_read34_reg_17363_pp0_iter1_reg;

assign zext_ln1171_30_fu_15201_p1 = shl_ln717_6_fu_15116_p3;

assign zext_ln1171_31_fu_15238_p1 = tmp_fu_15231_p3;

assign zext_ln1171_32_fu_15275_p1 = shl_ln1171_13_fu_15268_p3;

assign zext_ln1171_33_fu_15289_p1 = shl_ln717_5_fu_15105_p3;

assign zext_ln1171_36_fu_15319_p1 = p_read_18_reg_17309;

assign zext_ln1171_37_fu_15322_p1 = p_read_18_reg_17309;

assign zext_ln1171_38_fu_15937_p1 = lshr_ln717_s_reg_17431;

assign zext_ln1171_39_fu_15439_p1 = shl_ln1171_14_fu_15432_p3;

assign zext_ln1171_3_fu_14810_p1 = p_read34_reg_17363;

assign zext_ln1171_40_fu_15466_p1 = shl_ln1171_15_fu_15459_p3;

assign zext_ln1171_41_fu_15513_p1 = shl_ln1171_16_fu_15506_p3;

assign zext_ln1171_42_fu_15534_p1 = shl_ln1171_17_fu_15527_p3;

assign zext_ln1171_43_fu_14760_p1 = p_read5_int_reg;

assign zext_ln1171_44_fu_15560_p1 = p_read_17_reg_17298;

assign zext_ln1171_45_fu_14765_p1 = p_read5_int_reg;

assign zext_ln1171_46_fu_15571_p1 = shl_ln1171_18_fu_15564_p3;

assign zext_ln1171_47_fu_15608_p1 = shl_ln1171_19_fu_15601_p3;

assign zext_ln1171_48_fu_15644_p1 = shl_ln1171_20_fu_15637_p3;

assign zext_ln1171_49_fu_15721_p1 = shl_ln1171_21_fu_15714_p3;

assign zext_ln1171_4_fu_15947_p1 = shl_ln1_fu_15940_p3;

assign zext_ln1171_5_fu_15974_p1 = shl_ln1171_1_fu_15967_p3;

assign zext_ln1171_6_fu_15988_p1 = shl_ln_fu_15911_p3;

assign zext_ln1171_7_fu_16015_p1 = shl_ln1171_3_fu_16008_p3;

assign zext_ln1171_8_fu_16042_p1 = shl_ln1171_4_fu_16035_p3;

assign zext_ln1171_9_fu_16046_p1 = shl_ln1171_4_fu_16035_p3;

assign zext_ln1171_fu_14815_p1 = p_read34_reg_17363;

assign zext_ln712_10_fu_16446_p1 = lshr_ln717_4_reg_17390_pp0_iter1_reg;

assign zext_ln712_11_fu_15833_p1 = trunc_ln712_7_reg_17411;

assign zext_ln712_12_fu_16458_p1 = $unsigned(sext_ln712_48_fu_16455_p1);

assign zext_ln712_13_fu_15846_p1 = trunc_ln712_9_reg_17416;

assign zext_ln712_14_fu_15849_p1 = p_read_17_reg_17298;

assign zext_ln712_1_fu_15761_p1 = trunc_ln3_fu_15751_p4;

assign zext_ln712_2_fu_16359_p1 = trunc_ln712_1_reg_17652;

assign zext_ln712_3_fu_15775_p1 = trunc_ln712_2_reg_17406;

assign zext_ln712_4_fu_16362_p1 = lshr_ln717_1_reg_17447;

assign zext_ln712_5_fu_16393_p1 = trunc_ln712_3_reg_17657;

assign zext_ln712_6_fu_15792_p1 = $unsigned(sext_ln712_27_fu_15788_p1);

assign zext_ln712_7_fu_15796_p1 = lshr_ln717_2_reg_17384;

assign zext_ln712_8_fu_15819_p1 = trunc_ln712_5_fu_15809_p4;

assign zext_ln712_9_fu_16428_p1 = trunc_ln712_6_reg_17667;

assign zext_ln712_fu_16351_p1 = lshr_ln_fu_15927_p4;

assign zext_ln717_1_fu_14860_p1 = p_read_21_reg_17350;

assign zext_ln717_2_fu_14883_p1 = shl_ln717_3_fu_14876_p3;

assign zext_ln717_3_fu_15004_p1 = p_read_20_reg_17337;

assign zext_ln717_4_fu_15014_p1 = shl_ln717_4_fu_15007_p3;

assign zext_ln717_5_fu_15112_p1 = shl_ln717_5_fu_15105_p3;

assign zext_ln717_6_fu_15123_p1 = shl_ln717_6_fu_15116_p3;

assign zext_ln717_7_fu_16348_p1 = lshr_ln717_3_reg_17522;

assign zext_ln717_8_fu_15345_p1 = shl_ln717_7_fu_15338_p3;

assign zext_ln717_9_fu_15356_p1 = shl_ln717_8_fu_15349_p3;

assign zext_ln717_fu_15918_p1 = shl_ln_fu_15911_p3;

assign zext_ln740_1_fu_16640_p1 = add_ln740_42_reg_17697;

assign zext_ln740_2_fu_16749_p1 = add_ln740_62_reg_17707;

assign zext_ln740_fu_16531_p1 = add_ln740_17_fu_16525_p2;

always @ (posedge ap_clk) begin
    zext_ln1171_43_reg_17395[13:8] <= 6'b000000;
    zext_ln1171_45_reg_17401[12:8] <= 5'b00000;
    zext_ln1171_reg_17426[12:8] <= 5'b00000;
    shl_ln717_2_reg_17441[4:0] <= 5'b00000;
    add_ln740_25_reg_17797[3:0] <= 4'b0000;
    ap_return_0_int_reg[1:0] <= 2'b00;
    ap_return_1_int_reg[1:0] <= 2'b00;
    ap_return_2_int_reg[1:0] <= 2'b00;
    ap_return_3_int_reg[1:0] <= 2'b00;
    ap_return_4_int_reg[1:0] <= 2'b00;
    ap_return_5_int_reg[1:0] <= 2'b00;
    ap_return_6_int_reg[1:0] <= 2'b00;
    ap_return_7_int_reg[1:0] <= 2'b00;
    ap_return_8_int_reg[1:0] <= 2'b00;
    ap_return_9_int_reg[1:0] <= 2'b00;
    ap_return_10_int_reg[1:0] <= 2'b00;
    ap_return_11_int_reg[1:0] <= 2'b00;
    ap_return_12_int_reg[1:0] <= 2'b00;
    ap_return_13_int_reg[1:0] <= 2'b00;
    ap_return_14_int_reg[1:0] <= 2'b00;
    ap_return_15_int_reg[1:0] <= 2'b00;
end

endmodule //myproject_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s
