--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\ise-install\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml pc_one.twx pc_one.ncd -o pc_one.twr pc_one.pcf

Design file:              pc_one.ncd
Physical constraint file: pc_one.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_from_FPGA_100MHz
-------------+------------+------------+------------+------------+--------------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                          | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)         | Phase  |
-------------+------------+------------+------------+------------+--------------------------+--------+
rst_from_FPGA|   10.129(R)|      SLOW  |   -0.329(R)|      SLOW  |clk_from_FPGA_100MHz_BUFGP|   0.000|
-------------+------------+------------+------------+------------+--------------------------+--------+

Clock clk_from_FPGA_100MHz to Pad
--------------------+-----------------+------------+-----------------+------------+--------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
--------------------+-----------------+------------+-----------------+------------+--------------------------+--------+
uart_tx_pin_for_FPGA|         7.150(R)|      SLOW  |         3.701(R)|      FAST  |clk_from_FPGA_100MHz_BUFGP|   0.000|
--------------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock to Setup on destination clock clk_from_FPGA_100MHz
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_from_FPGA_100MHz|   30.547|         |         |         |
--------------------+---------+---------+---------+---------+


Analysis completed Mon Feb 09 19:34:50 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4689 MB



