<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pll_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pll_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pll_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pll_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pll_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pll_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pll_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pll_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pll_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pll_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pll_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pll_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pll_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pll_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pll_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pll_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pll_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pll_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pll_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pll_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pll_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pll_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pll_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pll_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pll_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pll_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pll_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pll_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pll_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pll_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pll_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pll_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pll_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pll_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pll_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pll_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pll_test_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="pll_test_tb.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pll_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pll_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1557142250" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1557142250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557143188" xil_pn:in_ck="2317019116961949571" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1557143188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pll_test.v"/>
      <outfile xil_pn:name="sim/pll_test_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1557142251" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5297132963263778483" xil_pn:start_ts="1557142251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557142251" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2291809428955507825" xil_pn:start_ts="1557142251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557142251" xil_pn:in_ck="-7186897569689682737" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5948915063249235196" xil_pn:start_ts="1557142251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
    </transform>
    <transform xil_pn:end_ts="1557143188" xil_pn:in_ck="8751538518303986430" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1557143188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
      <outfile xil_pn:name="pll_test.v"/>
      <outfile xil_pn:name="sim/pll_test_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1557143552" xil_pn:in_ck="8751538518303986430" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="5192862516515190991" xil_pn:start_ts="1557143550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="pll_test_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1557130105" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1557130105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557130105" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8082210193272379300" xil_pn:start_ts="1557130105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557130106" xil_pn:in_ck="-7186897569689682737" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5948915063249235196" xil_pn:start_ts="1557130105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557130106" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1809831896689822302" xil_pn:start_ts="1557130106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557130106" xil_pn:in_ck="2640053158464647454" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1557130106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557130106" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3053846248703178446" xil_pn:start_ts="1557130106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557143075" xil_pn:in_ck="-2249405480908968250" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-975006538402487405" xil_pn:start_ts="1557143068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pll_test.lso"/>
      <outfile xil_pn:name="pll_test.ngc"/>
      <outfile xil_pn:name="pll_test.ngr"/>
      <outfile xil_pn:name="pll_test.prj"/>
      <outfile xil_pn:name="pll_test.stx"/>
      <outfile xil_pn:name="pll_test.syr"/>
      <outfile xil_pn:name="pll_test.xst"/>
      <outfile xil_pn:name="pll_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1557143075" xil_pn:in_ck="7365422873193924822" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894057858019849" xil_pn:start_ts="1557143075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557143080" xil_pn:in_ck="5442901854889891552" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8543764604902420581" xil_pn:start_ts="1557143075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pll_test.bld"/>
      <outfile xil_pn:name="pll_test.ngd"/>
      <outfile xil_pn:name="pll_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1557143086" xil_pn:in_ck="7110791369842876513" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1557143080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pll_test.pcf"/>
      <outfile xil_pn:name="pll_test_map.map"/>
      <outfile xil_pn:name="pll_test_map.mrp"/>
      <outfile xil_pn:name="pll_test_map.ncd"/>
      <outfile xil_pn:name="pll_test_map.ngm"/>
      <outfile xil_pn:name="pll_test_map.xrpt"/>
      <outfile xil_pn:name="pll_test_summary.xml"/>
      <outfile xil_pn:name="pll_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1557143097" xil_pn:in_ck="3041921671065945978" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1557143086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pll_test.ncd"/>
      <outfile xil_pn:name="pll_test.pad"/>
      <outfile xil_pn:name="pll_test.par"/>
      <outfile xil_pn:name="pll_test.ptwx"/>
      <outfile xil_pn:name="pll_test.unroutes"/>
      <outfile xil_pn:name="pll_test.xpi"/>
      <outfile xil_pn:name="pll_test_pad.csv"/>
      <outfile xil_pn:name="pll_test_pad.txt"/>
      <outfile xil_pn:name="pll_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1557143109" xil_pn:in_ck="5831277587897671306" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1557143097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pll_test.bgn"/>
      <outfile xil_pn:name="pll_test.bit"/>
      <outfile xil_pn:name="pll_test.drc"/>
      <outfile xil_pn:name="pll_test.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1557143097" xil_pn:in_ck="8310304280563481053" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1557143093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pll_test.twr"/>
      <outfile xil_pn:name="pll_test.twx"/>
    </transform>
  </transforms>

</generated_project>
