--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CPU_top.twx CPU_top.ncd -o CPU_top.twr CPU_top.pcf -ucf
ucf.ucf

Design file:              CPU_top.ncd
Physical constraint file: CPU_top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dptype<0>   |    4.733(R)|   -0.825(R)|clk_BUFGP         |   0.000|
dptype<1>   |    4.911(R)|   -0.231(R)|clk_BUFGP         |   0.000|
regselect<0>|    9.498(R)|   -2.926(R)|clk_BUFGP         |   0.000|
regselect<1>|    9.725(R)|   -2.759(R)|clk_BUFGP         |   0.000|
regselect<2>|   10.777(R)|   -2.998(R)|clk_BUFGP         |   0.000|
regselect<3>|   10.201(R)|   -3.588(R)|clk_BUFGP         |   0.000|
regselect<4>|    7.664(R)|   -2.328(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
node<0>     |    9.431(R)|clk_BUFGP         |   0.000|
node<1>     |    8.380(R)|clk_BUFGP         |   0.000|
node<2>     |    8.379(R)|clk_BUFGP         |   0.000|
node<3>     |    8.379(R)|clk_BUFGP         |   0.000|
segment<0>  |    9.774(R)|clk_BUFGP         |   0.000|
segment<1>  |    9.094(R)|clk_BUFGP         |   0.000|
segment<2>  |    9.536(R)|clk_BUFGP         |   0.000|
segment<3>  |    9.877(R)|clk_BUFGP         |   0.000|
segment<4>  |    9.989(R)|clk_BUFGP         |   0.000|
segment<5>  |    9.260(R)|clk_BUFGP         |   0.000|
segment<6>  |    9.585(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.782|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 04 12:06:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 101 MB



