
*** Running vivado
    with args -log Zed_v1_PL_SPI_ADC_MasterStr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zed_v1_PL_SPI_ADC_MasterStr_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Zed_v1_PL_SPI_ADC_MasterStr_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skltmw05/workspace/vivado/SKL_user_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/skltmw05/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Zed_v1_PL_SPI_ADC_MasterStr_0_0
Command: synth_design -top Zed_v1_PL_SPI_ADC_MasterStr_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 456267
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/skltmw05/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2444.617 ; gain = 372.738 ; free physical = 3017 ; free virtual = 9496
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3421.652; parent = 2448.590; children = 973.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zed_v1_PL_SPI_ADC_MasterStr_0_0' [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_PL_SPI_ADC_MasterStr_0_0/synth/Zed_v1_PL_SPI_ADC_MasterStr_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_MasterStream_v1_0' [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_MasterStream_v1_0_S00_AXI' [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:260]
INFO: [Synth 8-226] default block is never used [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:451]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI' [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:27]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:345]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:346]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI' (0#1) [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_ADC_MasterStream_v1_0_S00_AXI' (0#1) [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_MasterStream_v1_0_M00_AXIS' [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v:136]
INFO: [Synth 8-6157] synthesizing module 'PL_ADC' [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_ADC.v:23]
WARNING: [Synth 8-6090] variable 'r_Count' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_ADC.v:72]
INFO: [Synth 8-6155] done synthesizing module 'PL_ADC' (0#1) [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_ADC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_ADC_MasterStream_v1_0_M00_AXIS' (0#1) [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_ADC_MasterStream_v1_0' (0#1) [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_ADC_MasterStream_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Zed_v1_PL_SPI_ADC_MasterStr_0_0' (0#1) [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ip/Zed_v1_PL_SPI_ADC_MasterStr_0_0/synth/Zed_v1_PL_SPI_ADC_MasterStr_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element r_Cmd_Lim_reg was removed.  [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:154]
WARNING: [Synth 8-6014] Unused sequential element r_Reset_reg was removed.  [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:181]
WARNING: [Synth 8-6014] Unused sequential element r_Rx_reg was removed.  [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:184]
WARNING: [Synth 8-6014] Unused sequential element r_Lock_reg was removed.  [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:218]
WARNING: [Synth 8-6014] Unused sequential element r_Leading_Edge_reg was removed.  [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:132]
WARNING: [Synth 8-6014] Unused sequential element r_Trailing_Edge_reg was removed.  [/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/f291/src/PL_SPI_41B29.v:133]
WARNING: [Synth 8-7129] Port adc_work in module PL_ADC is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_work in module PL_SPI_ADC_MasterStream_v1_0_M00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_AXI_Done in module PL_SPI_ADC_MasterStream_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PL_SPI_ADC_MasterStream_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PL_SPI_ADC_MasterStream_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PL_SPI_ADC_MasterStream_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PL_SPI_ADC_MasterStream_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PL_SPI_ADC_MasterStream_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PL_SPI_ADC_MasterStream_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ADC_Work in module PL_SPI_ADC_MasterStream_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_CMOS_Clk in module PL_SPI_ADC_MasterStream_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module PL_SPI_ADC_MasterStream_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2544.555 ; gain = 472.676 ; free physical = 2937 ; free virtual = 9417
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3517.621; parent = 2544.559; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.430 ; gain = 484.551 ; free physical = 2925 ; free virtual = 9405
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3529.496; parent = 2556.434; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.430 ; gain = 484.551 ; free physical = 2924 ; free virtual = 9404
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3529.496; parent = 2556.434; children = 973.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2556.430 ; gain = 0.000 ; free physical = 2908 ; free virtual = 9389
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.180 ; gain = 0.000 ; free physical = 2765 ; free virtual = 9274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2709.180 ; gain = 0.000 ; free physical = 2762 ; free virtual = 9274
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/skltmw05/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2674 ; free virtual = 9195
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2669 ; free virtual = 9190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2665 ; free virtual = 9186
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'PL_SPI_ADC_MasterStream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'PL_SPI_ADC_MasterStream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2626 ; free virtual = 9148
Synthesis current peak Physical Memory [PSS] (MB): peak = 1765.919; parent = 1599.526; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 49    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---RAMs : 
	              58K Bit	(5000 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   8 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 370   
	   3 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
	   3 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design Zed_v1_PL_SPI_ADC_MasterStr_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_v1_PL_SPI_ADC_MasterStr_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port i_ADC_Work in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_CMOS_Clk in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module Zed_v1_PL_SPI_ADC_MasterStr_0_0 is either unconnected or has no load
INFO: [Synth 8-5784] Optimized 4 bits of RAM "inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg" due to constant propagation. Old ram width 16 bits, new ram width 12 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2458 ; free virtual = 8987
Synthesis current peak Physical Memory [PSS] (MB): peak = 1804.946; parent = 1638.608; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Zed_v1_PL_SPI_ADC_MasterStr_0_0 | inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+--------------------------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2645 ; free virtual = 9183
Synthesis current peak Physical Memory [PSS] (MB): peak = 1878.985; parent = 1712.684; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2642 ; free virtual = 9180
Synthesis current peak Physical Memory [PSS] (MB): peak = 1879.242; parent = 1712.942; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Zed_v1_PL_SPI_ADC_MasterStr_0_0 | inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg | 4 K x 12(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+--------------------------------+---------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2639 ; free virtual = 9177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.030; parent = 1713.737; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2718 ; free virtual = 9257
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.095; parent = 1713.804; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2715 ; free virtual = 9253
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.110; parent = 1713.819; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2708 ; free virtual = 9246
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.290; parent = 1713.999; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2704 ; free virtual = 9242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.353; parent = 1714.062; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2692 ; free virtual = 9231
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.353; parent = 1714.062; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2687 ; free virtual = 9225
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.353; parent = 1714.062; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |LUT1     |     9|
|3     |LUT2     |    50|
|4     |LUT3     |   292|
|5     |LUT4     |    63|
|6     |LUT5     |   223|
|7     |LUT6     |   627|
|8     |MUXF7    |   113|
|9     |MUXF8    |    32|
|10    |RAMB36E1 |     3|
|12    |FDRE     |   784|
|13    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2682 ; free virtual = 9220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1880.360; parent = 1714.069; children = 166.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3650.230; parent = 2677.168; children = 973.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2709.180 ; gain = 484.551 ; free physical = 2719 ; free virtual = 9258
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.180 ; gain = 637.301 ; free physical = 2713 ; free virtual = 9252
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.180 ; gain = 0.000 ; free physical = 2832 ; free virtual = 9370
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.180 ; gain = 0.000 ; free physical = 2833 ; free virtual = 9371
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a13dc5a
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2709.180 ; gain = 967.926 ; free physical = 3046 ; free virtual = 9584
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.runs/Zed_v1_PL_SPI_ADC_MasterStr_0_0_synth_1/Zed_v1_PL_SPI_ADC_MasterStr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Zed_v1_PL_SPI_ADC_MasterStr_0_0, cache-ID = 5f0d1811c63fbdc6
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/skltmw05/workspace/vivado/SKL_ZED_Jan_04_full/SKL_ZED_Jan_04_full.runs/Zed_v1_PL_SPI_ADC_MasterStr_0_0_synth_1/Zed_v1_PL_SPI_ADC_MasterStr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zed_v1_PL_SPI_ADC_MasterStr_0_0_utilization_synth.rpt -pb Zed_v1_PL_SPI_ADC_MasterStr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 17:36:37 2023...
