
STM32F446_ADC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e338  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002430  0800e508  0800e508  0001e508  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010938  08010938  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  08010938  08010938  00020938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010940  08010940  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010940  08010940  00020940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010944  08010944  00020944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08010948  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007c74  20000210  08010b58  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007e84  08010b58  00037e84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015ce2  00000000  00000000  00030283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003638  00000000  00000000  00045f65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  000495a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f72  00000000  00000000  0004a9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000267e1  00000000  00000000  0004b912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a507  00000000  00000000  000720f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2e63  00000000  00000000  0008c5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000069b8  00000000  00000000  0016f460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00175e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000210 	.word	0x20000210
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e4f0 	.word	0x0800e4f0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000214 	.word	0x20000214
 800020c:	0800e4f0 	.word	0x0800e4f0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_ldivmod>:
 8000be8:	b97b      	cbnz	r3, 8000c0a <__aeabi_ldivmod+0x22>
 8000bea:	b972      	cbnz	r2, 8000c0a <__aeabi_ldivmod+0x22>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bfbe      	ittt	lt
 8000bf0:	2000      	movlt	r0, #0
 8000bf2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bf6:	e006      	blt.n	8000c06 <__aeabi_ldivmod+0x1e>
 8000bf8:	bf08      	it	eq
 8000bfa:	2800      	cmpeq	r0, #0
 8000bfc:	bf1c      	itt	ne
 8000bfe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c02:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c06:	f000 b9bb 	b.w	8000f80 <__aeabi_idiv0>
 8000c0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c12:	2900      	cmp	r1, #0
 8000c14:	db09      	blt.n	8000c2a <__aeabi_ldivmod+0x42>
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	db1a      	blt.n	8000c50 <__aeabi_ldivmod+0x68>
 8000c1a:	f000 f84d 	bl	8000cb8 <__udivmoddi4>
 8000c1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c26:	b004      	add	sp, #16
 8000c28:	4770      	bx	lr
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	db1b      	blt.n	8000c6c <__aeabi_ldivmod+0x84>
 8000c34:	f000 f840 	bl	8000cb8 <__udivmoddi4>
 8000c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c40:	b004      	add	sp, #16
 8000c42:	4240      	negs	r0, r0
 8000c44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c48:	4252      	negs	r2, r2
 8000c4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c4e:	4770      	bx	lr
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	f000 f82f 	bl	8000cb8 <__udivmoddi4>
 8000c5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c62:	b004      	add	sp, #16
 8000c64:	4240      	negs	r0, r0
 8000c66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6a:	4770      	bx	lr
 8000c6c:	4252      	negs	r2, r2
 8000c6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c72:	f000 f821 	bl	8000cb8 <__udivmoddi4>
 8000c76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7e:	b004      	add	sp, #16
 8000c80:	4252      	negs	r2, r2
 8000c82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <calc_process_dma_buffer>:
 * One DMA buffer contains 2 data sets, one which is "completed" and
 * one which is currently in use by DMA. The parameter "second_half" indicates which
 * of the two halves is ready for processing (not in use by DMA).
 * The DMA buffer is made up of a sequence of alternate readings (CH0,CH1,CH0,CH1, ....)
 */
int calc_process_dma_buffer(int second_half, int adc_num) {
 8000f84:	b5b0      	push	{r4, r5, r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	uint16_t i = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	82fb      	strh	r3, [r7, #22]
	uint16_t dma_buf_start, dma_buf_end;		// DMA buffer source
	uint16_t raw_buf_idx = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	827b      	strh	r3, [r7, #18]
	uint8_t raw_buf_first, raw_buf_second;		// destination index for raw readings
	// adc_num range check (has to be either ADC1 or ADC2
	if ( (adc_num != ADC1_IDX) && (adc_num != ADC2_IDX) ) {
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <calc_process_dma_buffer+0x24>
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d002      	beq.n	8000fa8 <calc_process_dma_buffer+0x24>
		return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fa6:	e0bc      	b.n	8001122 <calc_process_dma_buffer+0x19e>
	}
	// channel index to raw buffer array
	raw_buf_first = adc_num *2;			// destination index for first channel reading in DMA buffer
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	747b      	strb	r3, [r7, #17]
	raw_buf_second = raw_buf_first + 1; // destination index for second channel reading in DMA buffer
 8000fb0:	7c7b      	ldrb	r3, [r7, #17]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	743b      	strb	r3, [r7, #16]
	// first or second half of DMA buffer?
	if (second_half) {
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d003      	beq.n	8000fc4 <calc_process_dma_buffer+0x40>
		dma_buf_start = ADC_DMA_BUF_SIZE / 2;
 8000fbc:	f44f 63d2 	mov.w	r3, #1680	; 0x690
 8000fc0:	82bb      	strh	r3, [r7, #20]
 8000fc2:	e001      	b.n	8000fc8 <calc_process_dma_buffer+0x44>
	} else {
		dma_buf_start = 0;	// first half
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	82bb      	strh	r3, [r7, #20]
	}
	dma_buf_end = dma_buf_start + (ADC_DMA_BUF_SIZE / 2) -1;
 8000fc8:	8abb      	ldrh	r3, [r7, #20]
 8000fca:	f203 638f 	addw	r3, r3, #1679	; 0x68f
 8000fce:	81fb      	strh	r3, [r7, #14]

	// clear meta data in sample buffer
	sample_buf_meta[raw_buf_first].min = ADC_FS_RAW;
 8000fd0:	7c7a      	ldrb	r2, [r7, #17]
 8000fd2:	4956      	ldr	r1, [pc, #344]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	440b      	add	r3, r1
 8000fde:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000fe2:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].max = 0;
 8000fe4:	7c7a      	ldrb	r2, [r7, #17]
 8000fe6:	4951      	ldr	r1, [pc, #324]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].min = ADC_FS_RAW;
 8000ff8:	7c3a      	ldrb	r2, [r7, #16]
 8000ffa:	494c      	ldr	r1, [pc, #304]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	4413      	add	r3, r2
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	440b      	add	r3, r1
 8001006:	f640 72ff 	movw	r2, #4095	; 0xfff
 800100a:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].max = 0;
 800100c:	7c3a      	ldrb	r2, [r7, #16]
 800100e:	4947      	ldr	r1, [pc, #284]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001010:	4613      	mov	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	3302      	adds	r3, #2
 800101c:	2200      	movs	r2, #0
 800101e:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_pos = -1;
 8001020:	7c7a      	ldrb	r2, [r7, #17]
 8001022:	4942      	ldr	r1, [pc, #264]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001024:	4613      	mov	r3, r2
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	440b      	add	r3, r1
 800102e:	3304      	adds	r3, #4
 8001030:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001034:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_neg = -1;
 8001036:	7c7a      	ldrb	r2, [r7, #17]
 8001038:	493c      	ldr	r1, [pc, #240]	; (800112c <calc_process_dma_buffer+0x1a8>)
 800103a:	4613      	mov	r3, r2
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	4413      	add	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	440b      	add	r3, r1
 8001044:	3308      	adds	r3, #8
 8001046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800104a:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_pos = -1;
 800104c:	7c3a      	ldrb	r2, [r7, #16]
 800104e:	4937      	ldr	r1, [pc, #220]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001050:	4613      	mov	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	440b      	add	r3, r1
 800105a:	3304      	adds	r3, #4
 800105c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001060:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_neg = -1;
 8001062:	7c3a      	ldrb	r2, [r7, #16]
 8001064:	4931      	ldr	r1, [pc, #196]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001066:	4613      	mov	r3, r2
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	440b      	add	r3, r1
 8001070:	3308      	adds	r3, #8
 8001072:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001076:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].measurements_valid = 0;
 8001078:	7c7a      	ldrb	r2, [r7, #17]
 800107a:	492c      	ldr	r1, [pc, #176]	; (800112c <calc_process_dma_buffer+0x1a8>)
 800107c:	4613      	mov	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	440b      	add	r3, r1
 8001086:	330c      	adds	r3, #12
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].measurements_valid = 0;
 800108c:	7c3a      	ldrb	r2, [r7, #16]
 800108e:	4927      	ldr	r1, [pc, #156]	; (800112c <calc_process_dma_buffer+0x1a8>)
 8001090:	4613      	mov	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	440b      	add	r3, r1
 800109a:	330c      	adds	r3, #12
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]

	// split DMA buffer in to channels and copy readings into raw buffers
	// step of ADC_NUM_CHANNELS = 2
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 80010a0:	8abb      	ldrh	r3, [r7, #20]
 80010a2:	82fb      	strh	r3, [r7, #22]
 80010a4:	e030      	b.n	8001108 <calc_process_dma_buffer+0x184>
		adc_raw_buf[raw_buf_first][raw_buf_idx] = adc_dma_buf[adc_num][i];		// first entry in DMA buffer
 80010a6:	8af9      	ldrh	r1, [r7, #22]
 80010a8:	7c7a      	ldrb	r2, [r7, #17]
 80010aa:	8a7b      	ldrh	r3, [r7, #18]
 80010ac:	4c20      	ldr	r4, [pc, #128]	; (8001130 <calc_process_dma_buffer+0x1ac>)
 80010ae:	6838      	ldr	r0, [r7, #0]
 80010b0:	f44f 6552 	mov.w	r5, #3360	; 0xd20
 80010b4:	fb05 f000 	mul.w	r0, r5, r0
 80010b8:	4401      	add	r1, r0
 80010ba:	f834 4011 	ldrh.w	r4, [r4, r1, lsl #1]
 80010be:	491d      	ldr	r1, [pc, #116]	; (8001134 <calc_process_dma_buffer+0x1b0>)
 80010c0:	f44f 7052 	mov.w	r0, #840	; 0x348
 80010c4:	fb00 f202 	mul.w	r2, r0, r2
 80010c8:	4413      	add	r3, r2
 80010ca:	4622      	mov	r2, r4
 80010cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_raw_buf[raw_buf_second][raw_buf_idx++] = adc_dma_buf[adc_num][i+1]; // second entry in DMA buffer
 80010d0:	8afb      	ldrh	r3, [r7, #22]
 80010d2:	1c59      	adds	r1, r3, #1
 80010d4:	7c3a      	ldrb	r2, [r7, #16]
 80010d6:	8a7b      	ldrh	r3, [r7, #18]
 80010d8:	1c58      	adds	r0, r3, #1
 80010da:	8278      	strh	r0, [r7, #18]
 80010dc:	461d      	mov	r5, r3
 80010de:	4814      	ldr	r0, [pc, #80]	; (8001130 <calc_process_dma_buffer+0x1ac>)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	f44f 6452 	mov.w	r4, #3360	; 0xd20
 80010e6:	fb04 f303 	mul.w	r3, r4, r3
 80010ea:	440b      	add	r3, r1
 80010ec:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80010f0:	4910      	ldr	r1, [pc, #64]	; (8001134 <calc_process_dma_buffer+0x1b0>)
 80010f2:	f44f 7352 	mov.w	r3, #840	; 0x348
 80010f6:	fb02 f303 	mul.w	r3, r2, r3
 80010fa:	442b      	add	r3, r5
 80010fc:	4602      	mov	r2, r0
 80010fe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 8001102:	8afb      	ldrh	r3, [r7, #22]
 8001104:	3302      	adds	r3, #2
 8001106:	82fb      	strh	r3, [r7, #22]
 8001108:	8afa      	ldrh	r2, [r7, #22]
 800110a:	89fb      	ldrh	r3, [r7, #14]
 800110c:	429a      	cmp	r2, r3
 800110e:	d9ca      	bls.n	80010a6 <calc_process_dma_buffer+0x122>

	}
	// down-sample both channels
	calc_downsample(raw_buf_first);
 8001110:	7c7b      	ldrb	r3, [r7, #17]
 8001112:	4618      	mov	r0, r3
 8001114:	f000 f93c 	bl	8001390 <calc_downsample>
	calc_downsample(raw_buf_second);
 8001118:	7c3b      	ldrb	r3, [r7, #16]
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f938 	bl	8001390 <calc_downsample>
	return 0;
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bdb0      	pop	{r4, r5, r7, pc}
 800112a:	bf00      	nop
 800112c:	2000022c 	.word	0x2000022c
 8001130:	200018ac 	.word	0x200018ac
 8001134:	20004d2c 	.word	0x20004d2c

08001138 <calc_zero_detector>:
 * where one value is above zero threshold and a neighboring point is below
 * then check another point either side of those points to see if
 * they conform to the same slope. Out of those 3 detections at least
 * two being true will yield record a crossing.
 */
void calc_zero_detector(uint8_t bufnum, int zeropoint, int window) {
 8001138:	b480      	push	{r7}
 800113a:	b089      	sub	sp, #36	; 0x24
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
 8001144:	73fb      	strb	r3, [r7, #15]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	2b03      	cmp	r3, #3
 800114a:	f200 8117 	bhi.w	800137c <calc_zero_detector+0x244>
	uint8_t detected = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	77fb      	strb	r3, [r7, #31]
	uint8_t detect_count = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	77bb      	strb	r3, [r7, #30]
	// set the detection window
	int window_h = zeropoint + (window/2);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	0fda      	lsrs	r2, r3, #31
 800115a:	4413      	add	r3, r2
 800115c:	105b      	asrs	r3, r3, #1
 800115e:	461a      	mov	r2, r3
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4413      	add	r3, r2
 8001164:	617b      	str	r3, [r7, #20]
	int window_l = zeropoint - (window/2);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	0fda      	lsrs	r2, r3, #31
 800116a:	4413      	add	r3, r2
 800116c:	105b      	asrs	r3, r3, #1
 800116e:	425b      	negs	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	4413      	add	r3, r2
 8001176:	613b      	str	r3, [r7, #16]

	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 8001178:	2301      	movs	r3, #1
 800117a:	61bb      	str	r3, [r7, #24]
 800117c:	e0df      	b.n	800133e <calc_zero_detector+0x206>
		// start looking for crossing if reading is within the window
		if ( (sample_buf[bufnum][i] >= window_l) && (sample_buf[bufnum][i] <= window_h) ) {
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	4981      	ldr	r1, [pc, #516]	; (8001388 <calc_zero_detector+0x250>)
 8001182:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001186:	fb03 f202 	mul.w	r2, r3, r2
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	4413      	add	r3, r2
 800118e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001192:	461a      	mov	r2, r3
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4293      	cmp	r3, r2
 8001198:	f300 80ce 	bgt.w	8001338 <calc_zero_detector+0x200>
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	497a      	ldr	r1, [pc, #488]	; (8001388 <calc_zero_detector+0x250>)
 80011a0:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80011a4:	fb03 f202 	mul.w	r2, r3, r2
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	4413      	add	r3, r2
 80011ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011b0:	461a      	mov	r2, r3
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	4293      	cmp	r3, r2
 80011b6:	f2c0 80bf 	blt.w	8001338 <calc_zero_detector+0x200>
			// positive slope crossing
			if ( (sample_buf[bufnum][i] > zeropoint) && (sample_buf[bufnum][i-1] <= zeropoint) ) {
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	4972      	ldr	r1, [pc, #456]	; (8001388 <calc_zero_detector+0x250>)
 80011be:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80011c2:	fb03 f202 	mul.w	r2, r3, r2
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	4413      	add	r3, r2
 80011ca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011ce:	461a      	mov	r2, r3
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	4293      	cmp	r3, r2
 80011d4:	da3d      	bge.n	8001252 <calc_zero_detector+0x11a>
 80011d6:	7bfa      	ldrb	r2, [r7, #15]
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	3b01      	subs	r3, #1
 80011dc:	496a      	ldr	r1, [pc, #424]	; (8001388 <calc_zero_detector+0x250>)
 80011de:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80011e2:	fb00 f202 	mul.w	r2, r0, r2
 80011e6:	4413      	add	r3, r2
 80011e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011ec:	461a      	mov	r2, r3
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	4293      	cmp	r3, r2
 80011f2:	db2e      	blt.n	8001252 <calc_zero_detector+0x11a>
				detected++;
 80011f4:	7ffb      	ldrb	r3, [r7, #31]
 80011f6:	3301      	adds	r3, #1
 80011f8:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	dd11      	ble.n	8001224 <calc_zero_detector+0xec>
					if (sample_buf[bufnum][i-2] < zeropoint) {
 8001200:	7bfa      	ldrb	r2, [r7, #15]
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	3b02      	subs	r3, #2
 8001206:	4960      	ldr	r1, [pc, #384]	; (8001388 <calc_zero_detector+0x250>)
 8001208:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800120c:	fb00 f202 	mul.w	r2, r0, r2
 8001210:	4413      	add	r3, r2
 8001212:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001216:	461a      	mov	r2, r3
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	4293      	cmp	r3, r2
 800121c:	dd02      	ble.n	8001224 <calc_zero_detector+0xec>
						detected++;
 800121e:	7ffb      	ldrb	r3, [r7, #31]
 8001220:	3301      	adds	r3, #1
 8001222:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	3302      	adds	r3, #2
 8001228:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 800122c:	d211      	bcs.n	8001252 <calc_zero_detector+0x11a>
					if (sample_buf[bufnum][i+2] > zeropoint) {
 800122e:	7bfa      	ldrb	r2, [r7, #15]
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	3302      	adds	r3, #2
 8001234:	4954      	ldr	r1, [pc, #336]	; (8001388 <calc_zero_detector+0x250>)
 8001236:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800123a:	fb00 f202 	mul.w	r2, r0, r2
 800123e:	4413      	add	r3, r2
 8001240:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001244:	461a      	mov	r2, r3
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	4293      	cmp	r3, r2
 800124a:	da02      	bge.n	8001252 <calc_zero_detector+0x11a>
						detected++;
 800124c:	7ffb      	ldrb	r3, [r7, #31]
 800124e:	3301      	adds	r3, #1
 8001250:	77fb      	strb	r3, [r7, #31]
					}
				}
			}
			if (detected > 1) {	// if at least two of the above checks have a positive result
 8001252:	7ffb      	ldrb	r3, [r7, #31]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d90f      	bls.n	8001278 <calc_zero_detector+0x140>
				sample_buf_meta[bufnum].zero_cross_pos = i;	// set positive crossing point
 8001258:	7bfa      	ldrb	r2, [r7, #15]
 800125a:	494c      	ldr	r1, [pc, #304]	; (800138c <calc_zero_detector+0x254>)
 800125c:	4613      	mov	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	4413      	add	r3, r2
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	440b      	add	r3, r1
 8001266:	3304      	adds	r3, #4
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	601a      	str	r2, [r3, #0]
				detected = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	77fb      	strb	r3, [r7, #31]
				detect_count++;
 8001270:	7fbb      	ldrb	r3, [r7, #30]
 8001272:	3301      	adds	r3, #1
 8001274:	77bb      	strb	r3, [r7, #30]
				continue;		// back to for loop
 8001276:	e05f      	b.n	8001338 <calc_zero_detector+0x200>
			}
			detected = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	77fb      	strb	r3, [r7, #31]
			// negative slope crossing
			if ( (sample_buf[bufnum][i] < zeropoint) && (sample_buf[bufnum][i-1] >= zeropoint) ) {
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	4942      	ldr	r1, [pc, #264]	; (8001388 <calc_zero_detector+0x250>)
 8001280:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001284:	fb03 f202 	mul.w	r2, r3, r2
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	4413      	add	r3, r2
 800128c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001290:	461a      	mov	r2, r3
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	4293      	cmp	r3, r2
 8001296:	dd4f      	ble.n	8001338 <calc_zero_detector+0x200>
 8001298:	7bfa      	ldrb	r2, [r7, #15]
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	3b01      	subs	r3, #1
 800129e:	493a      	ldr	r1, [pc, #232]	; (8001388 <calc_zero_detector+0x250>)
 80012a0:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012a4:	fb00 f202 	mul.w	r2, r0, r2
 80012a8:	4413      	add	r3, r2
 80012aa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012ae:	461a      	mov	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	4293      	cmp	r3, r2
 80012b4:	dc40      	bgt.n	8001338 <calc_zero_detector+0x200>
				detected++;
 80012b6:	7ffb      	ldrb	r3, [r7, #31]
 80012b8:	3301      	adds	r3, #1
 80012ba:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	dd11      	ble.n	80012e6 <calc_zero_detector+0x1ae>
					if (sample_buf[bufnum][i-2] >= zeropoint) {
 80012c2:	7bfa      	ldrb	r2, [r7, #15]
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	3b02      	subs	r3, #2
 80012c8:	492f      	ldr	r1, [pc, #188]	; (8001388 <calc_zero_detector+0x250>)
 80012ca:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012ce:	fb00 f202 	mul.w	r2, r0, r2
 80012d2:	4413      	add	r3, r2
 80012d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012d8:	461a      	mov	r2, r3
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	4293      	cmp	r3, r2
 80012de:	dc02      	bgt.n	80012e6 <calc_zero_detector+0x1ae>
						detected++;
 80012e0:	7ffb      	ldrb	r3, [r7, #31]
 80012e2:	3301      	adds	r3, #1
 80012e4:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	3302      	adds	r3, #2
 80012ea:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80012ee:	d211      	bcs.n	8001314 <calc_zero_detector+0x1dc>
					if (sample_buf[bufnum][i+2] < zeropoint) {
 80012f0:	7bfa      	ldrb	r2, [r7, #15]
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	3302      	adds	r3, #2
 80012f6:	4924      	ldr	r1, [pc, #144]	; (8001388 <calc_zero_detector+0x250>)
 80012f8:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012fc:	fb00 f202 	mul.w	r2, r0, r2
 8001300:	4413      	add	r3, r2
 8001302:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001306:	461a      	mov	r2, r3
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	4293      	cmp	r3, r2
 800130c:	dd02      	ble.n	8001314 <calc_zero_detector+0x1dc>
						detected++;
 800130e:	7ffb      	ldrb	r3, [r7, #31]
 8001310:	3301      	adds	r3, #1
 8001312:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (detected > 1) {	// if at least two of the above checks have a positive result
 8001314:	7ffb      	ldrb	r3, [r7, #31]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d90c      	bls.n	8001334 <calc_zero_detector+0x1fc>
					sample_buf_meta[bufnum].zero_cross_neg = i;	// set positive crossing point
 800131a:	7bfa      	ldrb	r2, [r7, #15]
 800131c:	491b      	ldr	r1, [pc, #108]	; (800138c <calc_zero_detector+0x254>)
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	440b      	add	r3, r1
 8001328:	3308      	adds	r3, #8
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	601a      	str	r2, [r3, #0]
					detect_count++;
 800132e:	7fbb      	ldrb	r3, [r7, #30]
 8001330:	3301      	adds	r3, #1
 8001332:	77bb      	strb	r3, [r7, #30]
				}
				detected = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	77fb      	strb	r3, [r7, #31]
	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	3301      	adds	r3, #1
 800133c:	61bb      	str	r3, [r7, #24]
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001344:	f4ff af1b 	bcc.w	800117e <calc_zero_detector+0x46>
			}
		}	// if inside window
	}	// for in buffer

	// check how many crossings were detected, we could have up to 3
	if (detect_count > 3) {
 8001348:	7fbb      	ldrb	r3, [r7, #30]
 800134a:	2b03      	cmp	r3, #3
 800134c:	d917      	bls.n	800137e <calc_zero_detector+0x246>
		// if we have more than 2 crossings the crossing detections are marked invalid
		sample_buf_meta[bufnum].zero_cross_neg = -9;
 800134e:	7bfa      	ldrb	r2, [r7, #15]
 8001350:	490e      	ldr	r1, [pc, #56]	; (800138c <calc_zero_detector+0x254>)
 8001352:	4613      	mov	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	3308      	adds	r3, #8
 800135e:	f06f 0208 	mvn.w	r2, #8
 8001362:	601a      	str	r2, [r3, #0]
		sample_buf_meta[bufnum].zero_cross_pos = -9;
 8001364:	7bfa      	ldrb	r2, [r7, #15]
 8001366:	4909      	ldr	r1, [pc, #36]	; (800138c <calc_zero_detector+0x254>)
 8001368:	4613      	mov	r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	440b      	add	r3, r1
 8001372:	3304      	adds	r3, #4
 8001374:	f06f 0208 	mvn.w	r2, #8
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	e000      	b.n	800137e <calc_zero_detector+0x246>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800137c:	bf00      	nop
	}
}
 800137e:	3724      	adds	r7, #36	; 0x24
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	2000676c 	.word	0x2000676c
 800138c:	2000022c 	.word	0x2000022c

08001390 <calc_downsample>:
 * Down-sample ADC raw readings into sample buffer
 * This function provides a filter for the raw ADC readings. It halves
 * the number of samples and averages adjoining samples to smooth out peaks.
 * It also establishes the meta data (min/max and zero crossing) for both channel
 */
void calc_downsample(uint8_t bufnum) {
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	uint16_t range;
	uint16_t dest_idx=0;
 800139a:	2300      	movs	r3, #0
 800139c:	83fb      	strh	r3, [r7, #30]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	f200 80f1 	bhi.w	8001588 <calc_downsample+0x1f8>
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 80013a6:	2301      	movs	r3, #1
 80013a8:	61bb      	str	r3, [r7, #24]
 80013aa:	e083      	b.n	80014b4 <calc_downsample+0x124>
		// calculate reading value by averaging 3 readings (the one before and the one after)
		sample_buf[bufnum][dest_idx] = (adc_raw_buf[bufnum][i] + adc_raw_buf[bufnum][i-1] + adc_raw_buf[bufnum][i+1]) / 3;
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	4978      	ldr	r1, [pc, #480]	; (8001590 <calc_downsample+0x200>)
 80013b0:	f44f 7252 	mov.w	r2, #840	; 0x348
 80013b4:	fb03 f202 	mul.w	r2, r3, r2
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	4413      	add	r3, r2
 80013bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013c0:	461c      	mov	r4, r3
 80013c2:	79fa      	ldrb	r2, [r7, #7]
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	4971      	ldr	r1, [pc, #452]	; (8001590 <calc_downsample+0x200>)
 80013ca:	f44f 7052 	mov.w	r0, #840	; 0x348
 80013ce:	fb00 f202 	mul.w	r2, r0, r2
 80013d2:	4413      	add	r3, r2
 80013d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013d8:	4423      	add	r3, r4
 80013da:	79f9      	ldrb	r1, [r7, #7]
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	3201      	adds	r2, #1
 80013e0:	486b      	ldr	r0, [pc, #428]	; (8001590 <calc_downsample+0x200>)
 80013e2:	f44f 7452 	mov.w	r4, #840	; 0x348
 80013e6:	fb04 f101 	mul.w	r1, r4, r1
 80013ea:	440a      	add	r2, r1
 80013ec:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80013f0:	4413      	add	r3, r2
 80013f2:	4a68      	ldr	r2, [pc, #416]	; (8001594 <calc_downsample+0x204>)
 80013f4:	fb82 1203 	smull	r1, r2, r2, r3
 80013f8:	17db      	asrs	r3, r3, #31
 80013fa:	1ad1      	subs	r1, r2, r3
 80013fc:	79fa      	ldrb	r2, [r7, #7]
 80013fe:	8bfb      	ldrh	r3, [r7, #30]
 8001400:	b28c      	uxth	r4, r1
 8001402:	4965      	ldr	r1, [pc, #404]	; (8001598 <calc_downsample+0x208>)
 8001404:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001408:	fb00 f202 	mul.w	r2, r0, r2
 800140c:	4413      	add	r3, r2
 800140e:	4622      	mov	r2, r4
 8001410:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		// track min/max values
		sample_buf_meta[bufnum].min = MIN(sample_buf_meta[bufnum].min, sample_buf[bufnum][dest_idx]);
 8001414:	79fa      	ldrb	r2, [r7, #7]
 8001416:	4961      	ldr	r1, [pc, #388]	; (800159c <calc_downsample+0x20c>)
 8001418:	4613      	mov	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	82bb      	strh	r3, [r7, #20]
 8001426:	79fa      	ldrb	r2, [r7, #7]
 8001428:	8bfb      	ldrh	r3, [r7, #30]
 800142a:	495b      	ldr	r1, [pc, #364]	; (8001598 <calc_downsample+0x208>)
 800142c:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001430:	fb00 f202 	mul.w	r2, r0, r2
 8001434:	4413      	add	r3, r2
 8001436:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800143a:	827b      	strh	r3, [r7, #18]
 800143c:	8a7a      	ldrh	r2, [r7, #18]
 800143e:	8abb      	ldrh	r3, [r7, #20]
 8001440:	4293      	cmp	r3, r2
 8001442:	bf28      	it	cs
 8001444:	4613      	movcs	r3, r2
 8001446:	b29b      	uxth	r3, r3
 8001448:	79fa      	ldrb	r2, [r7, #7]
 800144a:	b298      	uxth	r0, r3
 800144c:	4953      	ldr	r1, [pc, #332]	; (800159c <calc_downsample+0x20c>)
 800144e:	4613      	mov	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4413      	add	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	440b      	add	r3, r1
 8001458:	4602      	mov	r2, r0
 800145a:	801a      	strh	r2, [r3, #0]
		sample_buf_meta[bufnum].max = MAX(sample_buf_meta[bufnum].max, sample_buf[bufnum][dest_idx]);
 800145c:	79fa      	ldrb	r2, [r7, #7]
 800145e:	494f      	ldr	r1, [pc, #316]	; (800159c <calc_downsample+0x20c>)
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	440b      	add	r3, r1
 800146a:	3302      	adds	r3, #2
 800146c:	881b      	ldrh	r3, [r3, #0]
 800146e:	823b      	strh	r3, [r7, #16]
 8001470:	79fa      	ldrb	r2, [r7, #7]
 8001472:	8bfb      	ldrh	r3, [r7, #30]
 8001474:	4948      	ldr	r1, [pc, #288]	; (8001598 <calc_downsample+0x208>)
 8001476:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800147a:	fb00 f202 	mul.w	r2, r0, r2
 800147e:	4413      	add	r3, r2
 8001480:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001484:	81fb      	strh	r3, [r7, #14]
 8001486:	89fa      	ldrh	r2, [r7, #14]
 8001488:	8a3b      	ldrh	r3, [r7, #16]
 800148a:	4293      	cmp	r3, r2
 800148c:	bf38      	it	cc
 800148e:	4613      	movcc	r3, r2
 8001490:	b29b      	uxth	r3, r3
 8001492:	79fa      	ldrb	r2, [r7, #7]
 8001494:	b298      	uxth	r0, r3
 8001496:	4941      	ldr	r1, [pc, #260]	; (800159c <calc_downsample+0x20c>)
 8001498:	4613      	mov	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	440b      	add	r3, r1
 80014a2:	3302      	adds	r3, #2
 80014a4:	4602      	mov	r2, r0
 80014a6:	801a      	strh	r2, [r3, #0]
		dest_idx++;
 80014a8:	8bfb      	ldrh	r3, [r7, #30]
 80014aa:	3301      	adds	r3, #1
 80014ac:	83fb      	strh	r3, [r7, #30]
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	3302      	adds	r3, #2
 80014b2:	61bb      	str	r3, [r7, #24]
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	f240 3245 	movw	r2, #837	; 0x345
 80014ba:	4293      	cmp	r3, r2
 80014bc:	f67f af76 	bls.w	80013ac <calc_downsample+0x1c>
	}
	// Last sample in the buffer (we only have 2 raw readings available for averaging)
	sample_buf[bufnum][dest_idx++] = (adc_raw_buf[bufnum][ADC_NUM_DATA-1] + adc_raw_buf[bufnum][ADC_NUM_DATA-2]) / 2;
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	4a33      	ldr	r2, [pc, #204]	; (8001590 <calc_downsample+0x200>)
 80014c4:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 80014c8:	fb01 f303 	mul.w	r3, r1, r3
 80014cc:	4413      	add	r3, r2
 80014ce:	f203 638e 	addw	r3, r3, #1678	; 0x68e
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	4a2d      	ldr	r2, [pc, #180]	; (8001590 <calc_downsample+0x200>)
 80014da:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 80014de:	fb01 f303 	mul.w	r3, r1, r3
 80014e2:	4413      	add	r3, r2
 80014e4:	f203 638c 	addw	r3, r3, #1676	; 0x68c
 80014e8:	881b      	ldrh	r3, [r3, #0]
 80014ea:	4403      	add	r3, r0
 80014ec:	0fda      	lsrs	r2, r3, #31
 80014ee:	4413      	add	r3, r2
 80014f0:	105b      	asrs	r3, r3, #1
 80014f2:	4618      	mov	r0, r3
 80014f4:	79fa      	ldrb	r2, [r7, #7]
 80014f6:	8bfb      	ldrh	r3, [r7, #30]
 80014f8:	1c59      	adds	r1, r3, #1
 80014fa:	83f9      	strh	r1, [r7, #30]
 80014fc:	461c      	mov	r4, r3
 80014fe:	b280      	uxth	r0, r0
 8001500:	4925      	ldr	r1, [pc, #148]	; (8001598 <calc_downsample+0x208>)
 8001502:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8001506:	fb02 f303 	mul.w	r3, r2, r3
 800150a:	4423      	add	r3, r4
 800150c:	4602      	mov	r2, r0
 800150e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	// test if the last value is not assigned
	if (dest_idx < SAMPLE_BUF_SIZE) {
 8001512:	8bfb      	ldrh	r3, [r7, #30]
 8001514:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001518:	d20a      	bcs.n	8001530 <calc_downsample+0x1a0>
		sample_buf[bufnum][dest_idx] = 0;
 800151a:	79fa      	ldrb	r2, [r7, #7]
 800151c:	8bfb      	ldrh	r3, [r7, #30]
 800151e:	491e      	ldr	r1, [pc, #120]	; (8001598 <calc_downsample+0x208>)
 8001520:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001524:	fb00 f202 	mul.w	r2, r0, r2
 8001528:	4413      	add	r3, r2
 800152a:	2200      	movs	r2, #0
 800152c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}
	// range of readings
	range = sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min;
 8001530:	79fa      	ldrb	r2, [r7, #7]
 8001532:	491a      	ldr	r1, [pc, #104]	; (800159c <calc_downsample+0x20c>)
 8001534:	4613      	mov	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	4413      	add	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	3302      	adds	r3, #2
 8001540:	8819      	ldrh	r1, [r3, #0]
 8001542:	79fa      	ldrb	r2, [r7, #7]
 8001544:	4815      	ldr	r0, [pc, #84]	; (800159c <calc_downsample+0x20c>)
 8001546:	4613      	mov	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4403      	add	r3, r0
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	1acb      	subs	r3, r1, r3
 8001554:	82fb      	strh	r3, [r7, #22]
	// detect zero crossings
	calc_zero_detector(bufnum, range / 2 + sample_buf_meta[bufnum].min, range/5);
 8001556:	8afb      	ldrh	r3, [r7, #22]
 8001558:	085b      	lsrs	r3, r3, #1
 800155a:	b29b      	uxth	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	79fa      	ldrb	r2, [r7, #7]
 8001560:	490e      	ldr	r1, [pc, #56]	; (800159c <calc_downsample+0x20c>)
 8001562:	4613      	mov	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4413      	add	r3, r2
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	440b      	add	r3, r1
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	18c1      	adds	r1, r0, r3
 8001570:	8afb      	ldrh	r3, [r7, #22]
 8001572:	4a0b      	ldr	r2, [pc, #44]	; (80015a0 <calc_downsample+0x210>)
 8001574:	fba2 2303 	umull	r2, r3, r2, r3
 8001578:	089b      	lsrs	r3, r3, #2
 800157a:	b29b      	uxth	r3, r3
 800157c:	461a      	mov	r2, r3
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fdd9 	bl	8001138 <calc_zero_detector>
 8001586:	e000      	b.n	800158a <calc_downsample+0x1fa>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8001588:	bf00      	nop
}
 800158a:	3724      	adds	r7, #36	; 0x24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd90      	pop	{r4, r7, pc}
 8001590:	20004d2c 	.word	0x20004d2c
 8001594:	55555556 	.word	0x55555556
 8001598:	2000676c 	.word	0x2000676c
 800159c:	2000022c 	.word	0x2000022c
 80015a0:	cccccccd 	.word	0xcccccccd

080015a4 <calc_measurements>:

/*
 * Calculate all measurements
 *
 */
int calc_measurements(void) {
 80015a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015a8:	ed2d 8b02 	vpush	{d8}
 80015ac:	b0a4      	sub	sp, #144	; 0x90
 80015ae:	af02      	add	r7, sp, #8
	int i;
	int64_t v_sq_acc = 0;		// accumulating the squared voltage values
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	f04f 0300 	mov.w	r3, #0
 80015b8:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	int64_t i1_sq_acc = 0;		// accumulating the squared I1 values
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	float i1_va_acc = 0;
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	66fb      	str	r3, [r7, #108]	; 0x6c
	float i1_w_acc = 0;			// accumulating I1 values where I > 0 (for W calculation)
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	66bb      	str	r3, [r7, #104]	; 0x68
	uint16_t num_readings = 0;		// number of squared readings for v, i and va
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	uint16_t num_w_readings = 0;	// number of squared readings for kw
 80015da:	2300      	movs	r3, #0
 80015dc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	int16_t v_reading;			// always positive, we are using the positive half wave
	int16_t i_reading;			// could be negative if current is leading or lagging
	float va_instant;			// instant VA value
	uint16_t v_zero = (sample_buf_meta[ADC_CH_V].max - sample_buf_meta[ADC_CH_V].min) / 2;
 80015e0:	4bd7      	ldr	r3, [pc, #860]	; (8001940 <calc_measurements+0x39c>)
 80015e2:	885b      	ldrh	r3, [r3, #2]
 80015e4:	461a      	mov	r2, r3
 80015e6:	4bd6      	ldr	r3, [pc, #856]	; (8001940 <calc_measurements+0x39c>)
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	1ad2      	subs	r2, r2, r3
 80015ec:	0fd3      	lsrs	r3, r2, #31
 80015ee:	4413      	add	r3, r2
 80015f0:	105b      	asrs	r3, r3, #1
 80015f2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	uint16_t i1_zero = (sample_buf_meta[ADC_CH_I1].max - sample_buf_meta[ADC_CH_I1].min) / 2;
 80015f6:	4bd2      	ldr	r3, [pc, #840]	; (8001940 <calc_measurements+0x39c>)
 80015f8:	8adb      	ldrh	r3, [r3, #22]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4bd0      	ldr	r3, [pc, #832]	; (8001940 <calc_measurements+0x39c>)
 80015fe:	8a9b      	ldrh	r3, [r3, #20]
 8001600:	1ad2      	subs	r2, r2, r3
 8001602:	0fd3      	lsrs	r3, r2, #31
 8001604:	4413      	add	r3, r2
 8001606:	105b      	asrs	r3, r3, #1
 8001608:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60


	// Calculate values using the positive half of the sine wave

	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < 0) { return -1; }	// do we have zero crossing?
 800160c:	4bcc      	ldr	r3, [pc, #816]	; (8001940 <calc_measurements+0x39c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	da02      	bge.n	800161a <calc_measurements+0x76>
 8001614:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001618:	e247      	b.n	8001aaa <calc_measurements+0x506>
	// add up squared measurements
	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < sample_buf_meta[ADC_CH_V].zero_cross_neg) {
 800161a:	4bc9      	ldr	r3, [pc, #804]	; (8001940 <calc_measurements+0x39c>)
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	4bc8      	ldr	r3, [pc, #800]	; (8001940 <calc_measurements+0x39c>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	429a      	cmp	r2, r3
 8001624:	f280 808c 	bge.w	8001740 <calc_measurements+0x19c>
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001628:	4bc5      	ldr	r3, [pc, #788]	; (8001940 <calc_measurements+0x39c>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001630:	e07e      	b.n	8001730 <calc_measurements+0x18c>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 8001632:	4ac4      	ldr	r2, [pc, #784]	; (8001944 <calc_measurements+0x3a0>)
 8001634:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001638:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800163c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	b29b      	uxth	r3, r3
 8001644:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
			v_sq_acc += v_reading * v_reading;
 8001648:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 800164c:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001650:	fb02 f303 	mul.w	r3, r2, r3
 8001654:	17da      	asrs	r2, r3, #31
 8001656:	461c      	mov	r4, r3
 8001658:	4615      	mov	r5, r2
 800165a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800165e:	eb12 0a04 	adds.w	sl, r2, r4
 8001662:	eb43 0b05 	adc.w	fp, r3, r5
 8001666:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	; 0x78
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 800166a:	4ab6      	ldr	r2, [pc, #728]	; (8001944 <calc_measurements+0x3a0>)
 800166c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001670:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001674:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001678:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	b29b      	uxth	r3, r3
 8001680:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
			i1_sq_acc += i_reading * i_reading;
 8001684:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8001688:	f9b7 205c 	ldrsh.w	r2, [r7, #92]	; 0x5c
 800168c:	fb02 f303 	mul.w	r3, r2, r3
 8001690:	17da      	asrs	r2, r3, #31
 8001692:	4698      	mov	r8, r3
 8001694:	4691      	mov	r9, r2
 8001696:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800169a:	eb12 0108 	adds.w	r1, r2, r8
 800169e:	6239      	str	r1, [r7, #32]
 80016a0:	eb43 0309 	adc.w	r3, r3, r9
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
 80016a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016aa:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
			num_readings++;
 80016ae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80016b2:	3301      	adds	r3, #1
 80016b4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 80016b8:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 80016bc:	4618      	mov	r0, r3
 80016be:	f000 fb87 	bl	8001dd0 <calc_adc_raw_to_V>
 80016c2:	eeb0 8a40 	vmov.f32	s16, s0
 80016c6:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 fb9e 	bl	8001e0c <calc_adc_raw_to_A>
 80016d0:	eef0 7a40 	vmov.f32	s15, s0
 80016d4:	ee68 7a27 	vmul.f32	s15, s16, s15
 80016d8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
			if (i_reading >= 0) {
 80016dc:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	db08      	blt.n	80016f6 <calc_measurements+0x152>
				i1_va_acc += va_instant;
 80016e4:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 80016e8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80016ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f0:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
 80016f4:	e017      	b.n	8001726 <calc_measurements+0x182>
			} else {
				i1_w_acc += abs(va_instant);
 80016f6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80016fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016fe:	ee17 3a90 	vmov	r3, s15
 8001702:	2b00      	cmp	r3, #0
 8001704:	bfb8      	it	lt
 8001706:	425b      	neglt	r3, r3
 8001708:	ee07 3a90 	vmov	s15, r3
 800170c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001710:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001718:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
				num_w_readings++;
 800171c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001720:	3301      	adds	r3, #1
 8001722:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001726:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800172a:	3301      	adds	r3, #1
 800172c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001730:	4b83      	ldr	r3, [pc, #524]	; (8001940 <calc_measurements+0x39c>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001738:	429a      	cmp	r2, r3
 800173a:	f6ff af7a 	blt.w	8001632 <calc_measurements+0x8e>
 800173e:	e127      	b.n	8001990 <calc_measurements+0x3ec>
				//term_print("va_instant %.1fVA [%d] (%.1fV %.1fA[%d])\r\n", va_instant, i, calc_adc_raw_to_V(v_reading), calc_adc_raw_to_A(i_reading), i_reading);
			}
		}
	} else {
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001740:	4b7f      	ldr	r3, [pc, #508]	; (8001940 <calc_measurements+0x39c>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001748:	e086      	b.n	8001858 <calc_measurements+0x2b4>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 800174a:	4a7e      	ldr	r2, [pc, #504]	; (8001944 <calc_measurements+0x3a0>)
 800174c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001750:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001754:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	b29b      	uxth	r3, r3
 800175c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
			v_sq_acc += v_reading * v_reading;
 8001760:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001764:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001768:	fb02 f303 	mul.w	r3, r2, r3
 800176c:	17da      	asrs	r2, r3, #31
 800176e:	653b      	str	r3, [r7, #80]	; 0x50
 8001770:	657a      	str	r2, [r7, #84]	; 0x54
 8001772:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001776:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800177a:	4621      	mov	r1, r4
 800177c:	1851      	adds	r1, r2, r1
 800177e:	61b9      	str	r1, [r7, #24]
 8001780:	4629      	mov	r1, r5
 8001782:	414b      	adcs	r3, r1
 8001784:	61fb      	str	r3, [r7, #28]
 8001786:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800178a:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 800178e:	4a6d      	ldr	r2, [pc, #436]	; (8001944 <calc_measurements+0x3a0>)
 8001790:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001794:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001798:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800179c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
			i1_sq_acc += i_reading * i_reading;
 80017a8:	f9b7 205c 	ldrsh.w	r2, [r7, #92]	; 0x5c
 80017ac:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80017b0:	fb02 f303 	mul.w	r3, r2, r3
 80017b4:	17da      	asrs	r2, r3, #31
 80017b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80017b8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80017ba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80017be:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80017c2:	4621      	mov	r1, r4
 80017c4:	1851      	adds	r1, r2, r1
 80017c6:	6139      	str	r1, [r7, #16]
 80017c8:	4629      	mov	r1, r5
 80017ca:	414b      	adcs	r3, r1
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80017d2:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			num_readings++;
 80017d6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80017da:	3301      	adds	r3, #1
 80017dc:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 80017e0:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 faf3 	bl	8001dd0 <calc_adc_raw_to_V>
 80017ea:	eeb0 8a40 	vmov.f32	s16, s0
 80017ee:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 fb0a 	bl	8001e0c <calc_adc_raw_to_A>
 80017f8:	eef0 7a40 	vmov.f32	s15, s0
 80017fc:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001800:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
			if (i_reading >= 0) {
 8001804:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8001808:	2b00      	cmp	r3, #0
 800180a:	db08      	blt.n	800181e <calc_measurements+0x27a>
				i1_va_acc += va_instant;
 800180c:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001810:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001818:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
 800181c:	e017      	b.n	800184e <calc_measurements+0x2aa>
			} else {
				i1_w_acc += abs(va_instant);
 800181e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001822:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001826:	ee17 3a90 	vmov	r3, s15
 800182a:	2b00      	cmp	r3, #0
 800182c:	bfb8      	it	lt
 800182e:	425b      	neglt	r3, r3
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001838:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800183c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001840:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
				num_w_readings++;
 8001844:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001848:	3301      	adds	r3, #1
 800184a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 800184e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001852:	3301      	adds	r3, #1
 8001854:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001858:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800185c:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001860:	f4ff af73 	bcc.w	800174a <calc_measurements+0x1a6>
			}
		}
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001864:	2314      	movs	r3, #20
 8001866:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800186a:	e08a      	b.n	8001982 <calc_measurements+0x3de>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 800186c:	4a35      	ldr	r2, [pc, #212]	; (8001944 <calc_measurements+0x3a0>)
 800186e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001872:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001876:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	b29b      	uxth	r3, r3
 800187e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
			v_sq_acc += v_reading * v_reading;
 8001882:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001886:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 800188a:	fb02 f303 	mul.w	r3, r2, r3
 800188e:	17da      	asrs	r2, r3, #31
 8001890:	643b      	str	r3, [r7, #64]	; 0x40
 8001892:	647a      	str	r2, [r7, #68]	; 0x44
 8001894:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001898:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800189c:	4621      	mov	r1, r4
 800189e:	1851      	adds	r1, r2, r1
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	4629      	mov	r1, r5
 80018a4:	414b      	adcs	r3, r1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80018ac:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 80018b0:	4a24      	ldr	r2, [pc, #144]	; (8001944 <calc_measurements+0x3a0>)
 80018b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018b6:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 80018ba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80018be:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
			i1_sq_acc += i_reading * i_reading;
 80018ca:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80018ce:	f9b7 205c 	ldrsh.w	r2, [r7, #92]	; 0x5c
 80018d2:	fb02 f303 	mul.w	r3, r2, r3
 80018d6:	17da      	asrs	r2, r3, #31
 80018d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80018da:	63fa      	str	r2, [r7, #60]	; 0x3c
 80018dc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80018e0:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80018e4:	4621      	mov	r1, r4
 80018e6:	1851      	adds	r1, r2, r1
 80018e8:	6039      	str	r1, [r7, #0]
 80018ea:	4629      	mov	r1, r5
 80018ec:	414b      	adcs	r3, r1
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80018f4:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			num_readings++;
 80018f8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80018fc:	3301      	adds	r3, #1
 80018fe:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 8001902:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001906:	4618      	mov	r0, r3
 8001908:	f000 fa62 	bl	8001dd0 <calc_adc_raw_to_V>
 800190c:	eeb0 8a40 	vmov.f32	s16, s0
 8001910:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 8001914:	4618      	mov	r0, r3
 8001916:	f000 fa79 	bl	8001e0c <calc_adc_raw_to_A>
 800191a:	eef0 7a40 	vmov.f32	s15, s0
 800191e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001922:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

			if (i_reading >= 0) {
 8001926:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 800192a:	2b00      	cmp	r3, #0
 800192c:	db0c      	blt.n	8001948 <calc_measurements+0x3a4>
				i1_va_acc += va_instant;
 800192e:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001932:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
 800193e:	e01b      	b.n	8001978 <calc_measurements+0x3d4>
 8001940:	2000022c 	.word	0x2000022c
 8001944:	2000676c 	.word	0x2000676c
			} else {
				i1_w_acc += abs(va_instant);
 8001948:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800194c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001950:	ee17 3a90 	vmov	r3, s15
 8001954:	2b00      	cmp	r3, #0
 8001956:	bfb8      	it	lt
 8001958:	425b      	neglt	r3, r3
 800195a:	ee07 3a90 	vmov	s15, r3
 800195e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001962:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
				num_w_readings++;
 800196e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001972:	3301      	adds	r3, #1
 8001974:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001978:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800197c:	3301      	adds	r3, #1
 800197e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001982:	4b4d      	ldr	r3, [pc, #308]	; (8001ab8 <calc_measurements+0x514>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800198a:	429a      	cmp	r2, r3
 800198c:	f6ff af6e 	blt.w	800186c <calc_measurements+0x2c8>
			}
		}
	}

	metervalue_v = calc_adc_raw_to_V (sqrt((v_sq_acc / num_readings)));		// RMS voltage
 8001990:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001994:	2200      	movs	r2, #0
 8001996:	633b      	str	r3, [r7, #48]	; 0x30
 8001998:	637a      	str	r2, [r7, #52]	; 0x34
 800199a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800199e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80019a2:	f7ff f921 	bl	8000be8 <__aeabi_ldivmod>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	f7fe fe15 	bl	80005dc <__aeabi_l2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	ec43 2b10 	vmov	d0, r2, r3
 80019ba:	f00c fc11 	bl	800e1e0 <sqrt>
 80019be:	ec53 2b10 	vmov	r2, r3, d0
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	f7ff f8e7 	bl	8000b98 <__aeabi_d2iz>
 80019ca:	4603      	mov	r3, r0
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 f9fe 	bl	8001dd0 <calc_adc_raw_to_V>
 80019d4:	eef0 7a40 	vmov.f32	s15, s0
 80019d8:	4b38      	ldr	r3, [pc, #224]	; (8001abc <calc_measurements+0x518>)
 80019da:	edc3 7a00 	vstr	s15, [r3]
	metervalue_i1 = calc_adc_raw_to_A (sqrt((i1_sq_acc / num_readings)));	// RMS current
 80019de:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80019e2:	2200      	movs	r2, #0
 80019e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80019e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019ec:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80019f0:	f7ff f8fa 	bl	8000be8 <__aeabi_ldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7fe fdee 	bl	80005dc <__aeabi_l2d>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	ec43 2b10 	vmov	d0, r2, r3
 8001a08:	f00c fbea 	bl	800e1e0 <sqrt>
 8001a0c:	ec53 2b10 	vmov	r2, r3, d0
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff f8c0 	bl	8000b98 <__aeabi_d2iz>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f000 f9f5 	bl	8001e0c <calc_adc_raw_to_A>
 8001a22:	eef0 7a40 	vmov.f32	s15, s0
 8001a26:	4b26      	ldr	r3, [pc, #152]	; (8001ac0 <calc_measurements+0x51c>)
 8001a28:	edc3 7a00 	vstr	s15, [r3]
	metervalue_va1 = i1_va_acc / num_readings;
 8001a2c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001a30:	ee07 3a90 	vmov	s15, r3
 8001a34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a38:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8001a3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a40:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <calc_measurements+0x520>)
 8001a42:	edc3 7a00 	vstr	s15, [r3]

	term_print("%.1fW (%d/%d readings)\r\n", i1_w_acc / num_w_readings, num_w_readings, num_readings ) ;
 8001a46:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001a4a:	ee07 3a90 	vmov	s15, r3
 8001a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a52:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001a56:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a5a:	ee16 0a90 	vmov	r0, s13
 8001a5e:	f7fe fd93 	bl	8000588 <__aeabi_f2d>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	f8b7 1064 	ldrh.w	r1, [r7, #100]	; 0x64
 8001a6a:	f8b7 0066 	ldrh.w	r0, [r7, #102]	; 0x66
 8001a6e:	9001      	str	r0, [sp, #4]
 8001a70:	9100      	str	r1, [sp, #0]
 8001a72:	4815      	ldr	r0, [pc, #84]	; (8001ac8 <calc_measurements+0x524>)
 8001a74:	f002 f9b0 	bl	8003dd8 <term_print>

	metervalue_kw1 = i1_w_acc / num_readings;
 8001a78:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001a7c:	ee07 3a90 	vmov	s15, r3
 8001a80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a84:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8001a88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <calc_measurements+0x528>)
 8001a8e:	edc3 7a00 	vstr	s15, [r3]
	metervalue_pf1 = metervalue_kw1 / metervalue_va1;
 8001a92:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <calc_measurements+0x528>)
 8001a94:	edd3 6a00 	vldr	s13, [r3]
 8001a98:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <calc_measurements+0x520>)
 8001a9a:	ed93 7a00 	vldr	s14, [r3]
 8001a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa2:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <calc_measurements+0x52c>)
 8001aa4:	edc3 7a00 	vstr	s15, [r3]
	return 0;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3788      	adds	r7, #136	; 0x88
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	ecbd 8b02 	vpop	{d8}
 8001ab4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ab8:	2000022c 	.word	0x2000022c
 8001abc:	2000748c 	.word	0x2000748c
 8001ac0:	20007490 	.word	0x20007490
 8001ac4:	20007494 	.word	0x20007494
 8001ac8:	0800e508 	.word	0x0800e508
 8001acc:	20007498 	.word	0x20007498
 8001ad0:	2000749c 	.word	0x2000749c

08001ad4 <calc_channel>:
 * The RMS value is calculated from readings between the positive and negative zero crossing
 * that is, the positive half of the sine wave.
 * The RMS value is calculate by adding the square of each reading to an accumulator and then
 * diving the accumulator by the number of readings.
 */
int calc_channel(uint8_t bufnum) {
 8001ad4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ad8:	b090      	sub	sp, #64	; 0x40
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	4603      	mov	r3, r0
 8001ade:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	int i;
	uint64_t squared_acc = 0;		// accumulating the squared values
 8001ae2:	f04f 0200 	mov.w	r2, #0
 8001ae6:	f04f 0300 	mov.w	r3, #0
 8001aea:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	uint16_t num_readings = 0;		// number of squared readings
 8001aee:	2300      	movs	r3, #0
 8001af0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t reading = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint16_t zero_value = (sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min) / 2;
 8001af6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001afa:	4994      	ldr	r1, [pc, #592]	; (8001d4c <calc_channel+0x278>)
 8001afc:	4613      	mov	r3, r2
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	3302      	adds	r3, #2
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b10:	498e      	ldr	r1, [pc, #568]	; (8001d4c <calc_channel+0x278>)
 8001b12:	4613      	mov	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	4413      	add	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	1ac2      	subs	r2, r0, r3
 8001b20:	0fd3      	lsrs	r3, r2, #31
 8001b22:	4413      	add	r3, r2
 8001b24:	105b      	asrs	r3, r3, #1
 8001b26:	857b      	strh	r3, [r7, #42]	; 0x2a

	if (bufnum >= ADC_NUM_BUFFERS) { return -1; }		// check valid buffer number
 8001b28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d902      	bls.n	8001b36 <calc_channel+0x62>
 8001b30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b34:	e104      	b.n	8001d40 <calc_channel+0x26c>

	// Calculate the RMS value using the positive half of the sinewave

	if (sample_buf_meta[bufnum].zero_cross_pos < 0) { return -1; }	// do we have zero crossing?
 8001b36:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b3a:	4984      	ldr	r1, [pc, #528]	; (8001d4c <calc_channel+0x278>)
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	440b      	add	r3, r1
 8001b46:	3304      	adds	r3, #4
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	da02      	bge.n	8001b54 <calc_channel+0x80>
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b52:	e0f5      	b.n	8001d40 <calc_channel+0x26c>
	if (sample_buf_meta[bufnum].zero_cross_pos < sample_buf_meta[bufnum].zero_cross_neg) {
 8001b54:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b58:	497c      	ldr	r1, [pc, #496]	; (8001d4c <calc_channel+0x278>)
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	440b      	add	r3, r1
 8001b64:	3304      	adds	r3, #4
 8001b66:	6818      	ldr	r0, [r3, #0]
 8001b68:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b6c:	4977      	ldr	r1, [pc, #476]	; (8001d4c <calc_channel+0x278>)
 8001b6e:	4613      	mov	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	4413      	add	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	3308      	adds	r3, #8
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4298      	cmp	r0, r3
 8001b7e:	da40      	bge.n	8001c02 <calc_channel+0x12e>
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001b80:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b84:	4971      	ldr	r1, [pc, #452]	; (8001d4c <calc_channel+0x278>)
 8001b86:	4613      	mov	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4413      	add	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	440b      	add	r3, r1
 8001b90:	3304      	adds	r3, #4
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b96:	e026      	b.n	8001be6 <calc_channel+0x112>
			reading = sample_buf[bufnum][i] - zero_value;
 8001b98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b9c:	496c      	ldr	r1, [pc, #432]	; (8001d50 <calc_channel+0x27c>)
 8001b9e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001ba2:	fb03 f202 	mul.w	r2, r3, r2
 8001ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ba8:	4413      	add	r3, r2
 8001baa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001bae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001bb4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001bb6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001bb8:	fb02 f303 	mul.w	r3, r2, r3
 8001bbc:	17da      	asrs	r2, r3, #31
 8001bbe:	469a      	mov	sl, r3
 8001bc0:	4693      	mov	fp, r2
 8001bc2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001bc6:	eb12 010a 	adds.w	r1, r2, sl
 8001bca:	6139      	str	r1, [r7, #16]
 8001bcc:	eb43 030b 	adc.w	r3, r3, fp
 8001bd0:	617b      	str	r3, [r7, #20]
 8001bd2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001bd6:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
			num_readings++;
 8001bda:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001bdc:	3301      	adds	r3, #1
 8001bde:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001be2:	3301      	adds	r3, #1
 8001be4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001be6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001bea:	4958      	ldr	r1, [pc, #352]	; (8001d4c <calc_channel+0x278>)
 8001bec:	4613      	mov	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3308      	adds	r3, #8
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	dbcb      	blt.n	8001b98 <calc_channel+0xc4>
 8001c00:	e06b      	b.n	8001cda <calc_channel+0x206>
		}
	} else {
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001c02:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c06:	4951      	ldr	r1, [pc, #324]	; (8001d4c <calc_channel+0x278>)
 8001c08:	4613      	mov	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	3304      	adds	r3, #4
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c18:	e026      	b.n	8001c68 <calc_channel+0x194>
			reading = sample_buf[bufnum][i] - zero_value;
 8001c1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c1e:	494c      	ldr	r1, [pc, #304]	; (8001d50 <calc_channel+0x27c>)
 8001c20:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001c24:	fb03 f202 	mul.w	r2, r3, r2
 8001c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c2a:	4413      	add	r3, r2
 8001c2c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001c30:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001c36:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001c38:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001c3a:	fb02 f303 	mul.w	r3, r2, r3
 8001c3e:	17da      	asrs	r2, r3, #31
 8001c40:	4698      	mov	r8, r3
 8001c42:	4691      	mov	r9, r2
 8001c44:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c48:	eb12 0108 	adds.w	r1, r2, r8
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	eb43 0309 	adc.w	r3, r3, r9
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c58:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			num_readings++;
 8001c5c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001c5e:	3301      	adds	r3, #1
 8001c60:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c64:	3301      	adds	r3, #1
 8001c66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c6a:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001c6e:	d3d4      	bcc.n	8001c1a <calc_channel+0x146>
		}
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001c70:	2314      	movs	r3, #20
 8001c72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c74:	e024      	b.n	8001cc0 <calc_channel+0x1ec>
			reading = sample_buf[bufnum][i] - zero_value;
 8001c76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c7a:	4935      	ldr	r1, [pc, #212]	; (8001d50 <calc_channel+0x27c>)
 8001c7c:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001c80:	fb03 f202 	mul.w	r2, r3, r2
 8001c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c86:	4413      	add	r3, r2
 8001c88:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001c8c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001c92:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001c94:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001c96:	fb02 f303 	mul.w	r3, r2, r3
 8001c9a:	17da      	asrs	r2, r3, #31
 8001c9c:	461c      	mov	r4, r3
 8001c9e:	4615      	mov	r5, r2
 8001ca0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ca4:	1911      	adds	r1, r2, r4
 8001ca6:	6039      	str	r1, [r7, #0]
 8001ca8:	416b      	adcs	r3, r5
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001cb0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			num_readings++;
 8001cb4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cc0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001cc4:	4921      	ldr	r1, [pc, #132]	; (8001d4c <calc_channel+0x278>)
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	440b      	add	r3, r1
 8001cd0:	3308      	adds	r3, #8
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	dbcd      	blt.n	8001c76 <calc_channel+0x1a2>
		}
	}
	sample_buf_meta[bufnum].rms_value = sqrt((squared_acc / num_readings));
 8001cda:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001cdc:	2200      	movs	r2, #0
 8001cde:	61bb      	str	r3, [r7, #24]
 8001ce0:	61fa      	str	r2, [r7, #28]
 8001ce2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ce6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001cea:	f7fe ffcd 	bl	8000c88 <__aeabi_uldivmod>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f7fe fc69 	bl	80005cc <__aeabi_ul2d>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	ec43 2b10 	vmov	d0, r2, r3
 8001d02:	f00c fa6d 	bl	800e1e0 <sqrt>
 8001d06:	ec53 2b10 	vmov	r2, r3, d0
 8001d0a:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8001d0e:	4610      	mov	r0, r2
 8001d10:	4619      	mov	r1, r3
 8001d12:	f7fe ff41 	bl	8000b98 <__aeabi_d2iz>
 8001d16:	4602      	mov	r2, r0
 8001d18:	490c      	ldr	r1, [pc, #48]	; (8001d4c <calc_channel+0x278>)
 8001d1a:	4623      	mov	r3, r4
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4423      	add	r3, r4
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	440b      	add	r3, r1
 8001d24:	3310      	adds	r3, #16
 8001d26:	601a      	str	r2, [r3, #0]
	sample_buf_meta[bufnum].measurements_valid = 1;
 8001d28:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001d2c:	4907      	ldr	r1, [pc, #28]	; (8001d4c <calc_channel+0x278>)
 8001d2e:	4613      	mov	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	440b      	add	r3, r1
 8001d38:	330c      	adds	r3, #12
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	701a      	strb	r2, [r3, #0]
	return 0;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3740      	adds	r7, #64	; 0x40
 8001d44:	46bd      	mov	sp, r7
 8001d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d4a:	bf00      	nop
 8001d4c:	2000022c 	.word	0x2000022c
 8001d50:	2000676c 	.word	0x2000676c

08001d54 <calc_adc_raw_to_mv_int>:

/*
 * Convert ADC raw reading to mv
 * returns mv as int
 */
int calc_adc_raw_to_mv_int(int16_t adc_raw) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	80fb      	strh	r3, [r7, #6]
	return round(calc_adc_raw_to_mv_float(adc_raw));
 8001d5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 f816 	bl	8001d94 <calc_adc_raw_to_mv_float>
 8001d68:	ee10 3a10 	vmov	r3, s0
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fc0b 	bl	8000588 <__aeabi_f2d>
 8001d72:	4602      	mov	r2, r0
 8001d74:	460b      	mov	r3, r1
 8001d76:	ec43 2b10 	vmov	d0, r2, r3
 8001d7a:	f00c fb37 	bl	800e3ec <round>
 8001d7e:	ec53 2b10 	vmov	r2, r3, d0
 8001d82:	4610      	mov	r0, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	f7fe ff07 	bl	8000b98 <__aeabi_d2iz>
 8001d8a:	4603      	mov	r3, r0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <calc_adc_raw_to_mv_float>:

/*
 * Convert raw reading to mV
 */
float calc_adc_raw_to_mv_float(int16_t adc_raw) {
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_MV;
 8001d9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001daa:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001dc8 <calc_adc_raw_to_mv_float+0x34>
 8001dae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001dcc <calc_adc_raw_to_mv_float+0x38>
 8001db6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001dba:	eeb0 0a67 	vmov.f32	s0, s15
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	457ff000 	.word	0x457ff000
 8001dcc:	454e4000 	.word	0x454e4000

08001dd0 <calc_adc_raw_to_V>:

float calc_adc_raw_to_V(int16_t adc_raw) {
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_CH_V;
 8001dda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dde:	ee07 3a90 	vmov	s15, r3
 8001de2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001de6:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001e04 <calc_adc_raw_to_V+0x34>
 8001dea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dee:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001e08 <calc_adc_raw_to_V+0x38>
 8001df2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001df6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	457ff000 	.word	0x457ff000
 8001e08:	44480000 	.word	0x44480000

08001e0c <calc_adc_raw_to_A>:

float calc_adc_raw_to_A(int16_t adc_raw) {
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_CH_I;
 8001e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e1a:	ee07 3a90 	vmov	s15, r3
 8001e1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e22:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001e40 <calc_adc_raw_to_A+0x34>
 8001e26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e2a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001e44 <calc_adc_raw_to_A+0x38>
 8001e2e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001e32:	eeb0 0a67 	vmov.f32	s0, s15
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	457ff000 	.word	0x457ff000
 8001e44:	43480000 	.word	0x43480000

08001e48 <cmd_error>:
extern uint8_t tft_display;
extern uint16_t new_time_period;

uint8_t cmd_len = 0;

void cmd_error(uint8_t* cmd_str) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
	term_print("Error in command <%s>\r\n", cmd_str);
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	4803      	ldr	r0, [pc, #12]	; (8001e60 <cmd_error+0x18>)
 8001e54:	f001 ffc0 	bl	8003dd8 <term_print>
}
 8001e58:	bf00      	nop
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	0800e524 	.word	0x0800e524

08001e64 <cmd_t>:


int cmd_t(uint8_t* cmd_str) {
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
	switch (cmd_str[1]) {
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b74      	cmp	r3, #116	; 0x74
 8001e74:	d014      	beq.n	8001ea0 <cmd_t+0x3c>
 8001e76:	2b74      	cmp	r3, #116	; 0x74
 8001e78:	dc17      	bgt.n	8001eaa <cmd_t+0x46>
 8001e7a:	2b54      	cmp	r3, #84	; 0x54
 8001e7c:	d010      	beq.n	8001ea0 <cmd_t+0x3c>
 8001e7e:	2b54      	cmp	r3, #84	; 0x54
 8001e80:	dc13      	bgt.n	8001eaa <cmd_t+0x46>
 8001e82:	2b30      	cmp	r3, #48	; 0x30
 8001e84:	d002      	beq.n	8001e8c <cmd_t+0x28>
 8001e86:	2b31      	cmp	r3, #49	; 0x31
 8001e88:	d005      	beq.n	8001e96 <cmd_t+0x32>
 8001e8a:	e00e      	b.n	8001eaa <cmd_t+0x46>
	case '0':
		tft_display = 1;
 8001e8c:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <cmd_t+0x58>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	701a      	strb	r2, [r3, #0]
		return 0;
 8001e92:	2300      	movs	r3, #0
 8001e94:	e00b      	b.n	8001eae <cmd_t+0x4a>
		break;
	case '1':
		tft_display = 2;
 8001e96:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <cmd_t+0x58>)
 8001e98:	2202      	movs	r2, #2
 8001e9a:	701a      	strb	r2, [r3, #0]
		return 0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	e006      	b.n	8001eae <cmd_t+0x4a>
		break;
	case 'T':
	case 't':
		tft_display = 9;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <cmd_t+0x58>)
 8001ea2:	2209      	movs	r2, #9
 8001ea4:	701a      	strb	r2, [r3, #0]
		return 0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	e001      	b.n	8001eae <cmd_t+0x4a>
	}
	return -1;
 8001eaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	20001897 	.word	0x20001897

08001ec0 <cmd_p>:

// adjust timer period
int cmd_p(uint8_t* cmd_str) {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
	unsigned int value;
	int result = sscanf((char*)cmd_str+1, "%u", &value);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	f107 0208 	add.w	r2, r7, #8
 8001ed0:	4909      	ldr	r1, [pc, #36]	; (8001ef8 <cmd_p+0x38>)
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f009 fa7c 	bl	800b3d0 <siscanf>
 8001ed8:	60f8      	str	r0, [r7, #12]
	if (result != 1) return -1;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d002      	beq.n	8001ee6 <cmd_p+0x26>
 8001ee0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ee4:	e004      	b.n	8001ef0 <cmd_p+0x30>
	new_time_period = value;
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	4b04      	ldr	r3, [pc, #16]	; (8001efc <cmd_p+0x3c>)
 8001eec:	801a      	strh	r2, [r3, #0]
	return 0;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	0800e53c 	.word	0x0800e53c
 8001efc:	20001898 	.word	0x20001898

08001f00 <cmd_help>:


int cmd_help(void) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	term_print("\r\nCommand Help:\r\n");
 8001f04:	4810      	ldr	r0, [pc, #64]	; (8001f48 <cmd_help+0x48>)
 8001f06:	f001 ff67 	bl	8003dd8 <term_print>
	term_print("C[1..4]: CSV output ADC channel 1 - 4 buffer content\r\n");
 8001f0a:	4810      	ldr	r0, [pc, #64]	; (8001f4c <cmd_help+0x4c>)
 8001f0c:	f001 ff64 	bl	8003dd8 <term_print>
#ifdef USE_DISPLAY
	term_print("D[1..4]: Display ADC channel 1 - 4 on TFT display\r\n");
 8001f10:	480f      	ldr	r0, [pc, #60]	; (8001f50 <cmd_help+0x50>)
 8001f12:	f001 ff61 	bl	8003dd8 <term_print>
#endif
	term_print("L[0,1]: LED L2 OFF / ON\r\n");
 8001f16:	480f      	ldr	r0, [pc, #60]	; (8001f54 <cmd_help+0x54>)
 8001f18:	f001 ff5e 	bl	8003dd8 <term_print>
	term_print("M show measurements using all channels");
 8001f1c:	480e      	ldr	r0, [pc, #56]	; (8001f58 <cmd_help+0x58>)
 8001f1e:	f001 ff5b 	bl	8003dd8 <term_print>
	term_print("M[1..4]: Show measurements for ADC channel 1 - 4 buffer in terminal \r\n");
 8001f22:	480e      	ldr	r0, [pc, #56]	; (8001f5c <cmd_help+0x5c>)
 8001f24:	f001 ff58 	bl	8003dd8 <term_print>
	term_print("P[2000..2500]: adjust timer value for sample time\r\n");
 8001f28:	480d      	ldr	r0, [pc, #52]	; (8001f60 <cmd_help+0x60>)
 8001f2a:	f001 ff55 	bl	8003dd8 <term_print>
	term_print("R: Restart ADC conversion\r\n");
 8001f2e:	480d      	ldr	r0, [pc, #52]	; (8001f64 <cmd_help+0x64>)
 8001f30:	f001 ff52 	bl	8003dd8 <term_print>
	term_print("S[1..4]: Show ADC channel 1 - 4 buffer content in terminal\r\n");
 8001f34:	480c      	ldr	r0, [pc, #48]	; (8001f68 <cmd_help+0x68>)
 8001f36:	f001 ff4f 	bl	8003dd8 <term_print>
	term_print("T[0|1|T]: TFT display OFF / ON / Performance test\r\n");
 8001f3a:	480c      	ldr	r0, [pc, #48]	; (8001f6c <cmd_help+0x6c>)
 8001f3c:	f001 ff4c 	bl	8003dd8 <term_print>
	return 0;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	0800e540 	.word	0x0800e540
 8001f4c:	0800e554 	.word	0x0800e554
 8001f50:	0800e58c 	.word	0x0800e58c
 8001f54:	0800e5c0 	.word	0x0800e5c0
 8001f58:	0800e5dc 	.word	0x0800e5dc
 8001f5c:	0800e604 	.word	0x0800e604
 8001f60:	0800e64c 	.word	0x0800e64c
 8001f64:	0800e680 	.word	0x0800e680
 8001f68:	0800e69c 	.word	0x0800e69c
 8001f6c:	0800e6dc 	.word	0x0800e6dc

08001f70 <cmd_process>:

int cmd_process(uint8_t* cmd_str) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	int retval = -1;
 8001f78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f7c:	60fb      	str	r3, [r7, #12]
	switch(cmd_str[0]) {
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	3b3f      	subs	r3, #63	; 0x3f
 8001f84:	2b35      	cmp	r3, #53	; 0x35
 8001f86:	f200 80ca 	bhi.w	800211e <cmd_process+0x1ae>
 8001f8a:	a201      	add	r2, pc, #4	; (adr r2, 8001f90 <cmd_process+0x20>)
 8001f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f90:	08002119 	.word	0x08002119
 8001f94:	0800211f 	.word	0x0800211f
 8001f98:	0800211f 	.word	0x0800211f
 8001f9c:	0800211f 	.word	0x0800211f
 8001fa0:	08002069 	.word	0x08002069
 8001fa4:	0800207f 	.word	0x0800207f
 8001fa8:	0800211f 	.word	0x0800211f
 8001fac:	0800211f 	.word	0x0800211f
 8001fb0:	0800211f 	.word	0x0800211f
 8001fb4:	08002119 	.word	0x08002119
 8001fb8:	0800211f 	.word	0x0800211f
 8001fbc:	0800211f 	.word	0x0800211f
 8001fc0:	0800211f 	.word	0x0800211f
 8001fc4:	080020a7 	.word	0x080020a7
 8001fc8:	080020bb 	.word	0x080020bb
 8001fcc:	0800211f 	.word	0x0800211f
 8001fd0:	0800211f 	.word	0x0800211f
 8001fd4:	080020e3 	.word	0x080020e3
 8001fd8:	0800211f 	.word	0x0800211f
 8001fdc:	080020ed 	.word	0x080020ed
 8001fe0:	080020f9 	.word	0x080020f9
 8001fe4:	0800210f 	.word	0x0800210f
 8001fe8:	0800211f 	.word	0x0800211f
 8001fec:	0800211f 	.word	0x0800211f
 8001ff0:	0800211f 	.word	0x0800211f
 8001ff4:	0800211f 	.word	0x0800211f
 8001ff8:	0800211f 	.word	0x0800211f
 8001ffc:	0800211f 	.word	0x0800211f
 8002000:	0800211f 	.word	0x0800211f
 8002004:	0800211f 	.word	0x0800211f
 8002008:	0800211f 	.word	0x0800211f
 800200c:	0800211f 	.word	0x0800211f
 8002010:	0800211f 	.word	0x0800211f
 8002014:	0800211f 	.word	0x0800211f
 8002018:	0800211f 	.word	0x0800211f
 800201c:	0800211f 	.word	0x0800211f
 8002020:	08002069 	.word	0x08002069
 8002024:	0800207f 	.word	0x0800207f
 8002028:	0800211f 	.word	0x0800211f
 800202c:	0800211f 	.word	0x0800211f
 8002030:	0800211f 	.word	0x0800211f
 8002034:	08002119 	.word	0x08002119
 8002038:	0800211f 	.word	0x0800211f
 800203c:	0800211f 	.word	0x0800211f
 8002040:	0800211f 	.word	0x0800211f
 8002044:	080020a7 	.word	0x080020a7
 8002048:	080020bb 	.word	0x080020bb
 800204c:	0800211f 	.word	0x0800211f
 8002050:	0800211f 	.word	0x0800211f
 8002054:	080020e3 	.word	0x080020e3
 8002058:	0800211f 	.word	0x0800211f
 800205c:	080020ed 	.word	0x080020ed
 8002060:	080020f9 	.word	0x080020f9
 8002064:	0800210f 	.word	0x0800210f
	case 'C':
	case 'c':
		term_csv_buffer(cmd_str[1] - 0x31);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3301      	adds	r3, #1
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	3b31      	subs	r3, #49	; 0x31
 8002070:	b2db      	uxtb	r3, r3
 8002072:	4618      	mov	r0, r3
 8002074:	f002 f824 	bl	80040c0 <term_csv_buffer>
		retval = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
		break;
 800207c:	e04f      	b.n	800211e <cmd_process+0x1ae>
#ifdef USE_DISPLAY
	case 'D':
	case 'd':
		if (strlen((char*)cmd_str) > 1) {
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7fe f916 	bl	80002b0 <strlen>
 8002084:	4603      	mov	r3, r0
 8002086:	2b01      	cmp	r3, #1
 8002088:	d908      	bls.n	800209c <cmd_process+0x12c>
			display_show_curve(cmd_str[1] - 0x31);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3301      	adds	r3, #1
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	3b31      	subs	r3, #49	; 0x31
 8002092:	b2db      	uxtb	r3, r3
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fa81 	bl	800259c <display_show_curve>
 800209a:	e001      	b.n	80020a0 <cmd_process+0x130>
		} else {
			display_show_curves();
 800209c:	f000 f966 	bl	800236c <display_show_curves>
		}
		retval = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]
		break;
 80020a4:	e03b      	b.n	800211e <cmd_process+0x1ae>
#endif
	case 'L':
	case 'l':
		led_cmd = cmd_str[1] - 0x30 + 1;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3301      	adds	r3, #1
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	3b2f      	subs	r3, #47	; 0x2f
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	4b1d      	ldr	r3, [pc, #116]	; (8002128 <cmd_process+0x1b8>)
 80020b2:	701a      	strb	r2, [r3, #0]
		retval = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
		break;
 80020b8:	e031      	b.n	800211e <cmd_process+0x1ae>
	case 'M':
	case 'm':
		if (strlen((char*)cmd_str) > 1) {
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7fe f8f8 	bl	80002b0 <strlen>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d908      	bls.n	80020d8 <cmd_process+0x168>
		    term_show_channel(cmd_str[1] - 0x31);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3301      	adds	r3, #1
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	3b31      	subs	r3, #49	; 0x31
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	4618      	mov	r0, r3
 80020d2:	f001 ff51 	bl	8003f78 <term_show_channel>
 80020d6:	e001      	b.n	80020dc <cmd_process+0x16c>
		} else {
			term_show_measurements();
 80020d8:	f001 fef8 	bl	8003ecc <term_show_measurements>
		}
		retval = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	60fb      	str	r3, [r7, #12]
		break;
 80020e0:	e01d      	b.n	800211e <cmd_process+0x1ae>
	case 'P':
	case 'p':
		retval = cmd_p(cmd_str);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7ff feec 	bl	8001ec0 <cmd_p>
 80020e8:	60f8      	str	r0, [r7, #12]
		break;
 80020ea:	e018      	b.n	800211e <cmd_process+0x1ae>
	case 'R':
	case 'r':
		adc_restart = 1;
 80020ec:	4b0f      	ldr	r3, [pc, #60]	; (800212c <cmd_process+0x1bc>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	701a      	strb	r2, [r3, #0]
		retval = 0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
		break;
 80020f6:	e012      	b.n	800211e <cmd_process+0x1ae>
	case 'S':
	case 's':
		term_show_buffer(cmd_str[1] - 0x31);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3301      	adds	r3, #1
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	3b31      	subs	r3, #49	; 0x31
 8002100:	b2db      	uxtb	r3, r3
 8002102:	4618      	mov	r0, r3
 8002104:	f001 fe8c 	bl	8003e20 <term_show_buffer>
		retval = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	60fb      	str	r3, [r7, #12]
		break;
 800210c:	e007      	b.n	800211e <cmd_process+0x1ae>
	case 'T':
	case 't':
		retval = cmd_t(cmd_str);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff fea8 	bl	8001e64 <cmd_t>
 8002114:	60f8      	str	r0, [r7, #12]
		break;
 8002116:	e002      	b.n	800211e <cmd_process+0x1ae>
	case 'H':
	case 'h':
	case '?':
		retval = cmd_help();
 8002118:	f7ff fef2 	bl	8001f00 <cmd_help>
 800211c:	60f8      	str	r0, [r7, #12]
	}
	return retval;
 800211e:	68fb      	ldr	r3, [r7, #12]
}
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20001896 	.word	0x20001896
 800212c:	20001895 	.word	0x20001895

08002130 <CMD_Handler>:

/*
 * returns -1 if the command failed, 0 if processed OK
 */
int CMD_Handler(uint8_t* cmd_str)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	cmd_len = strlen((char *) cmd_str);
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f7fe f8b9 	bl	80002b0 <strlen>
 800213e:	4603      	mov	r3, r0
 8002140:	b2da      	uxtb	r2, r3
 8002142:	4b0a      	ldr	r3, [pc, #40]	; (800216c <CMD_Handler+0x3c>)
 8002144:	701a      	strb	r2, [r3, #0]
	if (cmd_len < CMD_MIN_LEN) {
 8002146:	4b09      	ldr	r3, [pc, #36]	; (800216c <CMD_Handler+0x3c>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d105      	bne.n	800215a <CMD_Handler+0x2a>
		cmd_error(cmd_str);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7ff fe7a 	bl	8001e48 <cmd_error>
		return -1;
 8002154:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002158:	e003      	b.n	8002162 <CMD_Handler+0x32>
	}
	return cmd_process(cmd_str);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff ff08 	bl	8001f70 <cmd_process>
 8002160:	4603      	mov	r3, r0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	2000027c 	.word	0x2000027c

08002170 <draw_curve>:
uint16_t aligned_curve[ADC_NUM_BUFFERS][DISPLAY_X];	// raw samples reduced to one full cycle (around 400 samples)
uint16_t curve_len = 0;
char str[32];
uint8_t lastbuf = 9;

void draw_curve(uint16_t colour) {
 8002170:	b590      	push	{r4, r7, lr}
 8002172:	b087      	sub	sp, #28
 8002174:	af02      	add	r7, sp, #8
 8002176:	4603      	mov	r3, r0
 8002178:	80fb      	strh	r3, [r7, #6]
	for (int x=1; x<curve_len; x++) {
 800217a:	2301      	movs	r3, #1
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	e019      	b.n	80021b4 <draw_curve+0x44>
		Displ_Line(x-1, curve_y[x-1], x, curve_y[x], colour);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	b29b      	uxth	r3, r3
 8002184:	3b01      	subs	r3, #1
 8002186:	b29b      	uxth	r3, r3
 8002188:	b218      	sxth	r0, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	3b01      	subs	r3, #1
 800218e:	4a0f      	ldr	r2, [pc, #60]	; (80021cc <draw_curve+0x5c>)
 8002190:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002194:	b219      	sxth	r1, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	b21a      	sxth	r2, r3
 800219a:	4c0c      	ldr	r4, [pc, #48]	; (80021cc <draw_curve+0x5c>)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 80021a2:	b21c      	sxth	r4, r3
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	4623      	mov	r3, r4
 80021aa:	f002 fd76 	bl	8004c9a <Displ_Line>
	for (int x=1; x<curve_len; x++) {
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3301      	adds	r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	4b06      	ldr	r3, [pc, #24]	; (80021d0 <draw_curve+0x60>)
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	461a      	mov	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	4293      	cmp	r3, r2
 80021be:	dbdf      	blt.n	8002180 <draw_curve+0x10>
	}
}
 80021c0:	bf00      	nop
 80021c2:	bf00      	nop
 80021c4:	3714      	adds	r7, #20
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd90      	pop	{r4, r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20000280 	.word	0x20000280
 80021d0:	20001540 	.word	0x20001540

080021d4 <display_align_curves>:
/*
 * Aligns curve to start at positive zero crossing and reduces it to cuts one full cycle
 * parameter bufnum: buffer to use for curve display
 * returns: number of points in the aligned curve or -1 if alignment failed
 */
int display_align_curves() {
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
	int dest_idx = -1;
 80021da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021de:	60fb      	str	r3, [r7, #12]
	int i, continue_at = -1;
 80021e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021e4:	607b      	str	r3, [r7, #4]

	// if we don't have a zero crossing use the sample_buf curve entries
	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < 0) {
 80021e6:	4b5e      	ldr	r3, [pc, #376]	; (8002360 <display_align_curves+0x18c>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	da38      	bge.n	8002260 <display_align_curves+0x8c>
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 80021ee:	2300      	movs	r3, #0
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	e02e      	b.n	8002252 <display_align_curves+0x7e>
			aligned_curve[ADC_CH_V][i] = sample_buf[ADC_CH_V][i];
 80021f4:	4a5b      	ldr	r2, [pc, #364]	; (8002364 <display_align_curves+0x190>)
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80021fc:	4a5a      	ldr	r2, [pc, #360]	; (8002368 <display_align_curves+0x194>)
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I1][i] = sample_buf[ADC_CH_I1][i];
 8002204:	4a57      	ldr	r2, [pc, #348]	; (8002364 <display_align_curves+0x190>)
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 800220c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002210:	4a55      	ldr	r2, [pc, #340]	; (8002368 <display_align_curves+0x194>)
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002218:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I2][i] = sample_buf[ADC_CH_I2][i];
 800221c:	4a51      	ldr	r2, [pc, #324]	; (8002364 <display_align_curves+0x190>)
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8002224:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002228:	4a4f      	ldr	r2, [pc, #316]	; (8002368 <display_align_curves+0x194>)
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8002230:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I3][i] = sample_buf[ADC_CH_I3][i];
 8002234:	4a4b      	ldr	r2, [pc, #300]	; (8002364 <display_align_curves+0x190>)
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 800223c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002240:	4a49      	ldr	r2, [pc, #292]	; (8002368 <display_align_curves+0x194>)
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 8002248:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	3301      	adds	r3, #1
 8002250:	60bb      	str	r3, [r7, #8]
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8002258:	d3cc      	bcc.n	80021f4 <display_align_curves+0x20>
		}
		return SAMPLE_BUF_SIZE;
 800225a:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 800225e:	e079      	b.n	8002354 <display_align_curves+0x180>
	}

	// start at zero crossing and use every reading up to the end of the sample buffer
	for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8002260:	4b3f      	ldr	r3, [pc, #252]	; (8002360 <display_align_curves+0x18c>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	e031      	b.n	80022cc <display_align_curves+0xf8>
		dest_idx++;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	3301      	adds	r3, #1
 800226c:	60fb      	str	r3, [r7, #12]
		aligned_curve[ADC_CH_V][dest_idx] = sample_buf[ADC_CH_V][i];
 800226e:	4a3d      	ldr	r2, [pc, #244]	; (8002364 <display_align_curves+0x190>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002276:	4a3c      	ldr	r2, [pc, #240]	; (8002368 <display_align_curves+0x194>)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I1][dest_idx] = sample_buf[ADC_CH_I1][i];
 800227e:	4a39      	ldr	r2, [pc, #228]	; (8002364 <display_align_curves+0x190>)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8002286:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800228a:	4a37      	ldr	r2, [pc, #220]	; (8002368 <display_align_curves+0x194>)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002292:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I2][dest_idx] = sample_buf[ADC_CH_I2][i];
 8002296:	4a33      	ldr	r2, [pc, #204]	; (8002364 <display_align_curves+0x190>)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800229e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80022a2:	4a31      	ldr	r2, [pc, #196]	; (8002368 <display_align_curves+0x194>)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 80022aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I3][dest_idx] = sample_buf[ADC_CH_I3][i];
 80022ae:	4a2d      	ldr	r2, [pc, #180]	; (8002364 <display_align_curves+0x190>)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 80022b6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80022ba:	4a2b      	ldr	r2, [pc, #172]	; (8002368 <display_align_curves+0x194>)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 80022c2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	3301      	adds	r3, #1
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80022d2:	d3c9      	bcc.n	8002268 <display_align_curves+0x94>
			}
		}
	}
	*/

	continue_at = SAMPLE_BUF_OVERLAP;
 80022d4:	2314      	movs	r3, #20
 80022d6:	607b      	str	r3, [r7, #4]

	for (i=continue_at; i<sample_buf_meta[ADC_CH_V].zero_cross_pos; i++) {
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	60bb      	str	r3, [r7, #8]
 80022dc:	e031      	b.n	8002342 <display_align_curves+0x16e>
		dest_idx++;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	3301      	adds	r3, #1
 80022e2:	60fb      	str	r3, [r7, #12]
		aligned_curve[ADC_CH_V][dest_idx] = sample_buf[ADC_CH_V][i];
 80022e4:	4a1f      	ldr	r2, [pc, #124]	; (8002364 <display_align_curves+0x190>)
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80022ec:	4a1e      	ldr	r2, [pc, #120]	; (8002368 <display_align_curves+0x194>)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I1][dest_idx] = sample_buf[ADC_CH_I1][i];
 80022f4:	4a1b      	ldr	r2, [pc, #108]	; (8002364 <display_align_curves+0x190>)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 80022fc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002300:	4a19      	ldr	r2, [pc, #100]	; (8002368 <display_align_curves+0x194>)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002308:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I2][dest_idx] = sample_buf[ADC_CH_I2][i];
 800230c:	4a15      	ldr	r2, [pc, #84]	; (8002364 <display_align_curves+0x190>)
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8002314:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002318:	4a13      	ldr	r2, [pc, #76]	; (8002368 <display_align_curves+0x194>)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8002320:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I3][dest_idx] = sample_buf[ADC_CH_I3][i];
 8002324:	4a0f      	ldr	r2, [pc, #60]	; (8002364 <display_align_curves+0x190>)
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 800232c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002330:	4a0d      	ldr	r2, [pc, #52]	; (8002368 <display_align_curves+0x194>)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 8002338:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=continue_at; i<sample_buf_meta[ADC_CH_V].zero_cross_pos; i++) {
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	3301      	adds	r3, #1
 8002340:	60bb      	str	r3, [r7, #8]
 8002342:	4b07      	ldr	r3, [pc, #28]	; (8002360 <display_align_curves+0x18c>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	429a      	cmp	r2, r3
 800234a:	dbc8      	blt.n	80022de <display_align_curves+0x10a>
	}
	return ++dest_idx;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	3301      	adds	r3, #1
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	2000022c 	.word	0x2000022c
 8002364:	2000676c 	.word	0x2000676c
 8002368:	20000640 	.word	0x20000640

0800236c <display_show_curves>:

void display_show_curves(void) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b08a      	sub	sp, #40	; 0x28
 8002370:	af02      	add	r7, sp, #8

	int y_offset = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]
	int y_max = DISPLAY_Y -1;		// max Y pixel position
 8002376:	f240 133f 	movw	r3, #319	; 0x13f
 800237a:	60bb      	str	r3, [r7, #8]
	int x_max = ADC_NUM_DATA / 2;	// we have twice as many readings as pixels on the display
 800237c:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8002380:	607b      	str	r3, [r7, #4]
	/*int value = 0;
	int y_grid_100 = 0;
	int y_grid_50 = 0;
	int y_grid_25 = 0;
*/
	int scale_factor = 1;
 8002382:	2301      	movs	r3, #1
 8002384:	61fb      	str	r3, [r7, #28]
	float fScale;

	Displ_CLS(BLACK);
 8002386:	2000      	movs	r0, #0
 8002388:	f002 fa9e 	bl	80048c8 <Displ_CLS>
	// zero line
	Displ_Line(0, DISPLAY_Y/2, x_max, DISPLAY_Y/2, WHITE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	b21a      	sxth	r2, r3
 8002390:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	23a0      	movs	r3, #160	; 0xa0
 8002398:	21a0      	movs	r1, #160	; 0xa0
 800239a:	2000      	movs	r0, #0
 800239c:	f002 fc7d 	bl	8004c9a <Displ_Line>
	Displ_WString(x_max, DISPLAY_Y-Font16.Height, "0" , Font16, 1, BLACK, WHITE);

	Displ_WString(x_max, y_grid_25 - Font20.Height/2, "mV" , Font20, 1, WHITE, BLACK);
*/

	curve_len = display_align_curves();
 80023a0:	f7ff ff18 	bl	80021d4 <display_align_curves>
 80023a4:	4603      	mov	r3, r0
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	4b75      	ldr	r3, [pc, #468]	; (8002580 <display_show_curves+0x214>)
 80023aa:	801a      	strh	r2, [r3, #0]


	for (int i=0; i<4; i++) {
 80023ac:	2300      	movs	r3, #0
 80023ae:	61bb      	str	r3, [r7, #24]
 80023b0:	e0dc      	b.n	800256c <display_show_curves+0x200>
		fScale = (float)DISPLAY_Y / (float)sample_buf_meta[i].max;
 80023b2:	4974      	ldr	r1, [pc, #464]	; (8002584 <display_show_curves+0x218>)
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	440b      	add	r3, r1
 80023c0:	3302      	adds	r3, #2
 80023c2:	881b      	ldrh	r3, [r3, #0]
 80023c4:	ee07 3a90 	vmov	s15, r3
 80023c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023cc:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8002588 <display_show_curves+0x21c>
 80023d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023d4:	edc7 7a00 	vstr	s15, [r7]
		if (fScale < 1) {
 80023d8:	edd7 7a00 	vldr	s15, [r7]
 80023dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80023e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e8:	d51f      	bpl.n	800242a <display_show_curves+0xbe>
			scale_factor = trunc(1/fScale)+1; // divisor
 80023ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80023ee:	edd7 7a00 	vldr	s15, [r7]
 80023f2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80023f6:	ee16 0a90 	vmov	r0, s13
 80023fa:	f7fe f8c5 	bl	8000588 <__aeabi_f2d>
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	ec43 2b10 	vmov	d0, r2, r3
 8002406:	f00c f839 	bl	800e47c <trunc>
 800240a:	ec51 0b10 	vmov	r0, r1, d0
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	4b5e      	ldr	r3, [pc, #376]	; (800258c <display_show_curves+0x220>)
 8002414:	f7fd ff5a 	bl	80002cc <__adddf3>
 8002418:	4602      	mov	r2, r0
 800241a:	460b      	mov	r3, r1
 800241c:	4610      	mov	r0, r2
 800241e:	4619      	mov	r1, r3
 8002420:	f7fe fbba 	bl	8000b98 <__aeabi_d2iz>
 8002424:	4603      	mov	r3, r0
 8002426:	61fb      	str	r3, [r7, #28]
 8002428:	e010      	b.n	800244c <display_show_curves+0xe0>
			//value = sample_buf_meta[i].max / scale_factor;
		} else {
			scale_factor = trunc(fScale);	// multiplier
 800242a:	6838      	ldr	r0, [r7, #0]
 800242c:	f7fe f8ac 	bl	8000588 <__aeabi_f2d>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	ec43 2b10 	vmov	d0, r2, r3
 8002438:	f00c f820 	bl	800e47c <trunc>
 800243c:	ec53 2b10 	vmov	r2, r3, d0
 8002440:	4610      	mov	r0, r2
 8002442:	4619      	mov	r1, r3
 8002444:	f7fe fba8 	bl	8000b98 <__aeabi_d2iz>
 8002448:	4603      	mov	r3, r0
 800244a:	61fb      	str	r3, [r7, #28]
			//value = sample_buf_meta[i].max * scale_factor;
		}

		// calculate the new curve
		// set multiplier and divider to ensure the function can handle a wide range of values
		if (fScale < 1) {
 800244c:	edd7 7a00 	vldr	s15, [r7]
 8002450:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002454:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800245c:	d53e      	bpl.n	80024dc <display_show_curves+0x170>
			// calculate start of first line
			curve_y[0] = y_max - (aligned_curve[i][0] / scale_factor + y_offset) ;
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	b299      	uxth	r1, r3
 8002462:	484b      	ldr	r0, [pc, #300]	; (8002590 <display_show_curves+0x224>)
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4613      	mov	r3, r2
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	1a9b      	subs	r3, r3, r2
 800246c:	019b      	lsls	r3, r3, #6
 800246e:	4403      	add	r3, r0
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	fb92 f3f3 	sdiv	r3, r2, r3
 800247a:	b29a      	uxth	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	b29b      	uxth	r3, r3
 8002480:	4413      	add	r3, r2
 8002482:	b29b      	uxth	r3, r3
 8002484:	1acb      	subs	r3, r1, r3
 8002486:	b29a      	uxth	r2, r3
 8002488:	4b42      	ldr	r3, [pc, #264]	; (8002594 <display_show_curves+0x228>)
 800248a:	801a      	strh	r2, [r3, #0]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 800248c:	2301      	movs	r3, #1
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	e01d      	b.n	80024ce <display_show_curves+0x162>
				// calculate reading pixel on display using the scale value
				curve_y[pos_x] = y_max - (aligned_curve[i][pos_x] / scale_factor + y_offset);
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	b299      	uxth	r1, r3
 8002496:	483e      	ldr	r0, [pc, #248]	; (8002590 <display_show_curves+0x224>)
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	4613      	mov	r3, r2
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	1a9b      	subs	r3, r3, r2
 80024a0:	015b      	lsls	r3, r3, #5
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	4413      	add	r3, r2
 80024a6:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80024aa:	461a      	mov	r2, r3
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	4413      	add	r3, r2
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	1acb      	subs	r3, r1, r3
 80024be:	b299      	uxth	r1, r3
 80024c0:	4a34      	ldr	r2, [pc, #208]	; (8002594 <display_show_curves+0x228>)
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	3301      	adds	r3, #1
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	4b2c      	ldr	r3, [pc, #176]	; (8002580 <display_show_curves+0x214>)
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	4293      	cmp	r3, r2
 80024d8:	dbdb      	blt.n	8002492 <display_show_curves+0x126>
 80024da:	e03d      	b.n	8002558 <display_show_curves+0x1ec>
			}
		} else {
			// calculate start of first line
			curve_y[0] = y_max - (aligned_curve[i][0] * scale_factor + y_offset) ;
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	b299      	uxth	r1, r3
 80024e0:	482b      	ldr	r0, [pc, #172]	; (8002590 <display_show_curves+0x224>)
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4613      	mov	r3, r2
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	019b      	lsls	r3, r3, #6
 80024ec:	4403      	add	r3, r0
 80024ee:	881a      	ldrh	r2, [r3, #0]
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	fb12 f303 	smulbb	r3, r2, r3
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	4413      	add	r3, r2
 8002500:	b29b      	uxth	r3, r3
 8002502:	1acb      	subs	r3, r1, r3
 8002504:	b29a      	uxth	r2, r3
 8002506:	4b23      	ldr	r3, [pc, #140]	; (8002594 <display_show_curves+0x228>)
 8002508:	801a      	strh	r2, [r3, #0]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 800250a:	2301      	movs	r3, #1
 800250c:	613b      	str	r3, [r7, #16]
 800250e:	e01d      	b.n	800254c <display_show_curves+0x1e0>
				// calculate reading pixel on display using the scale value
				curve_y[pos_x] = y_max - aligned_curve[i][pos_x] * scale_factor + y_offset;
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	b299      	uxth	r1, r3
 8002514:	481e      	ldr	r0, [pc, #120]	; (8002590 <display_show_curves+0x224>)
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4613      	mov	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	1a9b      	subs	r3, r3, r2
 800251e:	015b      	lsls	r3, r3, #5
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	4413      	add	r3, r2
 8002524:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	b29b      	uxth	r3, r3
 800252c:	fb12 f303 	smulbb	r3, r2, r3
 8002530:	b29b      	uxth	r3, r3
 8002532:	1acb      	subs	r3, r1, r3
 8002534:	b29a      	uxth	r2, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	b29b      	uxth	r3, r3
 800253a:	4413      	add	r3, r2
 800253c:	b299      	uxth	r1, r3
 800253e:	4a15      	ldr	r2, [pc, #84]	; (8002594 <display_show_curves+0x228>)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	3301      	adds	r3, #1
 800254a:	613b      	str	r3, [r7, #16]
 800254c:	4b0c      	ldr	r3, [pc, #48]	; (8002580 <display_show_curves+0x214>)
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	461a      	mov	r2, r3
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4293      	cmp	r3, r2
 8002556:	dbdb      	blt.n	8002510 <display_show_curves+0x1a4>
			}
		}

		draw_curve(channel_colour[i]);
 8002558:	4a0f      	ldr	r2, [pc, #60]	; (8002598 <display_show_curves+0x22c>)
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff fe05 	bl	8002170 <draw_curve>
	for (int i=0; i<4; i++) {
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	3301      	adds	r3, #1
 800256a:	61bb      	str	r3, [r7, #24]
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	2b03      	cmp	r3, #3
 8002570:	f77f af1f 	ble.w	80023b2 <display_show_curves+0x46>
	}
}
 8002574:	bf00      	nop
 8002576:	bf00      	nop
 8002578:	3720      	adds	r7, #32
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20001540 	.word	0x20001540
 8002584:	2000022c 	.word	0x2000022c
 8002588:	43a00000 	.word	0x43a00000
 800258c:	3ff00000 	.word	0x3ff00000
 8002590:	20000640 	.word	0x20000640
 8002594:	20000280 	.word	0x20000280
 8002598:	20000000 	.word	0x20000000

0800259c <display_show_curve>:
/*
 * Show a ADC channel curve on TFT display
 * parameter bufnum: adc_raw_buf index to ADC channel
 * Disp_CLS() takes a long time to run so we draw the previous curve in black to remove it
 */
void display_show_curve(uint8_t bufnum) {
 800259c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800259e:	b095      	sub	sp, #84	; 0x54
 80025a0:	af06      	add	r7, sp, #24
 80025a2:	4603      	mov	r3, r0
 80025a4:	71fb      	strb	r3, [r7, #7]
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	f200 821c 	bhi.w	80029e6 <display_show_curve+0x44a>

	int y_offset = 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
	int y_max = DISPLAY_Y -1;		// max Y pixel position
 80025b2:	f240 133f 	movw	r3, #319	; 0x13f
 80025b6:	623b      	str	r3, [r7, #32]
	int x_max = ADC_NUM_DATA / 2;	// we have twice as many readings as pixels on the display
 80025b8:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 80025bc:	61fb      	str	r3, [r7, #28]
	int value = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	637b      	str	r3, [r7, #52]	; 0x34
	//int buf_index = 1;
	int y_grid_100 = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61bb      	str	r3, [r7, #24]
	int y_grid_50 = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
	int y_grid_25 = 0;
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]

	int scale_factor = 1;
 80025ce:	2301      	movs	r3, #1
 80025d0:	633b      	str	r3, [r7, #48]	; 0x30
	float fScale = (float)DISPLAY_Y / (float)sample_buf_meta[bufnum].max;
 80025d2:	79fa      	ldrb	r2, [r7, #7]
 80025d4:	4924      	ldr	r1, [pc, #144]	; (8002668 <display_show_curve+0xcc>)
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	3302      	adds	r3, #2
 80025e2:	881b      	ldrh	r3, [r3, #0]
 80025e4:	ee07 3a90 	vmov	s15, r3
 80025e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025ec:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800266c <display_show_curve+0xd0>
 80025f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025f4:	edc7 7a03 	vstr	s15, [r7, #12]
	if (fScale < 1) {
 80025f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80025fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002608:	d534      	bpl.n	8002674 <display_show_curve+0xd8>
		scale_factor = trunc(1/fScale)+1; // divisor
 800260a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800260e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002612:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002616:	ee16 0a90 	vmov	r0, s13
 800261a:	f7fd ffb5 	bl	8000588 <__aeabi_f2d>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	ec43 2b10 	vmov	d0, r2, r3
 8002626:	f00b ff29 	bl	800e47c <trunc>
 800262a:	ec51 0b10 	vmov	r0, r1, d0
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	4b0f      	ldr	r3, [pc, #60]	; (8002670 <display_show_curve+0xd4>)
 8002634:	f7fd fe4a 	bl	80002cc <__adddf3>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	4610      	mov	r0, r2
 800263e:	4619      	mov	r1, r3
 8002640:	f7fe faaa 	bl	8000b98 <__aeabi_d2iz>
 8002644:	4603      	mov	r3, r0
 8002646:	633b      	str	r3, [r7, #48]	; 0x30
		value = sample_buf_meta[bufnum].max / scale_factor;
 8002648:	79fa      	ldrb	r2, [r7, #7]
 800264a:	4907      	ldr	r1, [pc, #28]	; (8002668 <display_show_curve+0xcc>)
 800264c:	4613      	mov	r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	440b      	add	r3, r1
 8002656:	3302      	adds	r3, #2
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800265e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002662:	637b      	str	r3, [r7, #52]	; 0x34
 8002664:	e025      	b.n	80026b2 <display_show_curve+0x116>
 8002666:	bf00      	nop
 8002668:	2000022c 	.word	0x2000022c
 800266c:	43a00000 	.word	0x43a00000
 8002670:	3ff00000 	.word	0x3ff00000
	} else {
		scale_factor = trunc(fScale);	// multiplier
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f7fd ff87 	bl	8000588 <__aeabi_f2d>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	ec43 2b10 	vmov	d0, r2, r3
 8002682:	f00b fefb 	bl	800e47c <trunc>
 8002686:	ec53 2b10 	vmov	r2, r3, d0
 800268a:	4610      	mov	r0, r2
 800268c:	4619      	mov	r1, r3
 800268e:	f7fe fa83 	bl	8000b98 <__aeabi_d2iz>
 8002692:	4603      	mov	r3, r0
 8002694:	633b      	str	r3, [r7, #48]	; 0x30
		value = sample_buf_meta[bufnum].max * scale_factor;
 8002696:	79fa      	ldrb	r2, [r7, #7]
 8002698:	49a4      	ldr	r1, [pc, #656]	; (800292c <display_show_curve+0x390>)
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	440b      	add	r3, r1
 80026a4:	3302      	adds	r3, #2
 80026a6:	881b      	ldrh	r3, [r3, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ac:	fb02 f303 	mul.w	r3, r2, r3
 80026b0:	637b      	str	r3, [r7, #52]	; 0x34
	}
	y_grid_100 = y_max - value + y_offset;
 80026b2:	6a3a      	ldr	r2, [r7, #32]
 80026b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ba:	4413      	add	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
	y_grid_50 = y_max - value/2 + y_offset;
 80026be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c0:	0fda      	lsrs	r2, r3, #31
 80026c2:	4413      	add	r3, r2
 80026c4:	105b      	asrs	r3, r3, #1
 80026c6:	425b      	negs	r3, r3
 80026c8:	461a      	mov	r2, r3
 80026ca:	6a3b      	ldr	r3, [r7, #32]
 80026cc:	4413      	add	r3, r2
 80026ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d0:	4413      	add	r3, r2
 80026d2:	617b      	str	r3, [r7, #20]
	y_grid_25 = y_max - value/4 + y_offset;
 80026d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	da00      	bge.n	80026dc <display_show_curve+0x140>
 80026da:	3303      	adds	r3, #3
 80026dc:	109b      	asrs	r3, r3, #2
 80026de:	425b      	negs	r3, r3
 80026e0:	461a      	mov	r2, r3
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	4413      	add	r3, r2
 80026e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e8:	4413      	add	r3, r2
 80026ea:	613b      	str	r3, [r7, #16]

	Displ_CLS(BLACK);
 80026ec:	2000      	movs	r0, #0
 80026ee:	f002 f8eb 	bl	80048c8 <Displ_CLS>

	// Draw grid lines
	Displ_Line(0, y_grid_100, x_max, y_grid_100, WHITE);	// 100%
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	b219      	sxth	r1, r3
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	b21a      	sxth	r2, r3
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	b21b      	sxth	r3, r3
 80026fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002702:	9000      	str	r0, [sp, #0]
 8002704:	2000      	movs	r0, #0
 8002706:	f002 fac8 	bl	8004c9a <Displ_Line>
	Displ_Line(0, y_grid_50, x_max, y_grid_50, WHITE);	// 50%
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	b219      	sxth	r1, r3
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	b21a      	sxth	r2, r3
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	b21b      	sxth	r3, r3
 8002716:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800271a:	9000      	str	r0, [sp, #0]
 800271c:	2000      	movs	r0, #0
 800271e:	f002 fabc 	bl	8004c9a <Displ_Line>
	Displ_Line(0, DISPLAY_Y-1, x_max, DISPLAY_Y-1, WHITE);	// Zero
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	b21a      	sxth	r2, r3
 8002726:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	f240 133f 	movw	r3, #319	; 0x13f
 8002730:	f240 113f 	movw	r1, #319	; 0x13f
 8002734:	2000      	movs	r0, #0
 8002736:	f002 fab0 	bl	8004c9a <Displ_Line>

	// Display grid values
	snprintf(str,32,"%d",calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max));
 800273a:	79fa      	ldrb	r2, [r7, #7]
 800273c:	497b      	ldr	r1, [pc, #492]	; (800292c <display_show_curve+0x390>)
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	3302      	adds	r3, #2
 800274a:	881b      	ldrh	r3, [r3, #0]
 800274c:	b21b      	sxth	r3, r3
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff fb00 	bl	8001d54 <calc_adc_raw_to_mv_int>
 8002754:	4603      	mov	r3, r0
 8002756:	4a76      	ldr	r2, [pc, #472]	; (8002930 <display_show_curve+0x394>)
 8002758:	2120      	movs	r1, #32
 800275a:	4876      	ldr	r0, [pc, #472]	; (8002934 <display_show_curve+0x398>)
 800275c:	f008 fde4 	bl	800b328 <sniprintf>
	value = Font16.Width * strlen(str);
 8002760:	4b75      	ldr	r3, [pc, #468]	; (8002938 <display_show_curve+0x39c>)
 8002762:	889b      	ldrh	r3, [r3, #4]
 8002764:	461c      	mov	r4, r3
 8002766:	4873      	ldr	r0, [pc, #460]	; (8002934 <display_show_curve+0x398>)
 8002768:	f7fd fda2 	bl	80002b0 <strlen>
 800276c:	4603      	mov	r3, r0
 800276e:	fb04 f303 	mul.w	r3, r4, r3
 8002772:	637b      	str	r3, [r7, #52]	; 0x34
	Displ_WString(x_max, y_grid_100, str , Font16, 1, BLACK, WHITE);
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	b29c      	uxth	r4, r3
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	b29d      	uxth	r5, r3
 800277c:	4b6e      	ldr	r3, [pc, #440]	; (8002938 <display_show_curve+0x39c>)
 800277e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002782:	9204      	str	r2, [sp, #16]
 8002784:	2200      	movs	r2, #0
 8002786:	9203      	str	r2, [sp, #12]
 8002788:	2201      	movs	r2, #1
 800278a:	9202      	str	r2, [sp, #8]
 800278c:	466e      	mov	r6, sp
 800278e:	1d1a      	adds	r2, r3, #4
 8002790:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002794:	e886 0003 	stmia.w	r6, {r0, r1}
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a66      	ldr	r2, [pc, #408]	; (8002934 <display_show_curve+0x398>)
 800279c:	4629      	mov	r1, r5
 800279e:	4620      	mov	r0, r4
 80027a0:	f003 f834 	bl	800580c <Displ_WString>
	snprintf(str,32,"%d",calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max/2));
 80027a4:	79fa      	ldrb	r2, [r7, #7]
 80027a6:	4961      	ldr	r1, [pc, #388]	; (800292c <display_show_curve+0x390>)
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	440b      	add	r3, r1
 80027b2:	3302      	adds	r3, #2
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	085b      	lsrs	r3, r3, #1
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	b21b      	sxth	r3, r3
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff fac9 	bl	8001d54 <calc_adc_raw_to_mv_int>
 80027c2:	4603      	mov	r3, r0
 80027c4:	4a5a      	ldr	r2, [pc, #360]	; (8002930 <display_show_curve+0x394>)
 80027c6:	2120      	movs	r1, #32
 80027c8:	485a      	ldr	r0, [pc, #360]	; (8002934 <display_show_curve+0x398>)
 80027ca:	f008 fdad 	bl	800b328 <sniprintf>
	value = Font16.Width * strlen(str);
 80027ce:	4b5a      	ldr	r3, [pc, #360]	; (8002938 <display_show_curve+0x39c>)
 80027d0:	889b      	ldrh	r3, [r3, #4]
 80027d2:	461c      	mov	r4, r3
 80027d4:	4857      	ldr	r0, [pc, #348]	; (8002934 <display_show_curve+0x398>)
 80027d6:	f7fd fd6b 	bl	80002b0 <strlen>
 80027da:	4603      	mov	r3, r0
 80027dc:	fb04 f303 	mul.w	r3, r4, r3
 80027e0:	637b      	str	r3, [r7, #52]	; 0x34
	Displ_WString(x_max, y_grid_50-Font16.Height/2, str , Font16, 1, BLACK, WHITE);
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	b29c      	uxth	r4, r3
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	4b53      	ldr	r3, [pc, #332]	; (8002938 <display_show_curve+0x39c>)
 80027ec:	88db      	ldrh	r3, [r3, #6]
 80027ee:	085b      	lsrs	r3, r3, #1
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	b29d      	uxth	r5, r3
 80027f6:	4b50      	ldr	r3, [pc, #320]	; (8002938 <display_show_curve+0x39c>)
 80027f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027fc:	9204      	str	r2, [sp, #16]
 80027fe:	2200      	movs	r2, #0
 8002800:	9203      	str	r2, [sp, #12]
 8002802:	2201      	movs	r2, #1
 8002804:	9202      	str	r2, [sp, #8]
 8002806:	466e      	mov	r6, sp
 8002808:	1d1a      	adds	r2, r3, #4
 800280a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800280e:	e886 0003 	stmia.w	r6, {r0, r1}
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a47      	ldr	r2, [pc, #284]	; (8002934 <display_show_curve+0x398>)
 8002816:	4629      	mov	r1, r5
 8002818:	4620      	mov	r0, r4
 800281a:	f002 fff7 	bl	800580c <Displ_WString>
	Displ_WString(x_max, DISPLAY_Y-Font16.Height, "0" , Font16, 1, BLACK, WHITE);
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	b29c      	uxth	r4, r3
 8002822:	4b45      	ldr	r3, [pc, #276]	; (8002938 <display_show_curve+0x39c>)
 8002824:	88db      	ldrh	r3, [r3, #6]
 8002826:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 800282a:	b29d      	uxth	r5, r3
 800282c:	4b42      	ldr	r3, [pc, #264]	; (8002938 <display_show_curve+0x39c>)
 800282e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002832:	9204      	str	r2, [sp, #16]
 8002834:	2200      	movs	r2, #0
 8002836:	9203      	str	r2, [sp, #12]
 8002838:	2201      	movs	r2, #1
 800283a:	9202      	str	r2, [sp, #8]
 800283c:	466e      	mov	r6, sp
 800283e:	1d1a      	adds	r2, r3, #4
 8002840:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002844:	e886 0003 	stmia.w	r6, {r0, r1}
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a3c      	ldr	r2, [pc, #240]	; (800293c <display_show_curve+0x3a0>)
 800284c:	4629      	mov	r1, r5
 800284e:	4620      	mov	r0, r4
 8002850:	f002 ffdc 	bl	800580c <Displ_WString>

	Displ_WString(x_max, y_grid_25 - Font20.Height/2, "mV" , Font20, 1, WHITE, BLACK);
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	b29c      	uxth	r4, r3
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	b29a      	uxth	r2, r3
 800285c:	4b38      	ldr	r3, [pc, #224]	; (8002940 <display_show_curve+0x3a4>)
 800285e:	88db      	ldrh	r3, [r3, #6]
 8002860:	085b      	lsrs	r3, r3, #1
 8002862:	b29b      	uxth	r3, r3
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	b29d      	uxth	r5, r3
 8002868:	4b35      	ldr	r3, [pc, #212]	; (8002940 <display_show_curve+0x3a4>)
 800286a:	2200      	movs	r2, #0
 800286c:	9204      	str	r2, [sp, #16]
 800286e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002872:	9203      	str	r2, [sp, #12]
 8002874:	2201      	movs	r2, #1
 8002876:	9202      	str	r2, [sp, #8]
 8002878:	466e      	mov	r6, sp
 800287a:	1d1a      	adds	r2, r3, #4
 800287c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002880:	e886 0003 	stmia.w	r6, {r0, r1}
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a2f      	ldr	r2, [pc, #188]	; (8002944 <display_show_curve+0x3a8>)
 8002888:	4629      	mov	r1, r5
 800288a:	4620      	mov	r0, r4
 800288c:	f002 ffbe 	bl	800580c <Displ_WString>

	curve_len = display_align_curves();
 8002890:	f7ff fca0 	bl	80021d4 <display_align_curves>
 8002894:	4603      	mov	r3, r0
 8002896:	b29a      	uxth	r2, r3
 8002898:	4b2b      	ldr	r3, [pc, #172]	; (8002948 <display_show_curve+0x3ac>)
 800289a:	801a      	strh	r2, [r3, #0]

	// calculate the new curve
	// set multiplier and divider to ensure the function can handle a wide range of values
	if (fScale < 1) {
 800289c:	edd7 7a03 	vldr	s15, [r7, #12]
 80028a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ac:	d552      	bpl.n	8002954 <display_show_curve+0x3b8>
		// calculate start of first line
		curve_y[0] = y_max - (aligned_curve[bufnum][0] / scale_factor + y_offset) ;
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	b299      	uxth	r1, r3
 80028b2:	79fa      	ldrb	r2, [r7, #7]
 80028b4:	4825      	ldr	r0, [pc, #148]	; (800294c <display_show_curve+0x3b0>)
 80028b6:	4613      	mov	r3, r2
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	1a9b      	subs	r3, r3, r2
 80028bc:	019b      	lsls	r3, r3, #6
 80028be:	4403      	add	r3, r0
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	4413      	add	r3, r2
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	1acb      	subs	r3, r1, r3
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	4b1d      	ldr	r3, [pc, #116]	; (8002950 <display_show_curve+0x3b4>)
 80028da:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 80028dc:	2301      	movs	r3, #1
 80028de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028e0:	e01d      	b.n	800291e <display_show_curve+0x382>
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - (aligned_curve[bufnum][pos_x] / scale_factor + y_offset);
 80028e2:	6a3b      	ldr	r3, [r7, #32]
 80028e4:	b299      	uxth	r1, r3
 80028e6:	79fa      	ldrb	r2, [r7, #7]
 80028e8:	4818      	ldr	r0, [pc, #96]	; (800294c <display_show_curve+0x3b0>)
 80028ea:	4613      	mov	r3, r2
 80028ec:	011b      	lsls	r3, r3, #4
 80028ee:	1a9b      	subs	r3, r3, r2
 80028f0:	015b      	lsls	r3, r3, #5
 80028f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028f4:	4413      	add	r3, r2
 80028f6:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80028fa:	461a      	mov	r2, r3
 80028fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8002902:	b29a      	uxth	r2, r3
 8002904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002906:	b29b      	uxth	r3, r3
 8002908:	4413      	add	r3, r2
 800290a:	b29b      	uxth	r3, r3
 800290c:	1acb      	subs	r3, r1, r3
 800290e:	b299      	uxth	r1, r3
 8002910:	4a0f      	ldr	r2, [pc, #60]	; (8002950 <display_show_curve+0x3b4>)
 8002912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002914:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800291a:	3301      	adds	r3, #1
 800291c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800291e:	4b0a      	ldr	r3, [pc, #40]	; (8002948 <display_show_curve+0x3ac>)
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	461a      	mov	r2, r3
 8002924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002926:	4293      	cmp	r3, r2
 8002928:	dbdb      	blt.n	80028e2 <display_show_curve+0x346>
 800292a:	e051      	b.n	80029d0 <display_show_curve+0x434>
 800292c:	2000022c 	.word	0x2000022c
 8002930:	0800e710 	.word	0x0800e710
 8002934:	20001544 	.word	0x20001544
 8002938:	2000000c 	.word	0x2000000c
 800293c:	0800e714 	.word	0x0800e714
 8002940:	20000018 	.word	0x20000018
 8002944:	0800e718 	.word	0x0800e718
 8002948:	20001540 	.word	0x20001540
 800294c:	20000640 	.word	0x20000640
 8002950:	20000280 	.word	0x20000280
		}
	} else {
		// calculate start of first line
		curve_y[0] = y_max - (aligned_curve[bufnum][0] * scale_factor + y_offset) ;
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	b299      	uxth	r1, r3
 8002958:	79fa      	ldrb	r2, [r7, #7]
 800295a:	4825      	ldr	r0, [pc, #148]	; (80029f0 <display_show_curve+0x454>)
 800295c:	4613      	mov	r3, r2
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	019b      	lsls	r3, r3, #6
 8002964:	4403      	add	r3, r0
 8002966:	881a      	ldrh	r2, [r3, #0]
 8002968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296a:	b29b      	uxth	r3, r3
 800296c:	fb12 f303 	smulbb	r3, r2, r3
 8002970:	b29a      	uxth	r2, r3
 8002972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002974:	b29b      	uxth	r3, r3
 8002976:	4413      	add	r3, r2
 8002978:	b29b      	uxth	r3, r3
 800297a:	1acb      	subs	r3, r1, r3
 800297c:	b29a      	uxth	r2, r3
 800297e:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <display_show_curve+0x458>)
 8002980:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8002982:	2301      	movs	r3, #1
 8002984:	62bb      	str	r3, [r7, #40]	; 0x28
 8002986:	e01d      	b.n	80029c4 <display_show_curve+0x428>
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - aligned_curve[bufnum][pos_x] * scale_factor + y_offset;
 8002988:	6a3b      	ldr	r3, [r7, #32]
 800298a:	b299      	uxth	r1, r3
 800298c:	79fa      	ldrb	r2, [r7, #7]
 800298e:	4818      	ldr	r0, [pc, #96]	; (80029f0 <display_show_curve+0x454>)
 8002990:	4613      	mov	r3, r2
 8002992:	011b      	lsls	r3, r3, #4
 8002994:	1a9b      	subs	r3, r3, r2
 8002996:	015b      	lsls	r3, r3, #5
 8002998:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800299a:	4413      	add	r3, r2
 800299c:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 80029a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	fb12 f303 	smulbb	r3, r2, r3
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	1acb      	subs	r3, r1, r3
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	4413      	add	r3, r2
 80029b4:	b299      	uxth	r1, r3
 80029b6:	4a0f      	ldr	r2, [pc, #60]	; (80029f4 <display_show_curve+0x458>)
 80029b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 80029be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029c0:	3301      	adds	r3, #1
 80029c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80029c4:	4b0c      	ldr	r3, [pc, #48]	; (80029f8 <display_show_curve+0x45c>)
 80029c6:	881b      	ldrh	r3, [r3, #0]
 80029c8:	461a      	mov	r2, r3
 80029ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029cc:	4293      	cmp	r3, r2
 80029ce:	dbdb      	blt.n	8002988 <display_show_curve+0x3ec>
		}
	}

	draw_curve(channel_colour[bufnum]);
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <display_show_curve+0x460>)
 80029d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff fbc9 	bl	8002170 <draw_curve>

	lastbuf = bufnum;
 80029de:	4a08      	ldr	r2, [pc, #32]	; (8002a00 <display_show_curve+0x464>)
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	7013      	strb	r3, [r2, #0]
 80029e4:	e000      	b.n	80029e8 <display_show_curve+0x44c>
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 80029e6:	bf00      	nop
}
 80029e8:	373c      	adds	r7, #60	; 0x3c
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000640 	.word	0x20000640
 80029f4:	20000280 	.word	0x20000280
 80029f8:	20001540 	.word	0x20001540
 80029fc:	20000000 	.word	0x20000000
 8002a00:	20000008 	.word	0x20000008

08002a04 <start_adcs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void start_adcs() {
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
	// Start ADC1 - keeps running via TIM2
	if ( HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buf[ADC1_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 8002a08:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 8002a0c:	490d      	ldr	r1, [pc, #52]	; (8002a44 <start_adcs+0x40>)
 8002a0e:	480e      	ldr	r0, [pc, #56]	; (8002a48 <start_adcs+0x44>)
 8002a10:	f003 fd36 	bl	8006480 <HAL_ADC_Start_DMA>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d004      	beq.n	8002a24 <start_adcs+0x20>
	  term_print("Error starting ADC1 DMA\r\n");
 8002a1a:	480c      	ldr	r0, [pc, #48]	; (8002a4c <start_adcs+0x48>)
 8002a1c:	f001 f9dc 	bl	8003dd8 <term_print>
  	  Error_Handler();
 8002a20:	f000 fdfa 	bl	8003618 <Error_Handler>
	}
	//Start ADC2 - keeps running via TIM2
	if ( HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_dma_buf[ADC2_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 8002a24:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 8002a28:	4909      	ldr	r1, [pc, #36]	; (8002a50 <start_adcs+0x4c>)
 8002a2a:	480a      	ldr	r0, [pc, #40]	; (8002a54 <start_adcs+0x50>)
 8002a2c:	f003 fd28 	bl	8006480 <HAL_ADC_Start_DMA>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d004      	beq.n	8002a40 <start_adcs+0x3c>
	  term_print("Error starting ADC2 DMA\r\n");
 8002a36:	4808      	ldr	r0, [pc, #32]	; (8002a58 <start_adcs+0x54>)
 8002a38:	f001 f9ce 	bl	8003dd8 <term_print>
 	  Error_Handler();
 8002a3c:	f000 fdec 	bl	8003618 <Error_Handler>
	}
}
 8002a40:	bf00      	nop
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	200018ac 	.word	0x200018ac
 8002a48:	20001564 	.word	0x20001564
 8002a4c:	0800e71c 	.word	0x0800e71c
 8002a50:	200032ec 	.word	0x200032ec
 8002a54:	200015ac 	.word	0x200015ac
 8002a58:	0800e738 	.word	0x0800e738

08002a5c <adjust_TIM2_period>:
 * This function is used in conjunction with the debug GPIO to tune each individual
 * board to produce 25us signal which is shown on the oscilloscope
 * as a 20kHz square wave (period 50us) as the signal changes
 * with every TIM2 call
 */
void adjust_TIM2_period(uint16_t newPeriod, uint8_t store) {
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	460a      	mov	r2, r1
 8002a66:	80fb      	strh	r3, [r7, #6]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	717b      	strb	r3, [r7, #5]
	if ( (newPeriod > 2500) || (newPeriod < 2000) ) {
 8002a6c:	88fb      	ldrh	r3, [r7, #6]
 8002a6e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d803      	bhi.n	8002a7e <adjust_TIM2_period+0x22>
 8002a76:	88fb      	ldrh	r3, [r7, #6]
 8002a78:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002a7c:	d205      	bcs.n	8002a8a <adjust_TIM2_period+0x2e>
		term_print("Invalid period for TIM (%u)\r\n", newPeriod);
 8002a7e:	88fb      	ldrh	r3, [r7, #6]
 8002a80:	4619      	mov	r1, r3
 8002a82:	4808      	ldr	r0, [pc, #32]	; (8002aa4 <adjust_TIM2_period+0x48>)
 8002a84:	f001 f9a8 	bl	8003dd8 <term_print>
		return;
 8002a88:	e008      	b.n	8002a9c <adjust_TIM2_period+0x40>
	}
	TIM2->ARR = (uint32_t) newPeriod;	// change register directly
 8002a8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a8e:	88fb      	ldrh	r3, [r7, #6]
 8002a90:	62d3      	str	r3, [r2, #44]	; 0x2c
	term_print("TIM2 ARR = %u\r\n", newPeriod);
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	4619      	mov	r1, r3
 8002a96:	4804      	ldr	r0, [pc, #16]	; (8002aa8 <adjust_TIM2_period+0x4c>)
 8002a98:	f001 f99e 	bl	8003dd8 <term_print>
			term_print("EEPROM write failed\r\n");
		} else {
			term_print("EEPROM write %u\r\n", newPeriod);
		}
	}*/
}
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	0800e754 	.word	0x0800e754
 8002aa8:	0800e774 	.word	0x0800e774

08002aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002aac:	b590      	push	{r4, r7, lr}
 8002aae:	b087      	sub	sp, #28
 8002ab0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ab2:	f003 fc0b 	bl	80062cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ab6:	f000 f9c9 	bl	8002e4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002aba:	f000 fc0d 	bl	80032d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002abe:	f000 fbcd 	bl	800325c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002ac2:	f000 fb77 	bl	80031b4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002ac6:	f000 fb29 	bl	800311c <MX_TIM2_Init>
  MX_ADC1_Init();
 8002aca:	f000 fa31 	bl	8002f30 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002ace:	f000 fa8f 	bl	8002ff0 <MX_ADC2_Init>
  MX_SPI2_Init();
 8002ad2:	f000 faed 	bl	80030b0 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8002ad6:	f000 fb97 	bl	8003208 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

#ifdef USE_DISPLAY
  // TFT Display
  Displ_Init(Displ_Orientat_90); // initialize the display and set the initial display orientation (90) - THIS FUNCTION MUST PRECEED ANY OTHER DISPLAY FUNCTION CALL.
 8002ada:	2001      	movs	r0, #1
 8002adc:	f001 fc86 	bl	80043ec <Displ_Init>
#endif

  // Start UART receive via interrupt
  if (HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) != HAL_OK) {
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	4971      	ldr	r1, [pc, #452]	; (8002ca8 <main+0x1fc>)
 8002ae4:	4871      	ldr	r0, [pc, #452]	; (8002cac <main+0x200>)
 8002ae6:	f007 f820 	bl	8009b2a <HAL_UART_Receive_IT>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <main+0x48>
    Error_Handler();
 8002af0:	f000 fd92 	bl	8003618 <Error_Handler>
  }

  // Start Timer for ADC readings
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 8002af4:	486e      	ldr	r0, [pc, #440]	; (8002cb0 <main+0x204>)
 8002af6:	f006 fafd 	bl	80090f4 <HAL_TIM_Base_Start_IT>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <main+0x58>
     Error_Handler();
 8002b00:	f000 fd8a 	bl	8003618 <Error_Handler>
  }

  // Start ADCs
  start_adcs();
 8002b04:	f7ff ff7e 	bl	8002a04 <start_adcs>

#ifdef USE_DISPLAY
  // Draw initial TFT Display
  Displ_CLS(BLACK);			// after initialization (above) and before turning on backlight (below), you can draw the initial display appearance.
 8002b08:	2000      	movs	r0, #0
 8002b0a:	f001 fedd 	bl	80048c8 <Displ_CLS>
  Displ_Line(0, 160, 479, 160, BLUE);
 8002b0e:	231f      	movs	r3, #31
 8002b10:	9300      	str	r3, [sp, #0]
 8002b12:	23a0      	movs	r3, #160	; 0xa0
 8002b14:	f240 12df 	movw	r2, #479	; 0x1df
 8002b18:	21a0      	movs	r1, #160	; 0xa0
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f002 f8bd 	bl	8004c9a <Displ_Line>
  Displ_Line(0, 140, 240, 140, RED);
 8002b20:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	238c      	movs	r3, #140	; 0x8c
 8002b28:	22f0      	movs	r2, #240	; 0xf0
 8002b2a:	218c      	movs	r1, #140	; 0x8c
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	f002 f8b4 	bl	8004c9a <Displ_Line>
  Displ_WString(10, 10, "10,10" , Font20, 1, RED, WHITE);
 8002b32:	4b60      	ldr	r3, [pc, #384]	; (8002cb4 <main+0x208>)
 8002b34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b38:	9204      	str	r2, [sp, #16]
 8002b3a:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002b3e:	9203      	str	r2, [sp, #12]
 8002b40:	2201      	movs	r2, #1
 8002b42:	9202      	str	r2, [sp, #8]
 8002b44:	466c      	mov	r4, sp
 8002b46:	1d1a      	adds	r2, r3, #4
 8002b48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a59      	ldr	r2, [pc, #356]	; (8002cb8 <main+0x20c>)
 8002b54:	210a      	movs	r1, #10
 8002b56:	200a      	movs	r0, #10
 8002b58:	f002 fe58 	bl	800580c <Displ_WString>
  Displ_WString(380, 10, "380,10" , Font20, 1, RED, WHITE);
 8002b5c:	4b55      	ldr	r3, [pc, #340]	; (8002cb4 <main+0x208>)
 8002b5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b62:	9204      	str	r2, [sp, #16]
 8002b64:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002b68:	9203      	str	r2, [sp, #12]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	9202      	str	r2, [sp, #8]
 8002b6e:	466c      	mov	r4, sp
 8002b70:	1d1a      	adds	r2, r3, #4
 8002b72:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b76:	e884 0003 	stmia.w	r4, {r0, r1}
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a4f      	ldr	r2, [pc, #316]	; (8002cbc <main+0x210>)
 8002b7e:	210a      	movs	r1, #10
 8002b80:	f44f 70be 	mov.w	r0, #380	; 0x17c
 8002b84:	f002 fe42 	bl	800580c <Displ_WString>
  Displ_WString(10, 300, "10,300" , Font20, 1, RED, WHITE);
 8002b88:	4b4a      	ldr	r3, [pc, #296]	; (8002cb4 <main+0x208>)
 8002b8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b8e:	9204      	str	r2, [sp, #16]
 8002b90:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002b94:	9203      	str	r2, [sp, #12]
 8002b96:	2201      	movs	r2, #1
 8002b98:	9202      	str	r2, [sp, #8]
 8002b9a:	466c      	mov	r4, sp
 8002b9c:	1d1a      	adds	r2, r3, #4
 8002b9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ba2:	e884 0003 	stmia.w	r4, {r0, r1}
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a45      	ldr	r2, [pc, #276]	; (8002cc0 <main+0x214>)
 8002baa:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002bae:	200a      	movs	r0, #10
 8002bb0:	f002 fe2c 	bl	800580c <Displ_WString>
  Displ_BackLight('1');
 8002bb4:	2031      	movs	r0, #49	; 0x31
 8002bb6:	f002 fe69 	bl	800588c <Displ_BackLight>
#endif

  // Startup message
  sprintf(msg_buf, "\r\n%s V%d.%02d\r\n%s\r\n",  product_msg ,VERSION_MAJOR, VERSION_MINOR, copyright_msg);
 8002bba:	4b42      	ldr	r3, [pc, #264]	; (8002cc4 <main+0x218>)
 8002bbc:	9301      	str	r3, [sp, #4]
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	4a40      	ldr	r2, [pc, #256]	; (8002cc8 <main+0x21c>)
 8002bc6:	4941      	ldr	r1, [pc, #260]	; (8002ccc <main+0x220>)
 8002bc8:	4841      	ldr	r0, [pc, #260]	; (8002cd0 <main+0x224>)
 8002bca:	f008 fbe1 	bl	800b390 <siprintf>
  if (HAL_UART_Transmit(&huart2, (uint8_t*)msg_buf, strlen(msg_buf), 1000) != HAL_OK) {
 8002bce:	4840      	ldr	r0, [pc, #256]	; (8002cd0 <main+0x224>)
 8002bd0:	f7fd fb6e 	bl	80002b0 <strlen>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bdc:	493c      	ldr	r1, [pc, #240]	; (8002cd0 <main+0x224>)
 8002bde:	4833      	ldr	r0, [pc, #204]	; (8002cac <main+0x200>)
 8002be0:	f006 ff11 	bl	8009a06 <HAL_UART_Transmit>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <main+0x142>
    Error_Handler();
 8002bea:	f000 fd15 	bl	8003618 <Error_Handler>
  }
  // Show active TIM2 configuration (for 25us ADC trigger)
  term_print("TIM2 ARR = %d\r\n",TIM2->ARR);
 8002bee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4837      	ldr	r0, [pc, #220]	; (8002cd4 <main+0x228>)
 8002bf8:	f001 f8ee 	bl	8003dd8 <term_print>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Handle UART communication
	  if (rx_cmd_ready) {
 8002bfc:	4b36      	ldr	r3, [pc, #216]	; (8002cd8 <main+0x22c>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d008      	beq.n	8002c16 <main+0x16a>
		  CMD_Handler((uint8_t*)rx_buff);
 8002c04:	4835      	ldr	r0, [pc, #212]	; (8002cdc <main+0x230>)
 8002c06:	f7ff fa93 	bl	8002130 <CMD_Handler>
		  rx_count = 0;
 8002c0a:	4b35      	ldr	r3, [pc, #212]	; (8002ce0 <main+0x234>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	801a      	strh	r2, [r3, #0]
		  rx_cmd_ready = 0;
 8002c10:	4b31      	ldr	r3, [pc, #196]	; (8002cd8 <main+0x22c>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	701a      	strb	r2, [r3, #0]
	  }

	  if (adc_restart) {
 8002c16:	4b33      	ldr	r3, [pc, #204]	; (8002ce4 <main+0x238>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d004      	beq.n	8002c28 <main+0x17c>
		  adc_restart = 0;
 8002c1e:	4b31      	ldr	r3, [pc, #196]	; (8002ce4 <main+0x238>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
		  start_adcs();
 8002c24:	f7ff feee 	bl	8002a04 <start_adcs>
	  }

	  if (new_time_period) {
 8002c28:	4b2f      	ldr	r3, [pc, #188]	; (8002ce8 <main+0x23c>)
 8002c2a:	881b      	ldrh	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d008      	beq.n	8002c42 <main+0x196>
		  // change timer period to new value
		  adjust_TIM2_period(new_time_period, 1);
 8002c30:	4b2d      	ldr	r3, [pc, #180]	; (8002ce8 <main+0x23c>)
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	2101      	movs	r1, #1
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff ff10 	bl	8002a5c <adjust_TIM2_period>
		  new_time_period = 0;
 8002c3c:	4b2a      	ldr	r3, [pc, #168]	; (8002ce8 <main+0x23c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	801a      	strh	r2, [r3, #0]
	  /*if (cmd_display_buffer) {
		  display_show_curve(cmd_display_buffer-1);
	  	  cmd_display_buffer = 0;
	  }*/

	  if (tft_display) {
 8002c42:	4b2a      	ldr	r3, [pc, #168]	; (8002cec <main+0x240>)
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d020      	beq.n	8002c8c <main+0x1e0>
		  if (tft_display == 9) {
 8002c4a:	4b28      	ldr	r3, [pc, #160]	; (8002cec <main+0x240>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b09      	cmp	r3, #9
 8002c50:	d10e      	bne.n	8002c70 <main+0x1c4>
			  term_print("Running TFT performance test ...\r\n");
 8002c52:	4827      	ldr	r0, [pc, #156]	; (8002cf0 <main+0x244>)
 8002c54:	f001 f8c0 	bl	8003dd8 <term_print>
			  Displ_BackLight('1');
 8002c58:	2031      	movs	r0, #49	; 0x31
 8002c5a:	f002 fe17 	bl	800588c <Displ_BackLight>
			  //Displ_PerfTest();
			  Displ_TestAll();
 8002c5e:	f003 fadf 	bl	8006220 <Displ_TestAll>
			  Displ_BackLight('0');
 8002c62:	2030      	movs	r0, #48	; 0x30
 8002c64:	f002 fe12 	bl	800588c <Displ_BackLight>
			  term_print("....completed\r\n");
 8002c68:	4822      	ldr	r0, [pc, #136]	; (8002cf4 <main+0x248>)
 8002c6a:	f001 f8b5 	bl	8003dd8 <term_print>
 8002c6e:	e00a      	b.n	8002c86 <main+0x1da>
		  } else {
			  if (tft_display == 1) {
 8002c70:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <main+0x240>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d103      	bne.n	8002c80 <main+0x1d4>
				  Displ_BackLight('0');
 8002c78:	2030      	movs	r0, #48	; 0x30
 8002c7a:	f002 fe07 	bl	800588c <Displ_BackLight>
 8002c7e:	e002      	b.n	8002c86 <main+0x1da>
			  } else {
				  Displ_BackLight('1');
 8002c80:	2031      	movs	r0, #49	; 0x31
 8002c82:	f002 fe03 	bl	800588c <Displ_BackLight>
			  }
		  }
		  tft_display = 0;
 8002c86:	4b19      	ldr	r3, [pc, #100]	; (8002cec <main+0x240>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
	  }
#endif

	  if (led_cmd) {
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <main+0x24c>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d03d      	beq.n	8002d10 <main+0x264>
		  if (led_cmd > 1) {
 8002c94:	4b18      	ldr	r3, [pc, #96]	; (8002cf8 <main+0x24c>)
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d931      	bls.n	8002d00 <main+0x254>
			  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	2120      	movs	r1, #32
 8002ca0:	4816      	ldr	r0, [pc, #88]	; (8002cfc <main+0x250>)
 8002ca2:	f004 fe6d 	bl	8007980 <HAL_GPIO_WritePin>
 8002ca6:	e030      	b.n	8002d0a <main+0x25e>
 8002ca8:	2000187e 	.word	0x2000187e
 8002cac:	200017b4 	.word	0x200017b4
 8002cb0:	2000176c 	.word	0x2000176c
 8002cb4:	20000018 	.word	0x20000018
 8002cb8:	0800e784 	.word	0x0800e784
 8002cbc:	0800e78c 	.word	0x0800e78c
 8002cc0:	0800e794 	.word	0x0800e794
 8002cc4:	08010568 	.word	0x08010568
 8002cc8:	08010564 	.word	0x08010564
 8002ccc:	0800e79c 	.word	0x0800e79c
 8002cd0:	2000183c 	.word	0x2000183c
 8002cd4:	0800e7b0 	.word	0x0800e7b0
 8002cd8:	20001894 	.word	0x20001894
 8002cdc:	20001880 	.word	0x20001880
 8002ce0:	2000187c 	.word	0x2000187c
 8002ce4:	20001895 	.word	0x20001895
 8002ce8:	20001898 	.word	0x20001898
 8002cec:	20001897 	.word	0x20001897
 8002cf0:	0800e7c0 	.word	0x0800e7c0
 8002cf4:	0800e7e4 	.word	0x0800e7e4
 8002cf8:	20001896 	.word	0x20001896
 8002cfc:	40020000 	.word	0x40020000
		  } else {
			  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002d00:	2200      	movs	r2, #0
 8002d02:	2120      	movs	r1, #32
 8002d04:	4846      	ldr	r0, [pc, #280]	; (8002e20 <main+0x374>)
 8002d06:	f004 fe3b 	bl	8007980 <HAL_GPIO_WritePin>
		  }
		  led_cmd = 0;
 8002d0a:	4b46      	ldr	r3, [pc, #280]	; (8002e24 <main+0x378>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	701a      	strb	r2, [r3, #0]

	  //HAL_Delay(800);

	  // Check if we have missed processing DMA data sets
	  // This occurs if the main loop execution takes longer than 20ms (e.g. terminal output of lots of data)
	  if ( (adc1_dma_l_count > 1) || (adc1_dma_h_count > 1) || (adc2_dma_l_count > 1) || (adc2_dma_h_count > 1)) {
 8002d10:	4b45      	ldr	r3, [pc, #276]	; (8002e28 <main+0x37c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	dc0b      	bgt.n	8002d30 <main+0x284>
 8002d18:	4b44      	ldr	r3, [pc, #272]	; (8002e2c <main+0x380>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	dc07      	bgt.n	8002d30 <main+0x284>
 8002d20:	4b43      	ldr	r3, [pc, #268]	; (8002e30 <main+0x384>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	dc03      	bgt.n	8002d30 <main+0x284>
 8002d28:	4b42      	ldr	r3, [pc, #264]	; (8002e34 <main+0x388>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	dd28      	ble.n	8002d82 <main+0x2d6>
		  term_print("Processing missed data - %lu %lu %lu %lu\r\n", adc1_dma_l_count, adc1_dma_h_count, adc2_dma_l_count, adc2_dma_h_count);
 8002d30:	4b3d      	ldr	r3, [pc, #244]	; (8002e28 <main+0x37c>)
 8002d32:	6819      	ldr	r1, [r3, #0]
 8002d34:	4b3d      	ldr	r3, [pc, #244]	; (8002e2c <main+0x380>)
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	4b3d      	ldr	r3, [pc, #244]	; (8002e30 <main+0x384>)
 8002d3a:	6818      	ldr	r0, [r3, #0]
 8002d3c:	4b3d      	ldr	r3, [pc, #244]	; (8002e34 <main+0x388>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	9300      	str	r3, [sp, #0]
 8002d42:	4603      	mov	r3, r0
 8002d44:	483c      	ldr	r0, [pc, #240]	; (8002e38 <main+0x38c>)
 8002d46:	f001 f847 	bl	8003dd8 <term_print>
		  if (adc1_dma_l_count > 1) { adc1_dma_l_count = 1; }
 8002d4a:	4b37      	ldr	r3, [pc, #220]	; (8002e28 <main+0x37c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	dd02      	ble.n	8002d58 <main+0x2ac>
 8002d52:	4b35      	ldr	r3, [pc, #212]	; (8002e28 <main+0x37c>)
 8002d54:	2201      	movs	r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
		  if (adc1_dma_h_count > 1) { adc1_dma_h_count = 1; }
 8002d58:	4b34      	ldr	r3, [pc, #208]	; (8002e2c <main+0x380>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	dd02      	ble.n	8002d66 <main+0x2ba>
 8002d60:	4b32      	ldr	r3, [pc, #200]	; (8002e2c <main+0x380>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_l_count > 1) { adc2_dma_l_count = 1; }
 8002d66:	4b32      	ldr	r3, [pc, #200]	; (8002e30 <main+0x384>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	dd02      	ble.n	8002d74 <main+0x2c8>
 8002d6e:	4b30      	ldr	r3, [pc, #192]	; (8002e30 <main+0x384>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_h_count > 1) { adc2_dma_h_count = 1; }
 8002d74:	4b2f      	ldr	r3, [pc, #188]	; (8002e34 <main+0x388>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	dd02      	ble.n	8002d82 <main+0x2d6>
 8002d7c:	4b2d      	ldr	r3, [pc, #180]	; (8002e34 <main+0x388>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
	  }

	  // Process DMA buffers
	  if (adc1_dma_l_count > 0) {
 8002d82:	4b29      	ldr	r3, [pc, #164]	; (8002e28 <main+0x37c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	dd0e      	ble.n	8002da8 <main+0x2fc>
		  if (calc_process_dma_buffer(0,ADC1_IDX) != 0) {
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	2000      	movs	r0, #0
 8002d8e:	f7fe f8f9 	bl	8000f84 <calc_process_dma_buffer>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <main+0x2f2>
			  term_print("Processing ADC1 DMA 1st half failed\r\n");
 8002d98:	4828      	ldr	r0, [pc, #160]	; (8002e3c <main+0x390>)
 8002d9a:	f001 f81d 	bl	8003dd8 <term_print>
		  }
		  adc1_dma_l_count--;
 8002d9e:	4b22      	ldr	r3, [pc, #136]	; (8002e28 <main+0x37c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	3b01      	subs	r3, #1
 8002da4:	4a20      	ldr	r2, [pc, #128]	; (8002e28 <main+0x37c>)
 8002da6:	6013      	str	r3, [r2, #0]
	  }
	  if (adc1_dma_h_count > 0) {
 8002da8:	4b20      	ldr	r3, [pc, #128]	; (8002e2c <main+0x380>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	dd0e      	ble.n	8002dce <main+0x322>
	  	  if (calc_process_dma_buffer(1,ADC1_IDX) != 0) {
 8002db0:	2100      	movs	r1, #0
 8002db2:	2001      	movs	r0, #1
 8002db4:	f7fe f8e6 	bl	8000f84 <calc_process_dma_buffer>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d002      	beq.n	8002dc4 <main+0x318>
	  		term_print("Processing ADC1 DMA 2nd half failed\r\n");
 8002dbe:	4820      	ldr	r0, [pc, #128]	; (8002e40 <main+0x394>)
 8002dc0:	f001 f80a 	bl	8003dd8 <term_print>
	  	  }
	  	  adc1_dma_h_count--;
 8002dc4:	4b19      	ldr	r3, [pc, #100]	; (8002e2c <main+0x380>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	4a18      	ldr	r2, [pc, #96]	; (8002e2c <main+0x380>)
 8002dcc:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_l_count > 0) {
 8002dce:	4b18      	ldr	r3, [pc, #96]	; (8002e30 <main+0x384>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	dd0e      	ble.n	8002df4 <main+0x348>
	  	  if (calc_process_dma_buffer(0,ADC2_IDX) != 0) {
 8002dd6:	2101      	movs	r1, #1
 8002dd8:	2000      	movs	r0, #0
 8002dda:	f7fe f8d3 	bl	8000f84 <calc_process_dma_buffer>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d002      	beq.n	8002dea <main+0x33e>
	  		term_print("Processing ADC2 DMA 1st half failed\r\n");
 8002de4:	4817      	ldr	r0, [pc, #92]	; (8002e44 <main+0x398>)
 8002de6:	f000 fff7 	bl	8003dd8 <term_print>
	  	  }
	  	  adc2_dma_l_count--;
 8002dea:	4b11      	ldr	r3, [pc, #68]	; (8002e30 <main+0x384>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	4a0f      	ldr	r2, [pc, #60]	; (8002e30 <main+0x384>)
 8002df2:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_h_count > 0) {
 8002df4:	4b0f      	ldr	r3, [pc, #60]	; (8002e34 <main+0x388>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f77f aeff 	ble.w	8002bfc <main+0x150>
	  	  if (calc_process_dma_buffer(1,ADC2_IDX) != 0) {
 8002dfe:	2101      	movs	r1, #1
 8002e00:	2001      	movs	r0, #1
 8002e02:	f7fe f8bf 	bl	8000f84 <calc_process_dma_buffer>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <main+0x366>
	  		term_print("Processing ADC2 DMA 2nd half failed\r\n");
 8002e0c:	480e      	ldr	r0, [pc, #56]	; (8002e48 <main+0x39c>)
 8002e0e:	f000 ffe3 	bl	8003dd8 <term_print>
	  	  }
	   	  adc2_dma_h_count--;
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <main+0x388>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	4a06      	ldr	r2, [pc, #24]	; (8002e34 <main+0x388>)
 8002e1a:	6013      	str	r3, [r2, #0]
	  if (rx_cmd_ready) {
 8002e1c:	e6ee      	b.n	8002bfc <main+0x150>
 8002e1e:	bf00      	nop
 8002e20:	40020000 	.word	0x40020000
 8002e24:	20001896 	.word	0x20001896
 8002e28:	2000189c 	.word	0x2000189c
 8002e2c:	200018a0 	.word	0x200018a0
 8002e30:	200018a4 	.word	0x200018a4
 8002e34:	200018a8 	.word	0x200018a8
 8002e38:	0800e7f4 	.word	0x0800e7f4
 8002e3c:	0800e820 	.word	0x0800e820
 8002e40:	0800e848 	.word	0x0800e848
 8002e44:	0800e870 	.word	0x0800e870
 8002e48:	0800e898 	.word	0x0800e898

08002e4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b094      	sub	sp, #80	; 0x50
 8002e50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e52:	f107 031c 	add.w	r3, r7, #28
 8002e56:	2234      	movs	r2, #52	; 0x34
 8002e58:	2100      	movs	r1, #0
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f008 fc38 	bl	800b6d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e60:	f107 0308 	add.w	r3, r7, #8
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e70:	2300      	movs	r3, #0
 8002e72:	607b      	str	r3, [r7, #4]
 8002e74:	4b2c      	ldr	r3, [pc, #176]	; (8002f28 <SystemClock_Config+0xdc>)
 8002e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e78:	4a2b      	ldr	r2, [pc, #172]	; (8002f28 <SystemClock_Config+0xdc>)
 8002e7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002e80:	4b29      	ldr	r3, [pc, #164]	; (8002f28 <SystemClock_Config+0xdc>)
 8002e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	4b26      	ldr	r3, [pc, #152]	; (8002f2c <SystemClock_Config+0xe0>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a25      	ldr	r2, [pc, #148]	; (8002f2c <SystemClock_Config+0xe0>)
 8002e96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e9a:	6013      	str	r3, [r2, #0]
 8002e9c:	4b23      	ldr	r3, [pc, #140]	; (8002f2c <SystemClock_Config+0xe0>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ea4:	603b      	str	r3, [r7, #0]
 8002ea6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002eac:	2301      	movs	r3, #1
 8002eae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002eb0:	2310      	movs	r3, #16
 8002eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002ebc:	2308      	movs	r3, #8
 8002ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002ec0:	23b4      	movs	r3, #180	; 0xb4
 8002ec2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ecc:	2302      	movs	r3, #2
 8002ece:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ed0:	f107 031c 	add.w	r3, r7, #28
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f005 f945 	bl	8008164 <HAL_RCC_OscConfig>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002ee0:	f000 fb9a 	bl	8003618 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002ee4:	f004 fda4 	bl	8007a30 <HAL_PWREx_EnableOverDrive>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002eee:	f000 fb93 	bl	8003618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ef2:	230f      	movs	r3, #15
 8002ef4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002efa:	2300      	movs	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002efe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f08:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f0a:	f107 0308 	add.w	r3, r7, #8
 8002f0e:	2105      	movs	r1, #5
 8002f10:	4618      	mov	r0, r3
 8002f12:	f004 fddd 	bl	8007ad0 <HAL_RCC_ClockConfig>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002f1c:	f000 fb7c 	bl	8003618 <Error_Handler>
  }
}
 8002f20:	bf00      	nop
 8002f22:	3750      	adds	r7, #80	; 0x50
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40023800 	.word	0x40023800
 8002f2c:	40007000 	.word	0x40007000

08002f30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f36:	463b      	mov	r3, r7
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f42:	4b29      	ldr	r3, [pc, #164]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f44:	4a29      	ldr	r2, [pc, #164]	; (8002fec <MX_ADC1_Init+0xbc>)
 8002f46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002f48:	4b27      	ldr	r3, [pc, #156]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f4a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002f4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f50:	4b25      	ldr	r3, [pc, #148]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002f56:	4b24      	ldr	r3, [pc, #144]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f5c:	4b22      	ldr	r3, [pc, #136]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f62:	4b21      	ldr	r3, [pc, #132]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002f6a:	4b1f      	ldr	r3, [pc, #124]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002f72:	4b1d      	ldr	r3, [pc, #116]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f74:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002f78:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f7a:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002f80:	4b19      	ldr	r3, [pc, #100]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f82:	2202      	movs	r2, #2
 8002f84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002f86:	4b18      	ldr	r3, [pc, #96]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002f8e:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f94:	4814      	ldr	r0, [pc, #80]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002f96:	f003 fa2f 	bl	80063f8 <HAL_ADC_Init>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8002fa0:	f000 fb3a 	bl	8003618 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002fac:	2303      	movs	r3, #3
 8002fae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fb0:	463b      	mov	r3, r7
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	480c      	ldr	r0, [pc, #48]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002fb6:	f003 fb73 	bl	80066a0 <HAL_ADC_ConfigChannel>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002fc0:	f000 fb2a 	bl	8003618 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002fc4:	230a      	movs	r3, #10
 8002fc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fcc:	463b      	mov	r3, r7
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4805      	ldr	r0, [pc, #20]	; (8002fe8 <MX_ADC1_Init+0xb8>)
 8002fd2:	f003 fb65 	bl	80066a0 <HAL_ADC_ConfigChannel>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002fdc:	f000 fb1c 	bl	8003618 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002fe0:	bf00      	nop
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	20001564 	.word	0x20001564
 8002fec:	40012000 	.word	0x40012000

08002ff0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002ff6:	463b      	mov	r3, r7
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	609a      	str	r2, [r3, #8]
 8003000:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003002:	4b29      	ldr	r3, [pc, #164]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003004:	4a29      	ldr	r2, [pc, #164]	; (80030ac <MX_ADC2_Init+0xbc>)
 8003006:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003008:	4b27      	ldr	r3, [pc, #156]	; (80030a8 <MX_ADC2_Init+0xb8>)
 800300a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800300e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003010:	4b25      	ldr	r3, [pc, #148]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003012:	2200      	movs	r2, #0
 8003014:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8003016:	4b24      	ldr	r3, [pc, #144]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003018:	2201      	movs	r2, #1
 800301a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800301c:	4b22      	ldr	r3, [pc, #136]	; (80030a8 <MX_ADC2_Init+0xb8>)
 800301e:	2200      	movs	r2, #0
 8003020:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003022:	4b21      	ldr	r3, [pc, #132]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003024:	2200      	movs	r2, #0
 8003026:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800302a:	4b1f      	ldr	r3, [pc, #124]	; (80030a8 <MX_ADC2_Init+0xb8>)
 800302c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003030:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8003032:	4b1d      	ldr	r3, [pc, #116]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003034:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003038:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800303a:	4b1b      	ldr	r3, [pc, #108]	; (80030a8 <MX_ADC2_Init+0xb8>)
 800303c:	2200      	movs	r2, #0
 800303e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 8003040:	4b19      	ldr	r3, [pc, #100]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003042:	2202      	movs	r2, #2
 8003044:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003046:	4b18      	ldr	r3, [pc, #96]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800304e:	4b16      	ldr	r3, [pc, #88]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003050:	2200      	movs	r2, #0
 8003052:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003054:	4814      	ldr	r0, [pc, #80]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003056:	f003 f9cf 	bl	80063f8 <HAL_ADC_Init>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8003060:	f000 fada 	bl	8003618 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003064:	2301      	movs	r3, #1
 8003066:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003068:	2301      	movs	r3, #1
 800306a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800306c:	2303      	movs	r3, #3
 800306e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003070:	463b      	mov	r3, r7
 8003072:	4619      	mov	r1, r3
 8003074:	480c      	ldr	r0, [pc, #48]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003076:	f003 fb13 	bl	80066a0 <HAL_ADC_ConfigChannel>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8003080:	f000 faca 	bl	8003618 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003084:	230b      	movs	r3, #11
 8003086:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003088:	2302      	movs	r3, #2
 800308a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800308c:	463b      	mov	r3, r7
 800308e:	4619      	mov	r1, r3
 8003090:	4805      	ldr	r0, [pc, #20]	; (80030a8 <MX_ADC2_Init+0xb8>)
 8003092:	f003 fb05 	bl	80066a0 <HAL_ADC_ConfigChannel>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 800309c:	f000 fabc 	bl	8003618 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80030a0:	bf00      	nop
 80030a2:	3710      	adds	r7, #16
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	200015ac 	.word	0x200015ac
 80030ac:	40012100 	.word	0x40012100

080030b0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80030b4:	4b17      	ldr	r3, [pc, #92]	; (8003114 <MX_SPI2_Init+0x64>)
 80030b6:	4a18      	ldr	r2, [pc, #96]	; (8003118 <MX_SPI2_Init+0x68>)
 80030b8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80030ba:	4b16      	ldr	r3, [pc, #88]	; (8003114 <MX_SPI2_Init+0x64>)
 80030bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030c0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80030c2:	4b14      	ldr	r3, [pc, #80]	; (8003114 <MX_SPI2_Init+0x64>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <MX_SPI2_Init+0x64>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030ce:	4b11      	ldr	r3, [pc, #68]	; (8003114 <MX_SPI2_Init+0x64>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030d4:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <MX_SPI2_Init+0x64>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80030da:	4b0e      	ldr	r3, [pc, #56]	; (8003114 <MX_SPI2_Init+0x64>)
 80030dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030e0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030e2:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <MX_SPI2_Init+0x64>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030e8:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <MX_SPI2_Init+0x64>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80030ee:	4b09      	ldr	r3, [pc, #36]	; (8003114 <MX_SPI2_Init+0x64>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030f4:	4b07      	ldr	r3, [pc, #28]	; (8003114 <MX_SPI2_Init+0x64>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80030fa:	4b06      	ldr	r3, [pc, #24]	; (8003114 <MX_SPI2_Init+0x64>)
 80030fc:	220a      	movs	r2, #10
 80030fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003100:	4804      	ldr	r0, [pc, #16]	; (8003114 <MX_SPI2_Init+0x64>)
 8003102:	f005 facd 	bl	80086a0 <HAL_SPI_Init>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800310c:	f000 fa84 	bl	8003618 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003110:	bf00      	nop
 8003112:	bd80      	pop	{r7, pc}
 8003114:	200016b4 	.word	0x200016b4
 8003118:	40003800 	.word	0x40003800

0800311c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003122:	f107 0308 	add.w	r3, r7, #8
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	609a      	str	r2, [r3, #8]
 800312e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003130:	463b      	mov	r3, r7
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003138:	4b1d      	ldr	r3, [pc, #116]	; (80031b0 <MX_TIM2_Init+0x94>)
 800313a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800313e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003140:	4b1b      	ldr	r3, [pc, #108]	; (80031b0 <MX_TIM2_Init+0x94>)
 8003142:	2200      	movs	r2, #0
 8003144:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003146:	4b1a      	ldr	r3, [pc, #104]	; (80031b0 <MX_TIM2_Init+0x94>)
 8003148:	2200      	movs	r2, #0
 800314a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2286;
 800314c:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <MX_TIM2_Init+0x94>)
 800314e:	f640 02ee 	movw	r2, #2286	; 0x8ee
 8003152:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003154:	4b16      	ldr	r3, [pc, #88]	; (80031b0 <MX_TIM2_Init+0x94>)
 8003156:	2200      	movs	r2, #0
 8003158:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800315a:	4b15      	ldr	r3, [pc, #84]	; (80031b0 <MX_TIM2_Init+0x94>)
 800315c:	2200      	movs	r2, #0
 800315e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003160:	4813      	ldr	r0, [pc, #76]	; (80031b0 <MX_TIM2_Init+0x94>)
 8003162:	f005 ff77 	bl	8009054 <HAL_TIM_Base_Init>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800316c:	f000 fa54 	bl	8003618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003174:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003176:	f107 0308 	add.w	r3, r7, #8
 800317a:	4619      	mov	r1, r3
 800317c:	480c      	ldr	r0, [pc, #48]	; (80031b0 <MX_TIM2_Init+0x94>)
 800317e:	f006 f931 	bl	80093e4 <HAL_TIM_ConfigClockSource>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003188:	f000 fa46 	bl	8003618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800318c:	2320      	movs	r3, #32
 800318e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003190:	2300      	movs	r3, #0
 8003192:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003194:	463b      	mov	r3, r7
 8003196:	4619      	mov	r1, r3
 8003198:	4805      	ldr	r0, [pc, #20]	; (80031b0 <MX_TIM2_Init+0x94>)
 800319a:	f006 fb57 	bl	800984c <HAL_TIMEx_MasterConfigSynchronization>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80031a4:	f000 fa38 	bl	8003618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80031a8:	bf00      	nop
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	2000176c 	.word	0x2000176c

080031b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80031b8:	4b11      	ldr	r3, [pc, #68]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031ba:	4a12      	ldr	r2, [pc, #72]	; (8003204 <MX_USART2_UART_Init+0x50>)
 80031bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80031be:	4b10      	ldr	r3, [pc, #64]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031c6:	4b0e      	ldr	r3, [pc, #56]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80031cc:	4b0c      	ldr	r3, [pc, #48]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031d2:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031d8:	4b09      	ldr	r3, [pc, #36]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031da:	220c      	movs	r2, #12
 80031dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031de:	4b08      	ldr	r3, [pc, #32]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031e4:	4b06      	ldr	r3, [pc, #24]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031ea:	4805      	ldr	r0, [pc, #20]	; (8003200 <MX_USART2_UART_Init+0x4c>)
 80031ec:	f006 fbbe 	bl	800996c <HAL_UART_Init>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80031f6:	f000 fa0f 	bl	8003618 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	200017b4 	.word	0x200017b4
 8003204:	40004400 	.word	0x40004400

08003208 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800320c:	4b11      	ldr	r3, [pc, #68]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 800320e:	4a12      	ldr	r2, [pc, #72]	; (8003258 <MX_USART3_UART_Init+0x50>)
 8003210:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003212:	4b10      	ldr	r3, [pc, #64]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 8003214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003218:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800321a:	4b0e      	ldr	r3, [pc, #56]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 800321c:	2200      	movs	r2, #0
 800321e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003220:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 8003222:	2200      	movs	r2, #0
 8003224:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003226:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 8003228:	2200      	movs	r2, #0
 800322a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800322c:	4b09      	ldr	r3, [pc, #36]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 800322e:	220c      	movs	r2, #12
 8003230:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003232:	4b08      	ldr	r3, [pc, #32]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 8003234:	2200      	movs	r2, #0
 8003236:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003238:	4b06      	ldr	r3, [pc, #24]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 800323a:	2200      	movs	r2, #0
 800323c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800323e:	4805      	ldr	r0, [pc, #20]	; (8003254 <MX_USART3_UART_Init+0x4c>)
 8003240:	f006 fb94 	bl	800996c <HAL_UART_Init>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800324a:	f000 f9e5 	bl	8003618 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	200017f8 	.word	0x200017f8
 8003258:	40004800 	.word	0x40004800

0800325c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003262:	2300      	movs	r3, #0
 8003264:	607b      	str	r3, [r7, #4]
 8003266:	4b1b      	ldr	r3, [pc, #108]	; (80032d4 <MX_DMA_Init+0x78>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326a:	4a1a      	ldr	r2, [pc, #104]	; (80032d4 <MX_DMA_Init+0x78>)
 800326c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003270:	6313      	str	r3, [r2, #48]	; 0x30
 8003272:	4b18      	ldr	r3, [pc, #96]	; (80032d4 <MX_DMA_Init+0x78>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800327a:	607b      	str	r3, [r7, #4]
 800327c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	603b      	str	r3, [r7, #0]
 8003282:	4b14      	ldr	r3, [pc, #80]	; (80032d4 <MX_DMA_Init+0x78>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	4a13      	ldr	r2, [pc, #76]	; (80032d4 <MX_DMA_Init+0x78>)
 8003288:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800328c:	6313      	str	r3, [r2, #48]	; 0x30
 800328e:	4b11      	ldr	r3, [pc, #68]	; (80032d4 <MX_DMA_Init+0x78>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003296:	603b      	str	r3, [r7, #0]
 8003298:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800329a:	2200      	movs	r2, #0
 800329c:	2100      	movs	r1, #0
 800329e:	200f      	movs	r0, #15
 80032a0:	f003 fd89 	bl	8006db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80032a4:	200f      	movs	r0, #15
 80032a6:	f003 fda2 	bl	8006dee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80032aa:	2200      	movs	r2, #0
 80032ac:	2100      	movs	r1, #0
 80032ae:	2038      	movs	r0, #56	; 0x38
 80032b0:	f003 fd81 	bl	8006db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80032b4:	2038      	movs	r0, #56	; 0x38
 80032b6:	f003 fd9a 	bl	8006dee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80032ba:	2200      	movs	r2, #0
 80032bc:	2100      	movs	r1, #0
 80032be:	203a      	movs	r0, #58	; 0x3a
 80032c0:	f003 fd79 	bl	8006db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80032c4:	203a      	movs	r0, #58	; 0x3a
 80032c6:	f003 fd92 	bl	8006dee <HAL_NVIC_EnableIRQ>

}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	40023800 	.word	0x40023800

080032d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b08a      	sub	sp, #40	; 0x28
 80032dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032de:	f107 0314 	add.w	r3, r7, #20
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]
 80032e6:	605a      	str	r2, [r3, #4]
 80032e8:	609a      	str	r2, [r3, #8]
 80032ea:	60da      	str	r2, [r3, #12]
 80032ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	4b57      	ldr	r3, [pc, #348]	; (8003450 <MX_GPIO_Init+0x178>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	4a56      	ldr	r2, [pc, #344]	; (8003450 <MX_GPIO_Init+0x178>)
 80032f8:	f043 0304 	orr.w	r3, r3, #4
 80032fc:	6313      	str	r3, [r2, #48]	; 0x30
 80032fe:	4b54      	ldr	r3, [pc, #336]	; (8003450 <MX_GPIO_Init+0x178>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	613b      	str	r3, [r7, #16]
 8003308:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	4b50      	ldr	r3, [pc, #320]	; (8003450 <MX_GPIO_Init+0x178>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	4a4f      	ldr	r2, [pc, #316]	; (8003450 <MX_GPIO_Init+0x178>)
 8003314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003318:	6313      	str	r3, [r2, #48]	; 0x30
 800331a:	4b4d      	ldr	r3, [pc, #308]	; (8003450 <MX_GPIO_Init+0x178>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	4b49      	ldr	r3, [pc, #292]	; (8003450 <MX_GPIO_Init+0x178>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	4a48      	ldr	r2, [pc, #288]	; (8003450 <MX_GPIO_Init+0x178>)
 8003330:	f043 0301 	orr.w	r3, r3, #1
 8003334:	6313      	str	r3, [r2, #48]	; 0x30
 8003336:	4b46      	ldr	r3, [pc, #280]	; (8003450 <MX_GPIO_Init+0x178>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003342:	2300      	movs	r3, #0
 8003344:	607b      	str	r3, [r7, #4]
 8003346:	4b42      	ldr	r3, [pc, #264]	; (8003450 <MX_GPIO_Init+0x178>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334a:	4a41      	ldr	r2, [pc, #260]	; (8003450 <MX_GPIO_Init+0x178>)
 800334c:	f043 0302 	orr.w	r3, r3, #2
 8003350:	6313      	str	r3, [r2, #48]	; 0x30
 8003352:	4b3f      	ldr	r3, [pc, #252]	; (8003450 <MX_GPIO_Init+0x178>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	607b      	str	r3, [r7, #4]
 800335c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DISPL_LED_Pin|DISPL_DC_Pin|DEBUG_Pin
 800335e:	2200      	movs	r2, #0
 8003360:	f248 41e0 	movw	r1, #34016	; 0x84e0
 8003364:	483b      	ldr	r0, [pc, #236]	; (8003454 <MX_GPIO_Init+0x17c>)
 8003366:	f004 fb0b 	bl	8007980 <HAL_GPIO_WritePin>
                          |ESP01_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET);
 800336a:	2201      	movs	r2, #1
 800336c:	2180      	movs	r1, #128	; 0x80
 800336e:	483a      	ldr	r0, [pc, #232]	; (8003458 <MX_GPIO_Init+0x180>)
 8003370:	f004 fb06 	bl	8007980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);
 8003374:	2201      	movs	r2, #1
 8003376:	f44f 7100 	mov.w	r1, #512	; 0x200
 800337a:	4836      	ldr	r0, [pc, #216]	; (8003454 <MX_GPIO_Init+0x17c>)
 800337c:	f004 fb00 	bl	8007980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISPL_RST_Pin|ESP01_RST_Pin, GPIO_PIN_RESET);
 8003380:	2200      	movs	r2, #0
 8003382:	21c0      	movs	r1, #192	; 0xc0
 8003384:	4835      	ldr	r0, [pc, #212]	; (800345c <MX_GPIO_Init+0x184>)
 8003386:	f004 fafb 	bl	8007980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800338a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800338e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003390:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003396:	2300      	movs	r3, #0
 8003398:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800339a:	f107 0314 	add.w	r3, r7, #20
 800339e:	4619      	mov	r1, r3
 80033a0:	482d      	ldr	r0, [pc, #180]	; (8003458 <MX_GPIO_Init+0x180>)
 80033a2:	f004 f941 	bl	8007628 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DISPL_LED_Pin DEBUG_Pin ESP01_EN_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DISPL_LED_Pin|DEBUG_Pin|ESP01_EN_Pin;
 80033a6:	f248 4360 	movw	r3, #33888	; 0x8460
 80033aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033ac:	2301      	movs	r3, #1
 80033ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b0:	2300      	movs	r3, #0
 80033b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b4:	2300      	movs	r3, #0
 80033b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b8:	f107 0314 	add.w	r3, r7, #20
 80033bc:	4619      	mov	r1, r3
 80033be:	4825      	ldr	r0, [pc, #148]	; (8003454 <MX_GPIO_Init+0x17c>)
 80033c0:	f004 f932 	bl	8007628 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_DC_Pin */
  GPIO_InitStruct.Pin = DISPL_DC_Pin;
 80033c4:	2380      	movs	r3, #128	; 0x80
 80033c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033c8:	2301      	movs	r3, #1
 80033ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033cc:	2300      	movs	r3, #0
 80033ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033d0:	2302      	movs	r3, #2
 80033d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_DC_GPIO_Port, &GPIO_InitStruct);
 80033d4:	f107 0314 	add.w	r3, r7, #20
 80033d8:	4619      	mov	r1, r3
 80033da:	481e      	ldr	r0, [pc, #120]	; (8003454 <MX_GPIO_Init+0x17c>)
 80033dc:	f004 f924 	bl	8007628 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_CS_Pin */
  GPIO_InitStruct.Pin = DISPL_CS_Pin;
 80033e0:	2380      	movs	r3, #128	; 0x80
 80033e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033e4:	2301      	movs	r3, #1
 80033e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ec:	2303      	movs	r3, #3
 80033ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_CS_GPIO_Port, &GPIO_InitStruct);
 80033f0:	f107 0314 	add.w	r3, r7, #20
 80033f4:	4619      	mov	r1, r3
 80033f6:	4818      	ldr	r0, [pc, #96]	; (8003458 <MX_GPIO_Init+0x180>)
 80033f8:	f004 f916 	bl	8007628 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_CS_Pin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 80033fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003402:	2301      	movs	r3, #1
 8003404:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800340a:	2303      	movs	r3, #3
 800340c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 800340e:	f107 0314 	add.w	r3, r7, #20
 8003412:	4619      	mov	r1, r3
 8003414:	480f      	ldr	r0, [pc, #60]	; (8003454 <MX_GPIO_Init+0x17c>)
 8003416:	f004 f907 	bl	8007628 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_RST_Pin ESP01_RST_Pin */
  GPIO_InitStruct.Pin = DISPL_RST_Pin|ESP01_RST_Pin;
 800341a:	23c0      	movs	r3, #192	; 0xc0
 800341c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800341e:	2301      	movs	r3, #1
 8003420:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003422:	2300      	movs	r3, #0
 8003424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003426:	2300      	movs	r3, #0
 8003428:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800342a:	f107 0314 	add.w	r3, r7, #20
 800342e:	4619      	mov	r1, r3
 8003430:	480a      	ldr	r0, [pc, #40]	; (800345c <MX_GPIO_Init+0x184>)
 8003432:	f004 f8f9 	bl	8007628 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003436:	2200      	movs	r2, #0
 8003438:	2100      	movs	r1, #0
 800343a:	2028      	movs	r0, #40	; 0x28
 800343c:	f003 fcbb 	bl	8006db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003440:	2028      	movs	r0, #40	; 0x28
 8003442:	f003 fcd4 	bl	8006dee <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003446:	bf00      	nop
 8003448:	3728      	adds	r7, #40	; 0x28
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40023800 	.word	0x40023800
 8003454:	40020000 	.word	0x40020000
 8003458:	40020800 	.word	0x40020800
 800345c:	40020400 	.word	0x40020400

08003460 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

// ADC conversion - DMA buffer 2nd half full
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a0a      	ldr	r2, [pc, #40]	; (8003494 <HAL_ADC_ConvCpltCallback+0x34>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d105      	bne.n	800347c <HAL_ADC_ConvCpltCallback+0x1c>
		adc1_dma_h_count++;
 8003470:	4b09      	ldr	r3, [pc, #36]	; (8003498 <HAL_ADC_ConvCpltCallback+0x38>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	3301      	adds	r3, #1
 8003476:	4a08      	ldr	r2, [pc, #32]	; (8003498 <HAL_ADC_ConvCpltCallback+0x38>)
 8003478:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_h_count++;
	}
}
 800347a:	e004      	b.n	8003486 <HAL_ADC_ConvCpltCallback+0x26>
		adc2_dma_h_count++;
 800347c:	4b07      	ldr	r3, [pc, #28]	; (800349c <HAL_ADC_ConvCpltCallback+0x3c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	3301      	adds	r3, #1
 8003482:	4a06      	ldr	r2, [pc, #24]	; (800349c <HAL_ADC_ConvCpltCallback+0x3c>)
 8003484:	6013      	str	r3, [r2, #0]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	20001564 	.word	0x20001564
 8003498:	200018a0 	.word	0x200018a0
 800349c:	200018a8 	.word	0x200018a8

080034a0 <HAL_ADC_ConvHalfCpltCallback>:

// ADC conversion - DMA buffer 1st half full
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a0a      	ldr	r2, [pc, #40]	; (80034d4 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d105      	bne.n	80034bc <HAL_ADC_ConvHalfCpltCallback+0x1c>
		adc1_dma_l_count++;
 80034b0:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	3301      	adds	r3, #1
 80034b6:	4a08      	ldr	r2, [pc, #32]	; (80034d8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 80034b8:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_l_count++;
	}
}
 80034ba:	e004      	b.n	80034c6 <HAL_ADC_ConvHalfCpltCallback+0x26>
		adc2_dma_l_count++;
 80034bc:	4b07      	ldr	r3, [pc, #28]	; (80034dc <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	3301      	adds	r3, #1
 80034c2:	4a06      	ldr	r2, [pc, #24]	; (80034dc <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 80034c4:	6013      	str	r3, [r2, #0]
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	20001564 	.word	0x20001564
 80034d8:	2000189c 	.word	0x2000189c
 80034dc:	200018a4 	.word	0x200018a4

080034e0 <HAL_ADC_ErrorCallback>:

// ADC errors
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
	int adc_num;
	if (hadc == &hadc1) {
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a22      	ldr	r2, [pc, #136]	; (8003574 <HAL_ADC_ErrorCallback+0x94>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d102      	bne.n	80034f6 <HAL_ADC_ErrorCallback+0x16>
	  adc_num = 1;
 80034f0:	2301      	movs	r3, #1
 80034f2:	60fb      	str	r3, [r7, #12]
 80034f4:	e001      	b.n	80034fa <HAL_ADC_ErrorCallback+0x1a>
	} else {
	  adc_num = 2;
 80034f6:	2302      	movs	r3, #2
 80034f8:	60fb      	str	r3, [r7, #12]
	}
	switch (hadc->ErrorCode) {
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fe:	2b04      	cmp	r3, #4
 8003500:	d82c      	bhi.n	800355c <HAL_ADC_ErrorCallback+0x7c>
 8003502:	a201      	add	r2, pc, #4	; (adr r2, 8003508 <HAL_ADC_ErrorCallback+0x28>)
 8003504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003508:	0800351d 	.word	0x0800351d
 800350c:	0800352d 	.word	0x0800352d
 8003510:	0800353d 	.word	0x0800353d
 8003514:	0800355d 	.word	0x0800355d
 8003518:	0800354d 	.word	0x0800354d
	case HAL_ADC_ERROR_NONE:
		term_print("ADC%d No Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003520:	461a      	mov	r2, r3
 8003522:	68f9      	ldr	r1, [r7, #12]
 8003524:	4814      	ldr	r0, [pc, #80]	; (8003578 <HAL_ADC_ErrorCallback+0x98>)
 8003526:	f000 fc57 	bl	8003dd8 <term_print>
		break;
 800352a:	e01e      	b.n	800356a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INTERNAL:
		term_print("ADC%d Internal Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003530:	461a      	mov	r2, r3
 8003532:	68f9      	ldr	r1, [r7, #12]
 8003534:	4811      	ldr	r0, [pc, #68]	; (800357c <HAL_ADC_ErrorCallback+0x9c>)
 8003536:	f000 fc4f 	bl	8003dd8 <term_print>
		break;
 800353a:	e016      	b.n	800356a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_OVR:
		term_print("ADC%d Overrun Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003540:	461a      	mov	r2, r3
 8003542:	68f9      	ldr	r1, [r7, #12]
 8003544:	480e      	ldr	r0, [pc, #56]	; (8003580 <HAL_ADC_ErrorCallback+0xa0>)
 8003546:	f000 fc47 	bl	8003dd8 <term_print>
		break;
 800354a:	e00e      	b.n	800356a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_DMA:
		term_print("ADC%d DMA Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003550:	461a      	mov	r2, r3
 8003552:	68f9      	ldr	r1, [r7, #12]
 8003554:	480b      	ldr	r0, [pc, #44]	; (8003584 <HAL_ADC_ErrorCallback+0xa4>)
 8003556:	f000 fc3f 	bl	8003dd8 <term_print>
		break;
 800355a:	e006      	b.n	800356a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INVALID_CALLBACK:
		term_print("ADC%d Callback Error (0x%08lx)  [%d]\r\n", adc_num, hadc->ErrorCode);
		break;
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
	default:
		term_print("ADC Unknown Error: 0x%08lx\r\n", hadc->ErrorCode);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003560:	4619      	mov	r1, r3
 8003562:	4809      	ldr	r0, [pc, #36]	; (8003588 <HAL_ADC_ErrorCallback+0xa8>)
 8003564:	f000 fc38 	bl	8003dd8 <term_print>
	}
}
 8003568:	bf00      	nop
 800356a:	bf00      	nop
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	20001564 	.word	0x20001564
 8003578:	0800e8c0 	.word	0x0800e8c0
 800357c:	0800e8dc 	.word	0x0800e8dc
 8003580:	0800e900 	.word	0x0800e900
 8003584:	0800e920 	.word	0x0800e920
 8003588:	0800e93c 	.word	0x0800e93c

0800358c <HAL_UART_RxCpltCallback>:

// UART has received
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
	if (rx_count >= sizeof(rx_buff)) {
 8003594:	4b1b      	ldr	r3, [pc, #108]	; (8003604 <HAL_UART_RxCpltCallback+0x78>)
 8003596:	881b      	ldrh	r3, [r3, #0]
 8003598:	2b13      	cmp	r3, #19
 800359a:	d902      	bls.n	80035a2 <HAL_UART_RxCpltCallback+0x16>
		rx_count = 0;		// wrap back to start
 800359c:	4b19      	ldr	r3, [pc, #100]	; (8003604 <HAL_UART_RxCpltCallback+0x78>)
 800359e:	2200      	movs	r2, #0
 80035a0:	801a      	strh	r2, [r3, #0]
	}
	if ( HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) == HAL_UART_ERROR_NONE) {
 80035a2:	2201      	movs	r2, #1
 80035a4:	4918      	ldr	r1, [pc, #96]	; (8003608 <HAL_UART_RxCpltCallback+0x7c>)
 80035a6:	4819      	ldr	r0, [pc, #100]	; (800360c <HAL_UART_RxCpltCallback+0x80>)
 80035a8:	f006 fabf 	bl	8009b2a <HAL_UART_Receive_IT>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d124      	bne.n	80035fc <HAL_UART_RxCpltCallback+0x70>
		// check for End of input (CR or LF)
		if ( (rx_byte != 0x0A) && (rx_byte !=  0x0D) ) {
 80035b2:	4b15      	ldr	r3, [pc, #84]	; (8003608 <HAL_UART_RxCpltCallback+0x7c>)
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b0a      	cmp	r3, #10
 80035b8:	d00f      	beq.n	80035da <HAL_UART_RxCpltCallback+0x4e>
 80035ba:	4b13      	ldr	r3, [pc, #76]	; (8003608 <HAL_UART_RxCpltCallback+0x7c>)
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	2b0d      	cmp	r3, #13
 80035c0:	d00b      	beq.n	80035da <HAL_UART_RxCpltCallback+0x4e>
			rx_buff[rx_count++] = rx_byte;
 80035c2:	4b10      	ldr	r3, [pc, #64]	; (8003604 <HAL_UART_RxCpltCallback+0x78>)
 80035c4:	881b      	ldrh	r3, [r3, #0]
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	b291      	uxth	r1, r2
 80035ca:	4a0e      	ldr	r2, [pc, #56]	; (8003604 <HAL_UART_RxCpltCallback+0x78>)
 80035cc:	8011      	strh	r1, [r2, #0]
 80035ce:	461a      	mov	r2, r3
 80035d0:	4b0d      	ldr	r3, [pc, #52]	; (8003608 <HAL_UART_RxCpltCallback+0x7c>)
 80035d2:	7819      	ldrb	r1, [r3, #0]
 80035d4:	4b0e      	ldr	r3, [pc, #56]	; (8003610 <HAL_UART_RxCpltCallback+0x84>)
 80035d6:	5499      	strb	r1, [r3, r2]
				rx_cmd_ready = 1;
				rx_buff[rx_count++] = 0;	// end of string
			}
		}
	} // else { rx_error_count++; } // this should never happen
}
 80035d8:	e010      	b.n	80035fc <HAL_UART_RxCpltCallback+0x70>
			if (rx_count != 0) {	// a CR or LF without any pre-ceeding chars gets ignored
 80035da:	4b0a      	ldr	r3, [pc, #40]	; (8003604 <HAL_UART_RxCpltCallback+0x78>)
 80035dc:	881b      	ldrh	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00c      	beq.n	80035fc <HAL_UART_RxCpltCallback+0x70>
				rx_cmd_ready = 1;
 80035e2:	4b0c      	ldr	r3, [pc, #48]	; (8003614 <HAL_UART_RxCpltCallback+0x88>)
 80035e4:	2201      	movs	r2, #1
 80035e6:	701a      	strb	r2, [r3, #0]
				rx_buff[rx_count++] = 0;	// end of string
 80035e8:	4b06      	ldr	r3, [pc, #24]	; (8003604 <HAL_UART_RxCpltCallback+0x78>)
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	1c5a      	adds	r2, r3, #1
 80035ee:	b291      	uxth	r1, r2
 80035f0:	4a04      	ldr	r2, [pc, #16]	; (8003604 <HAL_UART_RxCpltCallback+0x78>)
 80035f2:	8011      	strh	r1, [r2, #0]
 80035f4:	461a      	mov	r2, r3
 80035f6:	4b06      	ldr	r3, [pc, #24]	; (8003610 <HAL_UART_RxCpltCallback+0x84>)
 80035f8:	2100      	movs	r1, #0
 80035fa:	5499      	strb	r1, [r3, r2]
}
 80035fc:	bf00      	nop
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	2000187c 	.word	0x2000187c
 8003608:	2000187e 	.word	0x2000187e
 800360c:	200017b4 	.word	0x200017b4
 8003610:	20001880 	.word	0x20001880
 8003614:	20001894 	.word	0x20001894

08003618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
	printf("Error_Handler() called - program execution stopped");
 800361c:	4802      	ldr	r0, [pc, #8]	; (8003628 <Error_Handler+0x10>)
 800361e:	f008 f845 	bl	800b6ac <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003622:	b672      	cpsid	i
}
 8003624:	bf00      	nop
    __disable_irq();
    while (1)
 8003626:	e7fe      	b.n	8003626 <Error_Handler+0xe>
 8003628:	0800e95c 	.word	0x0800e95c

0800362c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	607b      	str	r3, [r7, #4]
 8003636:	4b10      	ldr	r3, [pc, #64]	; (8003678 <HAL_MspInit+0x4c>)
 8003638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363a:	4a0f      	ldr	r2, [pc, #60]	; (8003678 <HAL_MspInit+0x4c>)
 800363c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003640:	6453      	str	r3, [r2, #68]	; 0x44
 8003642:	4b0d      	ldr	r3, [pc, #52]	; (8003678 <HAL_MspInit+0x4c>)
 8003644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800364a:	607b      	str	r3, [r7, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	603b      	str	r3, [r7, #0]
 8003652:	4b09      	ldr	r3, [pc, #36]	; (8003678 <HAL_MspInit+0x4c>)
 8003654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003656:	4a08      	ldr	r2, [pc, #32]	; (8003678 <HAL_MspInit+0x4c>)
 8003658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800365c:	6413      	str	r3, [r2, #64]	; 0x40
 800365e:	4b06      	ldr	r3, [pc, #24]	; (8003678 <HAL_MspInit+0x4c>)
 8003660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800366a:	2007      	movs	r0, #7
 800366c:	f003 fb98 	bl	8006da0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003670:	bf00      	nop
 8003672:	3708      	adds	r7, #8
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40023800 	.word	0x40023800

0800367c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08e      	sub	sp, #56	; 0x38
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003688:	2200      	movs	r2, #0
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	605a      	str	r2, [r3, #4]
 800368e:	609a      	str	r2, [r3, #8]
 8003690:	60da      	str	r2, [r3, #12]
 8003692:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a79      	ldr	r2, [pc, #484]	; (8003880 <HAL_ADC_MspInit+0x204>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d173      	bne.n	8003786 <HAL_ADC_MspInit+0x10a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	623b      	str	r3, [r7, #32]
 80036a2:	4b78      	ldr	r3, [pc, #480]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a6:	4a77      	ldr	r2, [pc, #476]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ac:	6453      	str	r3, [r2, #68]	; 0x44
 80036ae:	4b75      	ldr	r3, [pc, #468]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b6:	623b      	str	r3, [r7, #32]
 80036b8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
 80036be:	4b71      	ldr	r3, [pc, #452]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c2:	4a70      	ldr	r2, [pc, #448]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036c4:	f043 0304 	orr.w	r3, r3, #4
 80036c8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ca:	4b6e      	ldr	r3, [pc, #440]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ce:	f003 0304 	and.w	r3, r3, #4
 80036d2:	61fb      	str	r3, [r7, #28]
 80036d4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	61bb      	str	r3, [r7, #24]
 80036da:	4b6a      	ldr	r3, [pc, #424]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	4a69      	ldr	r2, [pc, #420]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	6313      	str	r3, [r2, #48]	; 0x30
 80036e6:	4b67      	ldr	r3, [pc, #412]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	61bb      	str	r3, [r7, #24]
 80036f0:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036f2:	2301      	movs	r3, #1
 80036f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036f6:	2303      	movs	r3, #3
 80036f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fa:	2300      	movs	r3, #0
 80036fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003702:	4619      	mov	r1, r3
 8003704:	4860      	ldr	r0, [pc, #384]	; (8003888 <HAL_ADC_MspInit+0x20c>)
 8003706:	f003 ff8f 	bl	8007628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800370a:	2301      	movs	r3, #1
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800370e:	2303      	movs	r3, #3
 8003710:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003712:	2300      	movs	r3, #0
 8003714:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800371a:	4619      	mov	r1, r3
 800371c:	485b      	ldr	r0, [pc, #364]	; (800388c <HAL_ADC_MspInit+0x210>)
 800371e:	f003 ff83 	bl	8007628 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003722:	4b5b      	ldr	r3, [pc, #364]	; (8003890 <HAL_ADC_MspInit+0x214>)
 8003724:	4a5b      	ldr	r2, [pc, #364]	; (8003894 <HAL_ADC_MspInit+0x218>)
 8003726:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003728:	4b59      	ldr	r3, [pc, #356]	; (8003890 <HAL_ADC_MspInit+0x214>)
 800372a:	2200      	movs	r2, #0
 800372c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800372e:	4b58      	ldr	r3, [pc, #352]	; (8003890 <HAL_ADC_MspInit+0x214>)
 8003730:	2200      	movs	r2, #0
 8003732:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003734:	4b56      	ldr	r3, [pc, #344]	; (8003890 <HAL_ADC_MspInit+0x214>)
 8003736:	2200      	movs	r2, #0
 8003738:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800373a:	4b55      	ldr	r3, [pc, #340]	; (8003890 <HAL_ADC_MspInit+0x214>)
 800373c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003740:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003742:	4b53      	ldr	r3, [pc, #332]	; (8003890 <HAL_ADC_MspInit+0x214>)
 8003744:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003748:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800374a:	4b51      	ldr	r3, [pc, #324]	; (8003890 <HAL_ADC_MspInit+0x214>)
 800374c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003750:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003752:	4b4f      	ldr	r3, [pc, #316]	; (8003890 <HAL_ADC_MspInit+0x214>)
 8003754:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003758:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800375a:	4b4d      	ldr	r3, [pc, #308]	; (8003890 <HAL_ADC_MspInit+0x214>)
 800375c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003760:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003762:	4b4b      	ldr	r3, [pc, #300]	; (8003890 <HAL_ADC_MspInit+0x214>)
 8003764:	2200      	movs	r2, #0
 8003766:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003768:	4849      	ldr	r0, [pc, #292]	; (8003890 <HAL_ADC_MspInit+0x214>)
 800376a:	f003 fb5b 	bl	8006e24 <HAL_DMA_Init>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8003774:	f7ff ff50 	bl	8003618 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a45      	ldr	r2, [pc, #276]	; (8003890 <HAL_ADC_MspInit+0x214>)
 800377c:	639a      	str	r2, [r3, #56]	; 0x38
 800377e:	4a44      	ldr	r2, [pc, #272]	; (8003890 <HAL_ADC_MspInit+0x214>)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003784:	e078      	b.n	8003878 <HAL_ADC_MspInit+0x1fc>
  else if(hadc->Instance==ADC2)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a43      	ldr	r2, [pc, #268]	; (8003898 <HAL_ADC_MspInit+0x21c>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d173      	bne.n	8003878 <HAL_ADC_MspInit+0x1fc>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003790:	2300      	movs	r3, #0
 8003792:	617b      	str	r3, [r7, #20]
 8003794:	4b3b      	ldr	r3, [pc, #236]	; (8003884 <HAL_ADC_MspInit+0x208>)
 8003796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003798:	4a3a      	ldr	r2, [pc, #232]	; (8003884 <HAL_ADC_MspInit+0x208>)
 800379a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800379e:	6453      	str	r3, [r2, #68]	; 0x44
 80037a0:	4b38      	ldr	r3, [pc, #224]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80037a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037a8:	617b      	str	r3, [r7, #20]
 80037aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037ac:	2300      	movs	r3, #0
 80037ae:	613b      	str	r3, [r7, #16]
 80037b0:	4b34      	ldr	r3, [pc, #208]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80037b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b4:	4a33      	ldr	r2, [pc, #204]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80037b6:	f043 0304 	orr.w	r3, r3, #4
 80037ba:	6313      	str	r3, [r2, #48]	; 0x30
 80037bc:	4b31      	ldr	r3, [pc, #196]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80037be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	613b      	str	r3, [r7, #16]
 80037c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037c8:	2300      	movs	r3, #0
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	4b2d      	ldr	r3, [pc, #180]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80037ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d0:	4a2c      	ldr	r2, [pc, #176]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	6313      	str	r3, [r2, #48]	; 0x30
 80037d8:	4b2a      	ldr	r3, [pc, #168]	; (8003884 <HAL_ADC_MspInit+0x208>)
 80037da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	60fb      	str	r3, [r7, #12]
 80037e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80037e4:	2302      	movs	r3, #2
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037e8:	2303      	movs	r3, #3
 80037ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ec:	2300      	movs	r3, #0
 80037ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037f4:	4619      	mov	r1, r3
 80037f6:	4824      	ldr	r0, [pc, #144]	; (8003888 <HAL_ADC_MspInit+0x20c>)
 80037f8:	f003 ff16 	bl	8007628 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80037fc:	2302      	movs	r3, #2
 80037fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003800:	2303      	movs	r3, #3
 8003802:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003804:	2300      	movs	r3, #0
 8003806:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800380c:	4619      	mov	r1, r3
 800380e:	481f      	ldr	r0, [pc, #124]	; (800388c <HAL_ADC_MspInit+0x210>)
 8003810:	f003 ff0a 	bl	8007628 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8003814:	4b21      	ldr	r3, [pc, #132]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003816:	4a22      	ldr	r2, [pc, #136]	; (80038a0 <HAL_ADC_MspInit+0x224>)
 8003818:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800381a:	4b20      	ldr	r3, [pc, #128]	; (800389c <HAL_ADC_MspInit+0x220>)
 800381c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003820:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003822:	4b1e      	ldr	r3, [pc, #120]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003824:	2200      	movs	r2, #0
 8003826:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003828:	4b1c      	ldr	r3, [pc, #112]	; (800389c <HAL_ADC_MspInit+0x220>)
 800382a:	2200      	movs	r2, #0
 800382c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800382e:	4b1b      	ldr	r3, [pc, #108]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003830:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003834:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003836:	4b19      	ldr	r3, [pc, #100]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003838:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800383c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800383e:	4b17      	ldr	r3, [pc, #92]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003840:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003844:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003846:	4b15      	ldr	r3, [pc, #84]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800384c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800384e:	4b13      	ldr	r3, [pc, #76]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003850:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003854:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003856:	4b11      	ldr	r3, [pc, #68]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003858:	2200      	movs	r2, #0
 800385a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800385c:	480f      	ldr	r0, [pc, #60]	; (800389c <HAL_ADC_MspInit+0x220>)
 800385e:	f003 fae1 	bl	8006e24 <HAL_DMA_Init>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <HAL_ADC_MspInit+0x1f0>
      Error_Handler();
 8003868:	f7ff fed6 	bl	8003618 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a0b      	ldr	r2, [pc, #44]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003870:	639a      	str	r2, [r3, #56]	; 0x38
 8003872:	4a0a      	ldr	r2, [pc, #40]	; (800389c <HAL_ADC_MspInit+0x220>)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003878:	bf00      	nop
 800387a:	3738      	adds	r7, #56	; 0x38
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40012000 	.word	0x40012000
 8003884:	40023800 	.word	0x40023800
 8003888:	40020800 	.word	0x40020800
 800388c:	40020000 	.word	0x40020000
 8003890:	200015f4 	.word	0x200015f4
 8003894:	40026410 	.word	0x40026410
 8003898:	40012100 	.word	0x40012100
 800389c:	20001654 	.word	0x20001654
 80038a0:	40026440 	.word	0x40026440

080038a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b08a      	sub	sp, #40	; 0x28
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ac:	f107 0314 	add.w	r3, r7, #20
 80038b0:	2200      	movs	r2, #0
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	605a      	str	r2, [r3, #4]
 80038b6:	609a      	str	r2, [r3, #8]
 80038b8:	60da      	str	r2, [r3, #12]
 80038ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a43      	ldr	r2, [pc, #268]	; (80039d0 <HAL_SPI_MspInit+0x12c>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d17f      	bne.n	80039c6 <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80038c6:	2300      	movs	r3, #0
 80038c8:	613b      	str	r3, [r7, #16]
 80038ca:	4b42      	ldr	r3, [pc, #264]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	4a41      	ldr	r2, [pc, #260]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 80038d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038d4:	6413      	str	r3, [r2, #64]	; 0x40
 80038d6:	4b3f      	ldr	r3, [pc, #252]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038de:	613b      	str	r3, [r7, #16]
 80038e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038e2:	2300      	movs	r3, #0
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	4b3b      	ldr	r3, [pc, #236]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 80038e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ea:	4a3a      	ldr	r2, [pc, #232]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 80038ec:	f043 0304 	orr.w	r3, r3, #4
 80038f0:	6313      	str	r3, [r2, #48]	; 0x30
 80038f2:	4b38      	ldr	r3, [pc, #224]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 80038f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	60fb      	str	r3, [r7, #12]
 80038fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038fe:	2300      	movs	r3, #0
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	4b34      	ldr	r3, [pc, #208]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 8003904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003906:	4a33      	ldr	r2, [pc, #204]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 8003908:	f043 0302 	orr.w	r3, r3, #2
 800390c:	6313      	str	r3, [r2, #48]	; 0x30
 800390e:	4b31      	ldr	r3, [pc, #196]	; (80039d4 <HAL_SPI_MspInit+0x130>)
 8003910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	60bb      	str	r3, [r7, #8]
 8003918:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin|DISPL_MOSI_Pin;
 800391a:	230c      	movs	r3, #12
 800391c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391e:	2302      	movs	r3, #2
 8003920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003922:	2300      	movs	r3, #0
 8003924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003926:	2303      	movs	r3, #3
 8003928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800392a:	2305      	movs	r3, #5
 800392c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800392e:	f107 0314 	add.w	r3, r7, #20
 8003932:	4619      	mov	r1, r3
 8003934:	4828      	ldr	r0, [pc, #160]	; (80039d8 <HAL_SPI_MspInit+0x134>)
 8003936:	f003 fe77 	bl	8007628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPL_SCK_Pin;
 800393a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800393e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003940:	2302      	movs	r3, #2
 8003942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003944:	2300      	movs	r3, #0
 8003946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003948:	2303      	movs	r3, #3
 800394a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800394c:	2305      	movs	r3, #5
 800394e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISPL_SCK_GPIO_Port, &GPIO_InitStruct);
 8003950:	f107 0314 	add.w	r3, r7, #20
 8003954:	4619      	mov	r1, r3
 8003956:	4821      	ldr	r0, [pc, #132]	; (80039dc <HAL_SPI_MspInit+0x138>)
 8003958:	f003 fe66 	bl	8007628 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800395c:	4b20      	ldr	r3, [pc, #128]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 800395e:	4a21      	ldr	r2, [pc, #132]	; (80039e4 <HAL_SPI_MspInit+0x140>)
 8003960:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003962:	4b1f      	ldr	r3, [pc, #124]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 8003964:	2200      	movs	r2, #0
 8003966:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003968:	4b1d      	ldr	r3, [pc, #116]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 800396a:	2240      	movs	r2, #64	; 0x40
 800396c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800396e:	4b1c      	ldr	r3, [pc, #112]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 8003970:	2200      	movs	r2, #0
 8003972:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003974:	4b1a      	ldr	r3, [pc, #104]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 8003976:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800397a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800397c:	4b18      	ldr	r3, [pc, #96]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 800397e:	2200      	movs	r2, #0
 8003980:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003982:	4b17      	ldr	r3, [pc, #92]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 8003984:	2200      	movs	r2, #0
 8003986:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003988:	4b15      	ldr	r3, [pc, #84]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 800398a:	2200      	movs	r2, #0
 800398c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800398e:	4b14      	ldr	r3, [pc, #80]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 8003990:	2200      	movs	r2, #0
 8003992:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003994:	4b12      	ldr	r3, [pc, #72]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 8003996:	2200      	movs	r2, #0
 8003998:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800399a:	4811      	ldr	r0, [pc, #68]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 800399c:	f003 fa42 	bl	8006e24 <HAL_DMA_Init>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 80039a6:	f7ff fe37 	bl	8003618 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a0c      	ldr	r2, [pc, #48]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 80039ae:	649a      	str	r2, [r3, #72]	; 0x48
 80039b0:	4a0b      	ldr	r2, [pc, #44]	; (80039e0 <HAL_SPI_MspInit+0x13c>)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80039b6:	2200      	movs	r2, #0
 80039b8:	2100      	movs	r1, #0
 80039ba:	2024      	movs	r0, #36	; 0x24
 80039bc:	f003 f9fb 	bl	8006db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80039c0:	2024      	movs	r0, #36	; 0x24
 80039c2:	f003 fa14 	bl	8006dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80039c6:	bf00      	nop
 80039c8:	3728      	adds	r7, #40	; 0x28
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	40003800 	.word	0x40003800
 80039d4:	40023800 	.word	0x40023800
 80039d8:	40020800 	.word	0x40020800
 80039dc:	40020400 	.word	0x40020400
 80039e0:	2000170c 	.word	0x2000170c
 80039e4:	40026070 	.word	0x40026070

080039e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039f8:	d115      	bne.n	8003a26 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80039fa:	2300      	movs	r3, #0
 80039fc:	60fb      	str	r3, [r7, #12]
 80039fe:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <HAL_TIM_Base_MspInit+0x48>)
 8003a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a02:	4a0b      	ldr	r2, [pc, #44]	; (8003a30 <HAL_TIM_Base_MspInit+0x48>)
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	6413      	str	r3, [r2, #64]	; 0x40
 8003a0a:	4b09      	ldr	r3, [pc, #36]	; (8003a30 <HAL_TIM_Base_MspInit+0x48>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003a16:	2200      	movs	r2, #0
 8003a18:	2100      	movs	r1, #0
 8003a1a:	201c      	movs	r0, #28
 8003a1c:	f003 f9cb 	bl	8006db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003a20:	201c      	movs	r0, #28
 8003a22:	f003 f9e4 	bl	8006dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003a26:	bf00      	nop
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40023800 	.word	0x40023800

08003a34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08c      	sub	sp, #48	; 0x30
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a3c:	f107 031c 	add.w	r3, r7, #28
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	605a      	str	r2, [r3, #4]
 8003a46:	609a      	str	r2, [r3, #8]
 8003a48:	60da      	str	r2, [r3, #12]
 8003a4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a36      	ldr	r2, [pc, #216]	; (8003b2c <HAL_UART_MspInit+0xf8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d134      	bne.n	8003ac0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a56:	2300      	movs	r3, #0
 8003a58:	61bb      	str	r3, [r7, #24]
 8003a5a:	4b35      	ldr	r3, [pc, #212]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	4a34      	ldr	r2, [pc, #208]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a64:	6413      	str	r3, [r2, #64]	; 0x40
 8003a66:	4b32      	ldr	r3, [pc, #200]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6e:	61bb      	str	r3, [r7, #24]
 8003a70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	4b2e      	ldr	r3, [pc, #184]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	4a2d      	ldr	r2, [pc, #180]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	6313      	str	r3, [r2, #48]	; 0x30
 8003a82:	4b2b      	ldr	r3, [pc, #172]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003a8e:	230c      	movs	r3, #12
 8003a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a92:	2302      	movs	r3, #2
 8003a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a96:	2300      	movs	r3, #0
 8003a98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a9e:	2307      	movs	r3, #7
 8003aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa2:	f107 031c 	add.w	r3, r7, #28
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	4822      	ldr	r0, [pc, #136]	; (8003b34 <HAL_UART_MspInit+0x100>)
 8003aaa:	f003 fdbd 	bl	8007628 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	2026      	movs	r0, #38	; 0x26
 8003ab4:	f003 f97f 	bl	8006db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003ab8:	2026      	movs	r0, #38	; 0x26
 8003aba:	f003 f998 	bl	8006dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003abe:	e031      	b.n	8003b24 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a1c      	ldr	r2, [pc, #112]	; (8003b38 <HAL_UART_MspInit+0x104>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d12c      	bne.n	8003b24 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003aca:	2300      	movs	r3, #0
 8003acc:	613b      	str	r3, [r7, #16]
 8003ace:	4b18      	ldr	r3, [pc, #96]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	4a17      	ldr	r2, [pc, #92]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003ad4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8003ada:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ae2:	613b      	str	r3, [r7, #16]
 8003ae4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60fb      	str	r3, [r7, #12]
 8003aea:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	4a10      	ldr	r2, [pc, #64]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003af0:	f043 0304 	orr.w	r3, r3, #4
 8003af4:	6313      	str	r3, [r2, #48]	; 0x30
 8003af6:	4b0e      	ldr	r3, [pc, #56]	; (8003b30 <HAL_UART_MspInit+0xfc>)
 8003af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afa:	f003 0304 	and.w	r3, r3, #4
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8003b02:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8003b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b08:	2302      	movs	r3, #2
 8003b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b10:	2303      	movs	r3, #3
 8003b12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b14:	2307      	movs	r3, #7
 8003b16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b18:	f107 031c 	add.w	r3, r7, #28
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4807      	ldr	r0, [pc, #28]	; (8003b3c <HAL_UART_MspInit+0x108>)
 8003b20:	f003 fd82 	bl	8007628 <HAL_GPIO_Init>
}
 8003b24:	bf00      	nop
 8003b26:	3730      	adds	r7, #48	; 0x30
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40004400 	.word	0x40004400
 8003b30:	40023800 	.word	0x40023800
 8003b34:	40020000 	.word	0x40020000
 8003b38:	40004800 	.word	0x40004800
 8003b3c:	40020800 	.word	0x40020800

08003b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b44:	e7fe      	b.n	8003b44 <NMI_Handler+0x4>

08003b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b46:	b480      	push	{r7}
 8003b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b4a:	e7fe      	b.n	8003b4a <HardFault_Handler+0x4>

08003b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b50:	e7fe      	b.n	8003b50 <MemManage_Handler+0x4>

08003b52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b52:	b480      	push	{r7}
 8003b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b56:	e7fe      	b.n	8003b56 <BusFault_Handler+0x4>

08003b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b5c:	e7fe      	b.n	8003b5c <UsageFault_Handler+0x4>

08003b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b62:	bf00      	nop
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b70:	bf00      	nop
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b7e:	bf00      	nop
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b8c:	f002 fbf0 	bl	8006370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b90:	bf00      	nop
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003b98:	4802      	ldr	r0, [pc, #8]	; (8003ba4 <DMA1_Stream4_IRQHandler+0x10>)
 8003b9a:	f003 fadb 	bl	8007154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003b9e:	bf00      	nop
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	2000170c 	.word	0x2000170c

08003ba8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003bac:	4804      	ldr	r0, [pc, #16]	; (8003bc0 <TIM2_IRQHandler+0x18>)
 8003bae:	f005 fb11 	bl	80091d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  // Debug (oscilloscope) indicator for ADC trigger
  HAL_GPIO_TogglePin (DEBUG_GPIO_Port, DEBUG_Pin);
 8003bb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003bb6:	4803      	ldr	r0, [pc, #12]	; (8003bc4 <TIM2_IRQHandler+0x1c>)
 8003bb8:	f003 fefb 	bl	80079b2 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM2_IRQn 1 */
}
 8003bbc:	bf00      	nop
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	2000176c 	.word	0x2000176c
 8003bc4:	40020000 	.word	0x40020000

08003bc8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8003bcc:	4802      	ldr	r0, [pc, #8]	; (8003bd8 <SPI2_IRQHandler+0x10>)
 8003bce:	f004 ffe3 	bl	8008b98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003bd2:	bf00      	nop
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	200016b4 	.word	0x200016b4

08003bdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003be0:	4802      	ldr	r0, [pc, #8]	; (8003bec <USART2_IRQHandler+0x10>)
 8003be2:	f005 ffd3 	bl	8009b8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003be6:	bf00      	nop
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	200017b4 	.word	0x200017b4

08003bf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003bf4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003bf8:	f003 fef6 	bl	80079e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003bfc:	bf00      	nop
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003c04:	4802      	ldr	r0, [pc, #8]	; (8003c10 <DMA2_Stream0_IRQHandler+0x10>)
 8003c06:	f003 faa5 	bl	8007154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003c0a:	bf00      	nop
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	200015f4 	.word	0x200015f4

08003c14 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003c18:	4802      	ldr	r0, [pc, #8]	; (8003c24 <DMA2_Stream2_IRQHandler+0x10>)
 8003c1a:	f003 fa9b 	bl	8007154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003c1e:	bf00      	nop
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	20001654 	.word	0x20001654

08003c28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	af00      	add	r7, sp, #0
  return 1;
 8003c2c:	2301      	movs	r3, #1
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <_kill>:

int _kill(int pid, int sig)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c42:	f007 fd97 	bl	800b774 <__errno>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2216      	movs	r2, #22
 8003c4a:	601a      	str	r2, [r3, #0]
  return -1;
 8003c4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <_exit>:

void _exit (int status)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff ffe7 	bl	8003c38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003c6a:	e7fe      	b.n	8003c6a <_exit+0x12>

08003c6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c78:	2300      	movs	r3, #0
 8003c7a:	617b      	str	r3, [r7, #20]
 8003c7c:	e00a      	b.n	8003c94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c7e:	f3af 8000 	nop.w
 8003c82:	4601      	mov	r1, r0
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	60ba      	str	r2, [r7, #8]
 8003c8a:	b2ca      	uxtb	r2, r1
 8003c8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	3301      	adds	r3, #1
 8003c92:	617b      	str	r3, [r7, #20]
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	dbf0      	blt.n	8003c7e <_read+0x12>
  }

  return len;
 8003c9c:	687b      	ldr	r3, [r7, #4]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3718      	adds	r7, #24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b086      	sub	sp, #24
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	60f8      	str	r0, [r7, #12]
 8003cae:	60b9      	str	r1, [r7, #8]
 8003cb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	617b      	str	r3, [r7, #20]
 8003cb6:	e009      	b.n	8003ccc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	1c5a      	adds	r2, r3, #1
 8003cbc:	60ba      	str	r2, [r7, #8]
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	dbf1      	blt.n	8003cb8 <_write+0x12>
  }
  return len;
 8003cd4:	687b      	ldr	r3, [r7, #4]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <_close>:

int _close(int file)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ce6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b083      	sub	sp, #12
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
 8003cfe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d06:	605a      	str	r2, [r3, #4]
  return 0;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr

08003d16 <_isatty>:

int _isatty(int file)
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d1e:	2301      	movs	r3, #1
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3714      	adds	r7, #20
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
	...

08003d48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d50:	4a14      	ldr	r2, [pc, #80]	; (8003da4 <_sbrk+0x5c>)
 8003d52:	4b15      	ldr	r3, [pc, #84]	; (8003da8 <_sbrk+0x60>)
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d5c:	4b13      	ldr	r3, [pc, #76]	; (8003dac <_sbrk+0x64>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d102      	bne.n	8003d6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d64:	4b11      	ldr	r3, [pc, #68]	; (8003dac <_sbrk+0x64>)
 8003d66:	4a12      	ldr	r2, [pc, #72]	; (8003db0 <_sbrk+0x68>)
 8003d68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d6a:	4b10      	ldr	r3, [pc, #64]	; (8003dac <_sbrk+0x64>)
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4413      	add	r3, r2
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d207      	bcs.n	8003d88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d78:	f007 fcfc 	bl	800b774 <__errno>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	220c      	movs	r2, #12
 8003d80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d86:	e009      	b.n	8003d9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d88:	4b08      	ldr	r3, [pc, #32]	; (8003dac <_sbrk+0x64>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d8e:	4b07      	ldr	r3, [pc, #28]	; (8003dac <_sbrk+0x64>)
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4413      	add	r3, r2
 8003d96:	4a05      	ldr	r2, [pc, #20]	; (8003dac <_sbrk+0x64>)
 8003d98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3718      	adds	r7, #24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	20020000 	.word	0x20020000
 8003da8:	00000400 	.word	0x00000400
 8003dac:	200074a0 	.word	0x200074a0
 8003db0:	20007e88 	.word	0x20007e88

08003db4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003db8:	4b06      	ldr	r3, [pc, #24]	; (8003dd4 <SystemInit+0x20>)
 8003dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dbe:	4a05      	ldr	r2, [pc, #20]	; (8003dd4 <SystemInit+0x20>)
 8003dc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003dc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003dc8:	bf00      	nop
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	e000ed00 	.word	0xe000ed00

08003dd8 <term_print>:

int term_init(void) {
	return 0;
}

HAL_StatusTypeDef term_print(const char* format, ...) {
 8003dd8:	b40f      	push	{r0, r1, r2, r3}
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b082      	sub	sp, #8
 8003dde:	af00      	add	r7, sp, #0
	va_list argptr;
	va_start(argptr, format);
 8003de0:	f107 0314 	add.w	r3, r7, #20
 8003de4:	607b      	str	r3, [r7, #4]
	vsnprintf((char*)term_buf, TERM_BUF_SIZE, format, argptr);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	2180      	movs	r1, #128	; 0x80
 8003dec:	480a      	ldr	r0, [pc, #40]	; (8003e18 <term_print+0x40>)
 8003dee:	f007 fc4f 	bl	800b690 <vsniprintf>
	va_end(argptr);
	return HAL_UART_Transmit(&huart2, term_buf, strlen((char*)term_buf), 1000);
 8003df2:	4809      	ldr	r0, [pc, #36]	; (8003e18 <term_print+0x40>)
 8003df4:	f7fc fa5c 	bl	80002b0 <strlen>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e00:	4905      	ldr	r1, [pc, #20]	; (8003e18 <term_print+0x40>)
 8003e02:	4806      	ldr	r0, [pc, #24]	; (8003e1c <term_print+0x44>)
 8003e04:	f005 fdff 	bl	8009a06 <HAL_UART_Transmit>
 8003e08:	4603      	mov	r3, r0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e14:	b004      	add	sp, #16
 8003e16:	4770      	bx	lr
 8003e18:	200074a4 	.word	0x200074a4
 8003e1c:	200017b4 	.word	0x200017b4

08003e20 <term_show_buffer>:

/*
 * Show the adc_raw_buf contents in terminal
 */
void term_show_buffer(uint8_t bufnum) {
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	4603      	mov	r3, r0
 8003e28:	71fb      	strb	r3, [r7, #7]
	int count = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]
	uint16_t address = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	827b      	strh	r3, [r7, #18]

	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8003e32:	79fb      	ldrb	r3, [r7, #7]
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d838      	bhi.n	8003eaa <term_show_buffer+0x8a>
	term_print("Buffer %d\r\n", bufnum);
 8003e38:	79fb      	ldrb	r3, [r7, #7]
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	481d      	ldr	r0, [pc, #116]	; (8003eb4 <term_show_buffer+0x94>)
 8003e3e:	f7ff ffcb 	bl	8003dd8 <term_print>
	term_print("%3d: ", 0);
 8003e42:	2100      	movs	r1, #0
 8003e44:	481c      	ldr	r0, [pc, #112]	; (8003eb8 <term_show_buffer+0x98>)
 8003e46:	f7ff ffc7 	bl	8003dd8 <term_print>
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	e020      	b.n	8003e92 <term_show_buffer+0x72>
		if (count >= 20) {
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	2b13      	cmp	r3, #19
 8003e54:	dd06      	ble.n	8003e64 <term_show_buffer+0x44>
			count =0;
 8003e56:	2300      	movs	r3, #0
 8003e58:	617b      	str	r3, [r7, #20]
			term_print("\r\n%3d: ", address);
 8003e5a:	8a7b      	ldrh	r3, [r7, #18]
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4817      	ldr	r0, [pc, #92]	; (8003ebc <term_show_buffer+0x9c>)
 8003e60:	f7ff ffba 	bl	8003dd8 <term_print>
		}
		term_print("%04u ", sample_buf[bufnum][i]);
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	4916      	ldr	r1, [pc, #88]	; (8003ec0 <term_show_buffer+0xa0>)
 8003e68:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8003e6c:	fb03 f202 	mul.w	r2, r3, r2
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	4413      	add	r3, r2
 8003e74:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4812      	ldr	r0, [pc, #72]	; (8003ec4 <term_show_buffer+0xa4>)
 8003e7c:	f7ff ffac 	bl	8003dd8 <term_print>
		count++; address++;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	3301      	adds	r3, #1
 8003e84:	617b      	str	r3, [r7, #20]
 8003e86:	8a7b      	ldrh	r3, [r7, #18]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	827b      	strh	r3, [r7, #18]
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8003e98:	d3da      	bcc.n	8003e50 <term_show_buffer+0x30>
	}
	term_print("\r\n");
 8003e9a:	480b      	ldr	r0, [pc, #44]	; (8003ec8 <term_show_buffer+0xa8>)
 8003e9c:	f7ff ff9c 	bl	8003dd8 <term_print>
	term_show_channel(bufnum);
 8003ea0:	79fb      	ldrb	r3, [r7, #7]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 f868 	bl	8003f78 <term_show_channel>
 8003ea8:	e000      	b.n	8003eac <term_show_buffer+0x8c>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8003eaa:	bf00      	nop
}
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	0800e990 	.word	0x0800e990
 8003eb8:	0800e99c 	.word	0x0800e99c
 8003ebc:	0800e9a4 	.word	0x0800e9a4
 8003ec0:	2000676c 	.word	0x2000676c
 8003ec4:	0800e9ac 	.word	0x0800e9ac
 8003ec8:	0800e9b4 	.word	0x0800e9b4

08003ecc <term_show_measurements>:

void term_show_measurements() {
 8003ecc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ed0:	b08a      	sub	sp, #40	; 0x28
 8003ed2:	af08      	add	r7, sp, #32
	if (sample_buf_meta[ADC_CH_V].measurements_valid != 1) {
 8003ed4:	4b20      	ldr	r3, [pc, #128]	; (8003f58 <term_show_measurements+0x8c>)
 8003ed6:	7b1b      	ldrb	r3, [r3, #12]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d008      	beq.n	8003eee <term_show_measurements+0x22>
		if (calc_measurements() != 0) {
 8003edc:	f7fd fb62 	bl	80015a4 <calc_measurements>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <term_show_measurements+0x22>
			term_print(" invalid readings\r\n");
 8003ee6:	481d      	ldr	r0, [pc, #116]	; (8003f5c <term_show_measurements+0x90>)
 8003ee8:	f7ff ff76 	bl	8003dd8 <term_print>
			return;
 8003eec:	e02f      	b.n	8003f4e <term_show_measurements+0x82>
		}
	}
	term_print("%.1fV %.1fA %.1fVA %.1fW PF %.1f\r\n", metervalue_v, metervalue_i1, metervalue_va1, metervalue_kw1, metervalue_pf1);
 8003eee:	4b1c      	ldr	r3, [pc, #112]	; (8003f60 <term_show_measurements+0x94>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7fc fb48 	bl	8000588 <__aeabi_f2d>
 8003ef8:	e9c7 0100 	strd	r0, r1, [r7]
 8003efc:	4b19      	ldr	r3, [pc, #100]	; (8003f64 <term_show_measurements+0x98>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fc fb41 	bl	8000588 <__aeabi_f2d>
 8003f06:	4604      	mov	r4, r0
 8003f08:	460d      	mov	r5, r1
 8003f0a:	4b17      	ldr	r3, [pc, #92]	; (8003f68 <term_show_measurements+0x9c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fc fb3a 	bl	8000588 <__aeabi_f2d>
 8003f14:	4680      	mov	r8, r0
 8003f16:	4689      	mov	r9, r1
 8003f18:	4b14      	ldr	r3, [pc, #80]	; (8003f6c <term_show_measurements+0xa0>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fc fb33 	bl	8000588 <__aeabi_f2d>
 8003f22:	4682      	mov	sl, r0
 8003f24:	468b      	mov	fp, r1
 8003f26:	4b12      	ldr	r3, [pc, #72]	; (8003f70 <term_show_measurements+0xa4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fc fb2c 	bl	8000588 <__aeabi_f2d>
 8003f30:	4602      	mov	r2, r0
 8003f32:	460b      	mov	r3, r1
 8003f34:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003f38:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003f3c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003f40:	e9cd 4500 	strd	r4, r5, [sp]
 8003f44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f48:	480a      	ldr	r0, [pc, #40]	; (8003f74 <term_show_measurements+0xa8>)
 8003f4a:	f7ff ff45 	bl	8003dd8 <term_print>
}
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f56:	bf00      	nop
 8003f58:	2000022c 	.word	0x2000022c
 8003f5c:	0800e9b8 	.word	0x0800e9b8
 8003f60:	2000748c 	.word	0x2000748c
 8003f64:	20007490 	.word	0x20007490
 8003f68:	20007494 	.word	0x20007494
 8003f6c:	20007498 	.word	0x20007498
 8003f70:	2000749c 	.word	0x2000749c
 8003f74:	0800e9cc 	.word	0x0800e9cc

08003f78 <term_show_channel>:

void term_show_channel(uint8_t bufnum) {
 8003f78:	b5b0      	push	{r4, r5, r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	71fb      	strb	r3, [r7, #7]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8003f82:	79fb      	ldrb	r3, [r7, #7]
 8003f84:	2b03      	cmp	r3, #3
 8003f86:	f200 808a 	bhi.w	800409e <term_show_channel+0x126>
	if (sample_buf_meta[bufnum].measurements_valid != 1) {
 8003f8a:	79fa      	ldrb	r2, [r7, #7]
 8003f8c:	4946      	ldr	r1, [pc, #280]	; (80040a8 <term_show_channel+0x130>)
 8003f8e:	4613      	mov	r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	4413      	add	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	440b      	add	r3, r1
 8003f98:	330c      	adds	r3, #12
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d00c      	beq.n	8003fba <term_show_channel+0x42>
		if (calc_channel(bufnum) != 0) {
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fd fd96 	bl	8001ad4 <calc_channel>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d005      	beq.n	8003fba <term_show_channel+0x42>
			term_print("Buffer %d - invalid readings\r\n", bufnum);
 8003fae:	79fb      	ldrb	r3, [r7, #7]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	483e      	ldr	r0, [pc, #248]	; (80040ac <term_show_channel+0x134>)
 8003fb4:	f7ff ff10 	bl	8003dd8 <term_print>
			return; } ;
 8003fb8:	e072      	b.n	80040a0 <term_show_channel+0x128>
	}
	int pp_reading = sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min;
 8003fba:	79fa      	ldrb	r2, [r7, #7]
 8003fbc:	493a      	ldr	r1, [pc, #232]	; (80040a8 <term_show_channel+0x130>)
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	440b      	add	r3, r1
 8003fc8:	3302      	adds	r3, #2
 8003fca:	881b      	ldrh	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	79fa      	ldrb	r2, [r7, #7]
 8003fd0:	4935      	ldr	r1, [pc, #212]	; (80040a8 <term_show_channel+0x130>)
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4413      	add	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	1ac3      	subs	r3, r0, r3
 8003fe0:	60fb      	str	r3, [r7, #12]
	term_print("Measurements Buffer %d:\r\n", bufnum);
 8003fe2:	79fb      	ldrb	r3, [r7, #7]
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4832      	ldr	r0, [pc, #200]	; (80040b0 <term_show_channel+0x138>)
 8003fe8:	f7ff fef6 	bl	8003dd8 <term_print>
	term_print("RMS: %dmV, P-P:%d mV, Zero: %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].rms_value) ,
 8003fec:	79fa      	ldrb	r2, [r7, #7]
 8003fee:	492e      	ldr	r1, [pc, #184]	; (80040a8 <term_show_channel+0x130>)
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	3310      	adds	r3, #16
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	b21b      	sxth	r3, r3
 8004000:	4618      	mov	r0, r3
 8004002:	f7fd fea7 	bl	8001d54 <calc_adc_raw_to_mv_int>
 8004006:	4604      	mov	r4, r0
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	b21b      	sxth	r3, r3
 800400c:	4618      	mov	r0, r3
 800400e:	f7fd fea1 	bl	8001d54 <calc_adc_raw_to_mv_int>
 8004012:	4605      	mov	r5, r0
			calc_adc_raw_to_mv_int(pp_reading),
			calc_adc_raw_to_mv_int(pp_reading/2) );
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	0fda      	lsrs	r2, r3, #31
 8004018:	4413      	add	r3, r2
 800401a:	105b      	asrs	r3, r3, #1
	term_print("RMS: %dmV, P-P:%d mV, Zero: %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].rms_value) ,
 800401c:	b21b      	sxth	r3, r3
 800401e:	4618      	mov	r0, r3
 8004020:	f7fd fe98 	bl	8001d54 <calc_adc_raw_to_mv_int>
 8004024:	4603      	mov	r3, r0
 8004026:	462a      	mov	r2, r5
 8004028:	4621      	mov	r1, r4
 800402a:	4822      	ldr	r0, [pc, #136]	; (80040b4 <term_show_channel+0x13c>)
 800402c:	f7ff fed4 	bl	8003dd8 <term_print>
	term_print("Range: %dmV - %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].min), calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max) );
 8004030:	79fa      	ldrb	r2, [r7, #7]
 8004032:	491d      	ldr	r1, [pc, #116]	; (80040a8 <term_show_channel+0x130>)
 8004034:	4613      	mov	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4413      	add	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	881b      	ldrh	r3, [r3, #0]
 8004040:	b21b      	sxth	r3, r3
 8004042:	4618      	mov	r0, r3
 8004044:	f7fd fe86 	bl	8001d54 <calc_adc_raw_to_mv_int>
 8004048:	4604      	mov	r4, r0
 800404a:	79fa      	ldrb	r2, [r7, #7]
 800404c:	4916      	ldr	r1, [pc, #88]	; (80040a8 <term_show_channel+0x130>)
 800404e:	4613      	mov	r3, r2
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4413      	add	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	3302      	adds	r3, #2
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	b21b      	sxth	r3, r3
 800405e:	4618      	mov	r0, r3
 8004060:	f7fd fe78 	bl	8001d54 <calc_adc_raw_to_mv_int>
 8004064:	4603      	mov	r3, r0
 8004066:	461a      	mov	r2, r3
 8004068:	4621      	mov	r1, r4
 800406a:	4813      	ldr	r0, [pc, #76]	; (80040b8 <term_show_channel+0x140>)
 800406c:	f7ff feb4 	bl	8003dd8 <term_print>
	term_print("Zero crossing: pos=%d neg=%d\r\n", sample_buf_meta[bufnum].zero_cross_pos, sample_buf_meta[bufnum].zero_cross_neg);
 8004070:	79fa      	ldrb	r2, [r7, #7]
 8004072:	490d      	ldr	r1, [pc, #52]	; (80040a8 <term_show_channel+0x130>)
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	440b      	add	r3, r1
 800407e:	3304      	adds	r3, #4
 8004080:	6819      	ldr	r1, [r3, #0]
 8004082:	79fa      	ldrb	r2, [r7, #7]
 8004084:	4808      	ldr	r0, [pc, #32]	; (80040a8 <term_show_channel+0x130>)
 8004086:	4613      	mov	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4403      	add	r3, r0
 8004090:	3308      	adds	r3, #8
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	4809      	ldr	r0, [pc, #36]	; (80040bc <term_show_channel+0x144>)
 8004098:	f7ff fe9e 	bl	8003dd8 <term_print>
 800409c:	e000      	b.n	80040a0 <term_show_channel+0x128>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800409e:	bf00      	nop
}
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bdb0      	pop	{r4, r5, r7, pc}
 80040a6:	bf00      	nop
 80040a8:	2000022c 	.word	0x2000022c
 80040ac:	0800e9f0 	.word	0x0800e9f0
 80040b0:	0800ea10 	.word	0x0800ea10
 80040b4:	0800ea2c 	.word	0x0800ea2c
 80040b8:	0800ea50 	.word	0x0800ea50
 80040bc:	0800ea68 	.word	0x0800ea68

080040c0 <term_csv_buffer>:

/*
 * Output adc_raw_buf contents in CSV format to terminal
 */
void term_csv_buffer(uint8_t buf_num) {
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	71fb      	strb	r3, [r7, #7]
	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 80040ca:	79fb      	ldrb	r3, [r7, #7]
 80040cc:	2b03      	cmp	r3, #3
 80040ce:	d821      	bhi.n	8004114 <term_csv_buffer+0x54>
	term_print("Buffer %d\r\n", buf_num);
 80040d0:	79fb      	ldrb	r3, [r7, #7]
 80040d2:	4619      	mov	r1, r3
 80040d4:	4811      	ldr	r0, [pc, #68]	; (800411c <term_csv_buffer+0x5c>)
 80040d6:	f7ff fe7f 	bl	8003dd8 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 80040da:	2300      	movs	r3, #0
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	e011      	b.n	8004104 <term_csv_buffer+0x44>
		term_print("%d,%u\r\n", i, adc_raw_buf[buf_num][i]);
 80040e0:	79fb      	ldrb	r3, [r7, #7]
 80040e2:	490f      	ldr	r1, [pc, #60]	; (8004120 <term_csv_buffer+0x60>)
 80040e4:	f44f 7252 	mov.w	r2, #840	; 0x348
 80040e8:	fb03 f202 	mul.w	r2, r3, r2
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4413      	add	r3, r2
 80040f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80040f4:	461a      	mov	r2, r3
 80040f6:	68f9      	ldr	r1, [r7, #12]
 80040f8:	480a      	ldr	r0, [pc, #40]	; (8004124 <term_csv_buffer+0x64>)
 80040fa:	f7ff fe6d 	bl	8003dd8 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	3301      	adds	r3, #1
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 800410a:	d3e9      	bcc.n	80040e0 <term_csv_buffer+0x20>
	}
	term_print("\r\n\r\n");
 800410c:	4806      	ldr	r0, [pc, #24]	; (8004128 <term_csv_buffer+0x68>)
 800410e:	f7ff fe63 	bl	8003dd8 <term_print>
 8004112:	e000      	b.n	8004116 <term_csv_buffer+0x56>
	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 8004114:	bf00      	nop
}
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	0800e990 	.word	0x0800e990
 8004120:	20004d2c 	.word	0x20004d2c
 8004124:	0800ea88 	.word	0x0800ea88
 8004128:	0800ea90 	.word	0x0800ea90

0800412c <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 8004130:	2180      	movs	r1, #128	; 0x80
 8004132:	480f      	ldr	r0, [pc, #60]	; (8004170 <Displ_Select+0x44>)
 8004134:	f003 fc0c 	bl	8007950 <HAL_GPIO_ReadPin>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d015      	beq.n	800416a <Displ_Select+0x3e>
			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
 800413e:	2201      	movs	r2, #1
 8004140:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004144:	480b      	ldr	r0, [pc, #44]	; (8004174 <Displ_Select+0x48>)
 8004146:	f003 fc1b 	bl	8007980 <HAL_GPIO_WritePin>
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 800414a:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <Displ_Select+0x4c>)
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	490a      	ldr	r1, [pc, #40]	; (8004178 <Displ_Select+0x4c>)
 8004150:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 8004154:	4013      	ands	r3, r2
 8004156:	600b      	str	r3, [r1, #0]
 8004158:	4b07      	ldr	r3, [pc, #28]	; (8004178 <Displ_Select+0x4c>)
 800415a:	4a07      	ldr	r2, [pc, #28]	; (8004178 <Displ_Select+0x4c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 8004160:	2200      	movs	r2, #0
 8004162:	2180      	movs	r1, #128	; 0x80
 8004164:	4802      	ldr	r0, [pc, #8]	; (8004170 <Displ_Select+0x44>)
 8004166:	f003 fc0b 	bl	8007980 <HAL_GPIO_WritePin>
		}
	}
}
 800416a:	bf00      	nop
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40020800 	.word	0x40020800
 8004174:	40020000 	.word	0x40020000
 8004178:	40003800 	.word	0x40003800

0800417c <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	6039      	str	r1, [r7, #0]
 8004184:	4611      	mov	r1, r2
 8004186:	461a      	mov	r2, r3
 8004188:	4603      	mov	r3, r0
 800418a:	71fb      	strb	r3, [r7, #7]
 800418c:	460b      	mov	r3, r1
 800418e:	80bb      	strh	r3, [r7, #4]
 8004190:	4613      	mov	r3, r2
 8004192:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8004194:	bf00      	nop
 8004196:	4b39      	ldr	r3, [pc, #228]	; (800427c <Displ_Transmit+0x100>)
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0fa      	beq.n	8004196 <Displ_Transmit+0x1a>

	Displ_Select();
 80041a0:	f7ff ffc4 	bl	800412c <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 80041a4:	79fb      	ldrb	r3, [r7, #7]
 80041a6:	461a      	mov	r2, r3
 80041a8:	2180      	movs	r1, #128	; 0x80
 80041aa:	4835      	ldr	r0, [pc, #212]	; (8004280 <Displ_Transmit+0x104>)
 80041ac:	f003 fbe8 	bl	8007980 <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 80041b0:	79bb      	ldrb	r3, [r7, #6]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d043      	beq.n	800423e <Displ_Transmit+0xc2>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 80041b6:	4b33      	ldr	r3, [pc, #204]	; (8004284 <Displ_Transmit+0x108>)
 80041b8:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 80041ba:	88bb      	ldrh	r3, [r7, #4]
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	4413      	add	r3, r2
 80041c0:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	613b      	str	r3, [r7, #16]
 80041c6:	e020      	b.n	800420a <Displ_Transmit+0x8e>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	121b      	asrs	r3, r3, #8
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	1c59      	adds	r1, r3, #1
 80041d4:	6179      	str	r1, [r7, #20]
 80041d6:	f022 0207 	bic.w	r2, r2, #7
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	10db      	asrs	r3, r3, #3
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	1c59      	adds	r1, r3, #1
 80041ea:	6179      	str	r1, [r7, #20]
 80041ec:	f022 0203 	bic.w	r2, r2, #3
 80041f0:	b2d2      	uxtb	r2, r2
 80041f2:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	881b      	ldrh	r3, [r3, #0]
 80041f8:	00d9      	lsls	r1, r3, #3
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	617a      	str	r2, [r7, #20]
 8004200:	b2ca      	uxtb	r2, r1
 8004202:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	3302      	adds	r3, #2
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	429a      	cmp	r2, r3
 8004210:	bf34      	ite	cc
 8004212:	2301      	movcc	r3, #1
 8004214:	2300      	movcs	r3, #0
 8004216:	b2da      	uxtb	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	491a      	ldr	r1, [pc, #104]	; (8004284 <Displ_Transmit+0x108>)
 800421c:	1a5b      	subs	r3, r3, r1
 800421e:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 8004222:	bfd4      	ite	le
 8004224:	2301      	movle	r3, #1
 8004226:	2300      	movgt	r3, #0
 8004228:	b2db      	uxtb	r3, r3
 800422a:	4013      	ands	r3, r2
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1ca      	bne.n	80041c8 <Displ_Transmit+0x4c>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 8004232:	4b14      	ldr	r3, [pc, #80]	; (8004284 <Displ_Transmit+0x108>)
 8004234:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	4a12      	ldr	r2, [pc, #72]	; (8004284 <Displ_Transmit+0x108>)
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	80bb      	strh	r3, [r7, #4]
#ifdef DISPLAY_SPI_INTERRUPT_MODE
		Displ_SpiAvailable=0;
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
 800423e:	88bb      	ldrh	r3, [r7, #4]
 8004240:	2b13      	cmp	r3, #19
 8004242:	d80d      	bhi.n	8004260 <Displ_Transmit+0xe4>
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8004244:	4b0d      	ldr	r3, [pc, #52]	; (800427c <Displ_Transmit+0x100>)
 8004246:	2200      	movs	r2, #0
 8004248:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 800424a:	88ba      	ldrh	r2, [r7, #4]
 800424c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004250:	6839      	ldr	r1, [r7, #0]
 8004252:	480d      	ldr	r0, [pc, #52]	; (8004288 <Displ_Transmit+0x10c>)
 8004254:	f004 faad 	bl	80087b2 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 8004258:	4b08      	ldr	r3, [pc, #32]	; (800427c <Displ_Transmit+0x100>)
 800425a:	2201      	movs	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 800425e:	e008      	b.n	8004272 <Displ_Transmit+0xf6>
			Displ_SpiAvailable=0;
 8004260:	4b06      	ldr	r3, [pc, #24]	; (800427c <Displ_Transmit+0x100>)
 8004262:	2200      	movs	r2, #0
 8004264:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
 8004266:	88bb      	ldrh	r3, [r7, #4]
 8004268:	461a      	mov	r2, r3
 800426a:	6839      	ldr	r1, [r7, #0]
 800426c:	4806      	ldr	r0, [pc, #24]	; (8004288 <Displ_Transmit+0x10c>)
 800426e:	f004 fbdd 	bl	8008a2c <HAL_SPI_Transmit_DMA>
	}
 8004272:	bf00      	nop
 8004274:	3718      	adds	r7, #24
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	20000028 	.word	0x20000028
 8004280:	40020000 	.word	0x40020000
 8004284:	2000752c 	.word	0x2000752c
 8004288:	200016b4 	.word	0x200016b4

0800428c <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 8004296:	1df9      	adds	r1, r7, #7
 8004298:	2300      	movs	r3, #0
 800429a:	2201      	movs	r2, #1
 800429c:	2000      	movs	r0, #0
 800429e:	f7ff ff6d 	bl	800417c <Displ_Transmit>
}
 80042a2:	bf00      	nop
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	4613      	mov	r3, r2
 80042b6:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d007      	beq.n	80042ce <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	79fb      	ldrb	r3, [r7, #7]
 80042c4:	68f9      	ldr	r1, [r7, #12]
 80042c6:	2001      	movs	r0, #1
 80042c8:	f7ff ff58 	bl	800417c <Displ_Transmit>
 80042cc:	e000      	b.n	80042d0 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 80042ce:	bf00      	nop
}
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
	Displ_Select();
 80042dc:	f7ff ff26 	bl	800412c <Displ_Select>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 80042e0:	2200      	movs	r2, #0
 80042e2:	2140      	movs	r1, #64	; 0x40
 80042e4:	4819      	ldr	r0, [pc, #100]	; (800434c <ILI9XXX_Init+0x74>)
 80042e6:	f003 fb4b 	bl	8007980 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80042ea:	2001      	movs	r0, #1
 80042ec:	f002 f860 	bl	80063b0 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 80042f0:	2201      	movs	r2, #1
 80042f2:	2140      	movs	r1, #64	; 0x40
 80042f4:	4815      	ldr	r0, [pc, #84]	; (800434c <ILI9XXX_Init+0x74>)
 80042f6:	f003 fb43 	bl	8007980 <HAL_GPIO_WritePin>
	HAL_Delay(165);
 80042fa:	20a5      	movs	r0, #165	; 0xa5
 80042fc:	f002 f858 	bl	80063b0 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 8004300:	203a      	movs	r0, #58	; 0x3a
 8004302:	f7ff ffc3 	bl	800428c <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 8004306:	2200      	movs	r2, #0
 8004308:	2101      	movs	r1, #1
 800430a:	4811      	ldr	r0, [pc, #68]	; (8004350 <ILI9XXX_Init+0x78>)
 800430c:	f7ff ffcd 	bl	80042aa <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8004310:	20b0      	movs	r0, #176	; 0xb0
 8004312:	f7ff ffbb 	bl	800428c <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8004316:	2200      	movs	r2, #0
 8004318:	2101      	movs	r1, #1
 800431a:	480e      	ldr	r0, [pc, #56]	; (8004354 <ILI9XXX_Init+0x7c>)
 800431c:	f7ff ffc5 	bl	80042aa <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8004320:	20b0      	movs	r0, #176	; 0xb0
 8004322:	f7ff ffb3 	bl	800428c <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8004326:	2200      	movs	r2, #0
 8004328:	2101      	movs	r1, #1
 800432a:	480a      	ldr	r0, [pc, #40]	; (8004354 <ILI9XXX_Init+0x7c>)
 800432c:	f7ff ffbd 	bl	80042aa <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 8004330:	2011      	movs	r0, #17
 8004332:	f7ff ffab 	bl	800428c <Displ_WriteCommand>
	HAL_Delay(120);
 8004336:	2078      	movs	r0, #120	; 0x78
 8004338:	f002 f83a 	bl	80063b0 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 800433c:	2029      	movs	r0, #41	; 0x29
 800433e:	f7ff ffa5 	bl	800428c <Displ_WriteCommand>
	HAL_Delay(5);
 8004342:	2005      	movs	r0, #5
 8004344:	f002 f834 	bl	80063b0 <HAL_Delay>

}
 8004348:	bf00      	nop
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40020400 	.word	0x40020400
 8004350:	0800ea98 	.word	0x0800ea98
 8004354:	0800ea9c 	.word	0x0800ea9c

08004358 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004358:	b590      	push	{r4, r7, lr}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	4604      	mov	r4, r0
 8004360:	4608      	mov	r0, r1
 8004362:	4611      	mov	r1, r2
 8004364:	461a      	mov	r2, r3
 8004366:	4623      	mov	r3, r4
 8004368:	80fb      	strh	r3, [r7, #6]
 800436a:	4603      	mov	r3, r0
 800436c:	80bb      	strh	r3, [r7, #4]
 800436e:	460b      	mov	r3, r1
 8004370:	807b      	strh	r3, [r7, #2]
 8004372:	4613      	mov	r3, r2
 8004374:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 8004376:	887b      	ldrh	r3, [r7, #2]
 8004378:	061a      	lsls	r2, r3, #24
 800437a:	887b      	ldrh	r3, [r7, #2]
 800437c:	021b      	lsls	r3, r3, #8
 800437e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004382:	431a      	orrs	r2, r3
 8004384:	88fb      	ldrh	r3, [r7, #6]
 8004386:	021b      	lsls	r3, r3, #8
 8004388:	b29b      	uxth	r3, r3
 800438a:	4313      	orrs	r3, r2
 800438c:	88fa      	ldrh	r2, [r7, #6]
 800438e:	0a12      	lsrs	r2, r2, #8
 8004390:	b292      	uxth	r2, r2
 8004392:	431a      	orrs	r2, r3
 8004394:	4b14      	ldr	r3, [pc, #80]	; (80043e8 <Displ_SetAddressWindow+0x90>)
 8004396:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8004398:	202a      	movs	r0, #42	; 0x2a
 800439a:	f7ff ff77 	bl	800428c <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 800439e:	2200      	movs	r2, #0
 80043a0:	2104      	movs	r1, #4
 80043a2:	4811      	ldr	r0, [pc, #68]	; (80043e8 <Displ_SetAddressWindow+0x90>)
 80043a4:	f7ff ff81 	bl	80042aa <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 80043a8:	883b      	ldrh	r3, [r7, #0]
 80043aa:	061a      	lsls	r2, r3, #24
 80043ac:	883b      	ldrh	r3, [r7, #0]
 80043ae:	021b      	lsls	r3, r3, #8
 80043b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80043b4:	431a      	orrs	r2, r3
 80043b6:	88bb      	ldrh	r3, [r7, #4]
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	4313      	orrs	r3, r2
 80043be:	88ba      	ldrh	r2, [r7, #4]
 80043c0:	0a12      	lsrs	r2, r2, #8
 80043c2:	b292      	uxth	r2, r2
 80043c4:	431a      	orrs	r2, r3
 80043c6:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <Displ_SetAddressWindow+0x90>)
 80043c8:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 80043ca:	202b      	movs	r0, #43	; 0x2b
 80043cc:	f7ff ff5e 	bl	800428c <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 80043d0:	2200      	movs	r2, #0
 80043d2:	2104      	movs	r1, #4
 80043d4:	4804      	ldr	r0, [pc, #16]	; (80043e8 <Displ_SetAddressWindow+0x90>)
 80043d6:	f7ff ff68 	bl	80042aa <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 80043da:	202c      	movs	r0, #44	; 0x2c
 80043dc:	f7ff ff56 	bl	800428c <Displ_WriteCommand>
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd90      	pop	{r4, r7, pc}
 80043e8:	20007d2c 	.word	0x20007d2c

080043ec <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	4603      	mov	r3, r0
 80043f4:	71fb      	strb	r3, [r7, #7]
	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 80043f6:	2201      	movs	r2, #1
 80043f8:	2180      	movs	r1, #128	; 0x80
 80043fa:	4809      	ldr	r0, [pc, #36]	; (8004420 <Displ_Init+0x34>)
 80043fc:	f003 fac0 	bl	8007980 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);		// unselect touch (will be selected at writing time)
 8004400:	2201      	movs	r2, #1
 8004402:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004406:	4807      	ldr	r0, [pc, #28]	; (8004424 <Displ_Init+0x38>)
 8004408:	f003 faba 	bl	8007980 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 800440c:	f7ff ff64 	bl	80042d8 <ILI9XXX_Init>
	Displ_Orientation(orientation);
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	4618      	mov	r0, r3
 8004414:	f000 f808 	bl	8004428 <Displ_Orientation>
}
 8004418:	bf00      	nop
 800441a:	3708      	adds	r7, #8
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	40020800 	.word	0x40020800
 8004424:	40020000 	.word	0x40020000

08004428 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	4603      	mov	r3, r0
 8004430:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	2b03      	cmp	r3, #3
 8004436:	d83b      	bhi.n	80044b0 <Displ_Orientation+0x88>
 8004438:	a201      	add	r2, pc, #4	; (adr r2, 8004440 <Displ_Orientation+0x18>)
 800443a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443e:	bf00      	nop
 8004440:	08004451 	.word	0x08004451
 8004444:	08004469 	.word	0x08004469
 8004448:	08004481 	.word	0x08004481
 800444c:	08004499 	.word	0x08004499
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 8004450:	4b1f      	ldr	r3, [pc, #124]	; (80044d0 <Displ_Orientation+0xa8>)
 8004452:	2288      	movs	r2, #136	; 0x88
 8004454:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8004456:	4b1f      	ldr	r3, [pc, #124]	; (80044d4 <Displ_Orientation+0xac>)
 8004458:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800445c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 800445e:	4b1e      	ldr	r3, [pc, #120]	; (80044d8 <Displ_Orientation+0xb0>)
 8004460:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004464:	801a      	strh	r2, [r3, #0]
			break;
 8004466:	e023      	b.n	80044b0 <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 8004468:	4b19      	ldr	r3, [pc, #100]	; (80044d0 <Displ_Orientation+0xa8>)
 800446a:	22e8      	movs	r2, #232	; 0xe8
 800446c:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 800446e:	4b19      	ldr	r3, [pc, #100]	; (80044d4 <Displ_Orientation+0xac>)
 8004470:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004474:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8004476:	4b18      	ldr	r3, [pc, #96]	; (80044d8 <Displ_Orientation+0xb0>)
 8004478:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800447c:	801a      	strh	r2, [r3, #0]
			break;
 800447e:	e017      	b.n	80044b0 <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 8004480:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <Displ_Orientation+0xa8>)
 8004482:	2248      	movs	r2, #72	; 0x48
 8004484:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8004486:	4b13      	ldr	r3, [pc, #76]	; (80044d4 <Displ_Orientation+0xac>)
 8004488:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800448c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 800448e:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <Displ_Orientation+0xb0>)
 8004490:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004494:	801a      	strh	r2, [r3, #0]
			break;
 8004496:	e00b      	b.n	80044b0 <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8004498:	4b0d      	ldr	r3, [pc, #52]	; (80044d0 <Displ_Orientation+0xa8>)
 800449a:	2228      	movs	r2, #40	; 0x28
 800449c:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 800449e:	4b0d      	ldr	r3, [pc, #52]	; (80044d4 <Displ_Orientation+0xac>)
 80044a0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80044a4:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 80044a6:	4b0c      	ldr	r3, [pc, #48]	; (80044d8 <Displ_Orientation+0xb0>)
 80044a8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80044ac:	801a      	strh	r2, [r3, #0]
			break;
 80044ae:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 80044b0:	2036      	movs	r0, #54	; 0x36
 80044b2:	f7ff feeb 	bl	800428c <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 80044b6:	2200      	movs	r2, #0
 80044b8:	2101      	movs	r1, #1
 80044ba:	4805      	ldr	r0, [pc, #20]	; (80044d0 <Displ_Orientation+0xa8>)
 80044bc:	f7ff fef5 	bl	80042aa <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 80044c0:	4a06      	ldr	r2, [pc, #24]	; (80044dc <Displ_Orientation+0xb4>)
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	7013      	strb	r3, [r2, #0]
}
 80044c6:	bf00      	nop
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20007d30 	.word	0x20007d30
 80044d4:	20007528 	.word	0x20007528
 80044d8:	20007526 	.word	0x20007526
 80044dc:	20007524 	.word	0x20007524

080044e0 <HAL_SPI_ErrorCallback>:




void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a05      	ldr	r2, [pc, #20]	; (8004504 <HAL_SPI_ErrorCallback+0x24>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d102      	bne.n	80044f8 <HAL_SPI_ErrorCallback+0x18>
		Displ_SpiAvailable=1;
 80044f2:	4b05      	ldr	r3, [pc, #20]	; (8004508 <HAL_SPI_ErrorCallback+0x28>)
 80044f4:	2201      	movs	r2, #1
 80044f6:	701a      	strb	r2, [r3, #0]
	}
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	40003800 	.word	0x40003800
 8004508:	20000028 	.word	0x20000028

0800450c <HAL_SPI_TxCpltCallback>:





void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a05      	ldr	r2, [pc, #20]	; (8004530 <HAL_SPI_TxCpltCallback+0x24>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d102      	bne.n	8004524 <HAL_SPI_TxCpltCallback+0x18>
		Displ_SpiAvailable=1;
 800451e:	4b05      	ldr	r3, [pc, #20]	; (8004534 <HAL_SPI_TxCpltCallback+0x28>)
 8004520:	2201      	movs	r2, #1
 8004522:	701a      	strb	r2, [r3, #0]
	#ifdef DISPLAY_USING_TOUCHGFX
		DisplayDriver_TransferCompleteCallback();
	#endif

	}
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	40003800 	.word	0x40003800
 8004534:	20000028 	.word	0x20000028

08004538 <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8004538:	b590      	push	{r4, r7, lr}
 800453a:	b08b      	sub	sp, #44	; 0x2c
 800453c:	af00      	add	r7, sp, #0
 800453e:	4604      	mov	r4, r0
 8004540:	4608      	mov	r0, r1
 8004542:	4611      	mov	r1, r2
 8004544:	461a      	mov	r2, r3
 8004546:	4623      	mov	r3, r4
 8004548:	80fb      	strh	r3, [r7, #6]
 800454a:	4603      	mov	r3, r0
 800454c:	80bb      	strh	r3, [r7, #4]
 800454e:	460b      	mov	r3, r1
 8004550:	807b      	strh	r3, [r7, #2]
 8004552:	4613      	mov	r3, r2
 8004554:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8004556:	88fb      	ldrh	r3, [r7, #6]
 8004558:	4a59      	ldr	r2, [pc, #356]	; (80046c0 <Displ_FillArea+0x188>)
 800455a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800455e:	4293      	cmp	r3, r2
 8004560:	f280 80aa 	bge.w	80046b8 <Displ_FillArea+0x180>
 8004564:	88bb      	ldrh	r3, [r7, #4]
 8004566:	4a57      	ldr	r2, [pc, #348]	; (80046c4 <Displ_FillArea+0x18c>)
 8004568:	f9b2 2000 	ldrsh.w	r2, [r2]
 800456c:	4293      	cmp	r3, r2
 800456e:	f280 80a3 	bge.w	80046b8 <Displ_FillArea+0x180>
 8004572:	887b      	ldrh	r3, [r7, #2]
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 809f 	beq.w	80046b8 <Displ_FillArea+0x180>
 800457a:	883b      	ldrh	r3, [r7, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 809b 	beq.w	80046b8 <Displ_FillArea+0x180>

	x1=x + w - 1;
 8004582:	88fa      	ldrh	r2, [r7, #6]
 8004584:	887b      	ldrh	r3, [r7, #2]
 8004586:	4413      	add	r3, r2
 8004588:	3b01      	subs	r3, #1
 800458a:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 800458c:	4b4c      	ldr	r3, [pc, #304]	; (80046c0 <Displ_FillArea+0x188>)
 800458e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004592:	461a      	mov	r2, r3
 8004594:	6a3b      	ldr	r3, [r7, #32]
 8004596:	4293      	cmp	r3, r2
 8004598:	d903      	bls.n	80045a2 <Displ_FillArea+0x6a>
		x1=_width;
 800459a:	4b49      	ldr	r3, [pc, #292]	; (80046c0 <Displ_FillArea+0x188>)
 800459c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045a0:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 80045a2:	88ba      	ldrh	r2, [r7, #4]
 80045a4:	883b      	ldrh	r3, [r7, #0]
 80045a6:	4413      	add	r3, r2
 80045a8:	3b01      	subs	r3, #1
 80045aa:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 80045ac:	4b45      	ldr	r3, [pc, #276]	; (80046c4 <Displ_FillArea+0x18c>)
 80045ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045b2:	461a      	mov	r2, r3
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d903      	bls.n	80045c2 <Displ_FillArea+0x8a>
		y1=_height;
 80045ba:	4b42      	ldr	r3, [pc, #264]	; (80046c4 <Displ_FillArea+0x18c>)
 80045bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80045c0:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 80045c2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80045c4:	121b      	asrs	r3, r3, #8
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	f023 0307 	bic.w	r3, r3, #7
 80045cc:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 80045ce:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80045d0:	10db      	asrs	r3, r3, #3
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	f023 0303 	bic.w	r3, r3, #3
 80045d8:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 80045da:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80045dc:	00db      	lsls	r3, r3, #3
 80045de:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 80045e0:	88bb      	ldrh	r3, [r7, #4]
 80045e2:	69fa      	ldr	r2, [r7, #28]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	3301      	adds	r3, #1
 80045e8:	88fa      	ldrh	r2, [r7, #6]
 80045ea:	6a39      	ldr	r1, [r7, #32]
 80045ec:	1a8a      	subs	r2, r1, r2
 80045ee:	3201      	adds	r2, #1
 80045f0:	fb03 f202 	mul.w	r2, r3, r2
 80045f4:	4613      	mov	r3, r2
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	4413      	add	r3, r2
 80045fa:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 80045fc:	4b32      	ldr	r3, [pc, #200]	; (80046c8 <Displ_FillArea+0x190>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	f240 32fd 	movw	r2, #1021	; 0x3fd
 8004608:	4293      	cmp	r3, r2
 800460a:	bf28      	it	cs
 800460c:	4613      	movcs	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]

	k=0;
 8004610:	2300      	movs	r3, #0
 8004612:	627b      	str	r3, [r7, #36]	; 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 8004614:	e00e      	b.n	8004634 <Displ_FillArea+0xfc>
		*(buf8Pos++)=Rbyte;
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	61ba      	str	r2, [r7, #24]
 800461c:	7dfa      	ldrb	r2, [r7, #23]
 800461e:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	61ba      	str	r2, [r7, #24]
 8004626:	7dba      	ldrb	r2, [r7, #22]
 8004628:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	61ba      	str	r2, [r7, #24]
 8004630:	7d7a      	ldrb	r2, [r7, #21]
 8004632:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 8004634:	4b24      	ldr	r3, [pc, #144]	; (80046c8 <Displ_FillArea+0x190>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	461a      	mov	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	4293      	cmp	r3, r2
 8004642:	d2e8      	bcs.n	8004616 <Displ_FillArea+0xde>
	}
	datasize=(buf8Pos-dispBuffer);
 8004644:	4b20      	ldr	r3, [pc, #128]	; (80046c8 <Displ_FillArea+0x190>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 800464e:	6a3b      	ldr	r3, [r7, #32]
 8004650:	b29a      	uxth	r2, r3
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	b29b      	uxth	r3, r3
 8004656:	88b9      	ldrh	r1, [r7, #4]
 8004658:	88f8      	ldrh	r0, [r7, #6]
 800465a:	f7ff fe7d 	bl	8004358 <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	fbb2 f3f3 	udiv	r3, r2, r3
 8004666:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 8004668:	2300      	movs	r3, #0
 800466a:	627b      	str	r3, [r7, #36]	; 0x24
 800466c:	e009      	b.n	8004682 <Displ_FillArea+0x14a>
		Displ_WriteData(dispBuffer,datasize,0);
 800466e:	4b16      	ldr	r3, [pc, #88]	; (80046c8 <Displ_FillArea+0x190>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2200      	movs	r2, #0
 8004674:	68f9      	ldr	r1, [r7, #12]
 8004676:	4618      	mov	r0, r3
 8004678:	f7ff fe17 	bl	80042aa <Displ_WriteData>
	for  (k=0;k<times;k++) {
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	3301      	adds	r3, #1
 8004680:	627b      	str	r3, [r7, #36]	; 0x24
 8004682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	429a      	cmp	r2, r3
 8004688:	d3f1      	bcc.n	800466e <Displ_FillArea+0x136>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 800468a:	4b0f      	ldr	r3, [pc, #60]	; (80046c8 <Displ_FillArea+0x190>)
 800468c:	6818      	ldr	r0, [r3, #0]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	fb02 f303 	mul.w	r3, r2, r3
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2200      	movs	r2, #0
 800469c:	4619      	mov	r1, r3
 800469e:	f7ff fe04 	bl	80042aa <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 80046a2:	4b09      	ldr	r3, [pc, #36]	; (80046c8 <Displ_FillArea+0x190>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a09      	ldr	r2, [pc, #36]	; (80046cc <Displ_FillArea+0x194>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d101      	bne.n	80046b0 <Displ_FillArea+0x178>
 80046ac:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <Displ_FillArea+0x198>)
 80046ae:	e000      	b.n	80046b2 <Displ_FillArea+0x17a>
 80046b0:	4b06      	ldr	r3, [pc, #24]	; (80046cc <Displ_FillArea+0x194>)
 80046b2:	4a05      	ldr	r2, [pc, #20]	; (80046c8 <Displ_FillArea+0x190>)
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	e000      	b.n	80046ba <Displ_FillArea+0x182>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 80046b8:	bf00      	nop

}
 80046ba:	372c      	adds	r7, #44	; 0x2c
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd90      	pop	{r4, r7, pc}
 80046c0:	20007526 	.word	0x20007526
 80046c4:	20007528 	.word	0x20007528
 80046c8:	2000002c 	.word	0x2000002c
 80046cc:	2000752c 	.word	0x2000752c
 80046d0:	2000792c 	.word	0x2000792c

080046d4 <Displ_Pixel>:
/***********************
 * @brief	print a single pixel
 * @params	x, y	pixel position on display
 * 			color	... to be printed
 ***********************/
void Displ_Pixel(uint16_t x, uint16_t y, uint16_t color) {
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af02      	add	r7, sp, #8
 80046da:	4603      	mov	r3, r0
 80046dc:	80fb      	strh	r3, [r7, #6]
 80046de:	460b      	mov	r3, r1
 80046e0:	80bb      	strh	r3, [r7, #4]
 80046e2:	4613      	mov	r3, r2
 80046e4:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 80046e6:	88fb      	ldrh	r3, [r7, #6]
 80046e8:	4a0b      	ldr	r2, [pc, #44]	; (8004718 <Displ_Pixel+0x44>)
 80046ea:	f9b2 2000 	ldrsh.w	r2, [r2]
 80046ee:	4293      	cmp	r3, r2
 80046f0:	da0e      	bge.n	8004710 <Displ_Pixel+0x3c>
 80046f2:	88bb      	ldrh	r3, [r7, #4]
 80046f4:	4a09      	ldr	r2, [pc, #36]	; (800471c <Displ_Pixel+0x48>)
 80046f6:	f9b2 2000 	ldrsh.w	r2, [r2]
 80046fa:	4293      	cmp	r3, r2
 80046fc:	da08      	bge.n	8004710 <Displ_Pixel+0x3c>
        return;
    Displ_FillArea(x, y, 1, 1, color);
 80046fe:	88b9      	ldrh	r1, [r7, #4]
 8004700:	88f8      	ldrh	r0, [r7, #6]
 8004702:	887b      	ldrh	r3, [r7, #2]
 8004704:	9300      	str	r3, [sp, #0]
 8004706:	2301      	movs	r3, #1
 8004708:	2201      	movs	r2, #1
 800470a:	f7ff ff15 	bl	8004538 <Displ_FillArea>
 800470e:	e000      	b.n	8004712 <Displ_Pixel+0x3e>
        return;
 8004710:	bf00      	nop

}
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	20007526 	.word	0x20007526
 800471c:	20007528 	.word	0x20007528

08004720 <Displ_drawCircle>:




void Displ_drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8004720:	b590      	push	{r4, r7, lr}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	4604      	mov	r4, r0
 8004728:	4608      	mov	r0, r1
 800472a:	4611      	mov	r1, r2
 800472c:	461a      	mov	r2, r3
 800472e:	4623      	mov	r3, r4
 8004730:	80fb      	strh	r3, [r7, #6]
 8004732:	4603      	mov	r3, r0
 8004734:	80bb      	strh	r3, [r7, #4]
 8004736:	460b      	mov	r3, r1
 8004738:	807b      	strh	r3, [r7, #2]
 800473a:	4613      	mov	r3, r2
 800473c:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 800473e:	887b      	ldrh	r3, [r7, #2]
 8004740:	f1c3 0301 	rsb	r3, r3, #1
 8004744:	b29b      	uxth	r3, r3
 8004746:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8004748:	2301      	movs	r3, #1
 800474a:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 800474c:	887b      	ldrh	r3, [r7, #2]
 800474e:	461a      	mov	r2, r3
 8004750:	03d2      	lsls	r2, r2, #15
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	005b      	lsls	r3, r3, #1
 8004756:	b29b      	uxth	r3, r3
 8004758:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 800475e:	887b      	ldrh	r3, [r7, #2]
 8004760:	81fb      	strh	r3, [r7, #14]

//    writePixel(x0  , y0+r, color);
    Displ_Pixel(x0  , y0+r, color);
 8004762:	88f8      	ldrh	r0, [r7, #6]
 8004764:	88ba      	ldrh	r2, [r7, #4]
 8004766:	887b      	ldrh	r3, [r7, #2]
 8004768:	4413      	add	r3, r2
 800476a:	b29b      	uxth	r3, r3
 800476c:	883a      	ldrh	r2, [r7, #0]
 800476e:	4619      	mov	r1, r3
 8004770:	f7ff ffb0 	bl	80046d4 <Displ_Pixel>
    Displ_Pixel(x0  , y0-r, color);
 8004774:	88f8      	ldrh	r0, [r7, #6]
 8004776:	88ba      	ldrh	r2, [r7, #4]
 8004778:	887b      	ldrh	r3, [r7, #2]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	b29b      	uxth	r3, r3
 800477e:	883a      	ldrh	r2, [r7, #0]
 8004780:	4619      	mov	r1, r3
 8004782:	f7ff ffa7 	bl	80046d4 <Displ_Pixel>
    Displ_Pixel(x0+r, y0  , color);
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	887b      	ldrh	r3, [r7, #2]
 800478a:	4413      	add	r3, r2
 800478c:	b29b      	uxth	r3, r3
 800478e:	88b9      	ldrh	r1, [r7, #4]
 8004790:	883a      	ldrh	r2, [r7, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f7ff ff9e 	bl	80046d4 <Displ_Pixel>
    Displ_Pixel(x0-r, y0  , color);
 8004798:	88fa      	ldrh	r2, [r7, #6]
 800479a:	887b      	ldrh	r3, [r7, #2]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	b29b      	uxth	r3, r3
 80047a0:	88b9      	ldrh	r1, [r7, #4]
 80047a2:	883a      	ldrh	r2, [r7, #0]
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7ff ff95 	bl	80046d4 <Displ_Pixel>

    while (x<y) {
 80047aa:	e081      	b.n	80048b0 <Displ_drawCircle+0x190>
        if (f >= 0) {
 80047ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	db0e      	blt.n	80047d2 <Displ_drawCircle+0xb2>
            y--;
 80047b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	3b01      	subs	r3, #1
 80047bc:	b29b      	uxth	r3, r3
 80047be:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80047c0:	8a7b      	ldrh	r3, [r7, #18]
 80047c2:	3302      	adds	r3, #2
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 80047c8:	8afa      	ldrh	r2, [r7, #22]
 80047ca:	8a7b      	ldrh	r3, [r7, #18]
 80047cc:	4413      	add	r3, r2
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80047d2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	3301      	adds	r3, #1
 80047da:	b29b      	uxth	r3, r3
 80047dc:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80047de:	8abb      	ldrh	r3, [r7, #20]
 80047e0:	3302      	adds	r3, #2
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 80047e6:	8afa      	ldrh	r2, [r7, #22]
 80047e8:	8abb      	ldrh	r3, [r7, #20]
 80047ea:	4413      	add	r3, r2
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	82fb      	strh	r3, [r7, #22]

        Displ_Pixel(x0 + x, y0 + y, color);
 80047f0:	88fa      	ldrh	r2, [r7, #6]
 80047f2:	8a3b      	ldrh	r3, [r7, #16]
 80047f4:	4413      	add	r3, r2
 80047f6:	b298      	uxth	r0, r3
 80047f8:	88ba      	ldrh	r2, [r7, #4]
 80047fa:	89fb      	ldrh	r3, [r7, #14]
 80047fc:	4413      	add	r3, r2
 80047fe:	b29b      	uxth	r3, r3
 8004800:	883a      	ldrh	r2, [r7, #0]
 8004802:	4619      	mov	r1, r3
 8004804:	f7ff ff66 	bl	80046d4 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 + y, color);
 8004808:	88fa      	ldrh	r2, [r7, #6]
 800480a:	8a3b      	ldrh	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	b298      	uxth	r0, r3
 8004810:	88ba      	ldrh	r2, [r7, #4]
 8004812:	89fb      	ldrh	r3, [r7, #14]
 8004814:	4413      	add	r3, r2
 8004816:	b29b      	uxth	r3, r3
 8004818:	883a      	ldrh	r2, [r7, #0]
 800481a:	4619      	mov	r1, r3
 800481c:	f7ff ff5a 	bl	80046d4 <Displ_Pixel>
        Displ_Pixel(x0 + x, y0 - y, color);
 8004820:	88fa      	ldrh	r2, [r7, #6]
 8004822:	8a3b      	ldrh	r3, [r7, #16]
 8004824:	4413      	add	r3, r2
 8004826:	b298      	uxth	r0, r3
 8004828:	88ba      	ldrh	r2, [r7, #4]
 800482a:	89fb      	ldrh	r3, [r7, #14]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	b29b      	uxth	r3, r3
 8004830:	883a      	ldrh	r2, [r7, #0]
 8004832:	4619      	mov	r1, r3
 8004834:	f7ff ff4e 	bl	80046d4 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 - y, color);
 8004838:	88fa      	ldrh	r2, [r7, #6]
 800483a:	8a3b      	ldrh	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	b298      	uxth	r0, r3
 8004840:	88ba      	ldrh	r2, [r7, #4]
 8004842:	89fb      	ldrh	r3, [r7, #14]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	b29b      	uxth	r3, r3
 8004848:	883a      	ldrh	r2, [r7, #0]
 800484a:	4619      	mov	r1, r3
 800484c:	f7ff ff42 	bl	80046d4 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 + x, color);
 8004850:	88fa      	ldrh	r2, [r7, #6]
 8004852:	89fb      	ldrh	r3, [r7, #14]
 8004854:	4413      	add	r3, r2
 8004856:	b298      	uxth	r0, r3
 8004858:	88ba      	ldrh	r2, [r7, #4]
 800485a:	8a3b      	ldrh	r3, [r7, #16]
 800485c:	4413      	add	r3, r2
 800485e:	b29b      	uxth	r3, r3
 8004860:	883a      	ldrh	r2, [r7, #0]
 8004862:	4619      	mov	r1, r3
 8004864:	f7ff ff36 	bl	80046d4 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 + x, color);
 8004868:	88fa      	ldrh	r2, [r7, #6]
 800486a:	89fb      	ldrh	r3, [r7, #14]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	b298      	uxth	r0, r3
 8004870:	88ba      	ldrh	r2, [r7, #4]
 8004872:	8a3b      	ldrh	r3, [r7, #16]
 8004874:	4413      	add	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	883a      	ldrh	r2, [r7, #0]
 800487a:	4619      	mov	r1, r3
 800487c:	f7ff ff2a 	bl	80046d4 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 - x, color);
 8004880:	88fa      	ldrh	r2, [r7, #6]
 8004882:	89fb      	ldrh	r3, [r7, #14]
 8004884:	4413      	add	r3, r2
 8004886:	b298      	uxth	r0, r3
 8004888:	88ba      	ldrh	r2, [r7, #4]
 800488a:	8a3b      	ldrh	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	b29b      	uxth	r3, r3
 8004890:	883a      	ldrh	r2, [r7, #0]
 8004892:	4619      	mov	r1, r3
 8004894:	f7ff ff1e 	bl	80046d4 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 - x, color);
 8004898:	88fa      	ldrh	r2, [r7, #6]
 800489a:	89fb      	ldrh	r3, [r7, #14]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	b298      	uxth	r0, r3
 80048a0:	88ba      	ldrh	r2, [r7, #4]
 80048a2:	8a3b      	ldrh	r3, [r7, #16]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	883a      	ldrh	r2, [r7, #0]
 80048aa:	4619      	mov	r1, r3
 80048ac:	f7ff ff12 	bl	80046d4 <Displ_Pixel>
    while (x<y) {
 80048b0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80048b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	f6ff af77 	blt.w	80047ac <Displ_drawCircle+0x8c>
    }
}
 80048be:	bf00      	nop
 80048c0:	bf00      	nop
 80048c2:	371c      	adds	r7, #28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd90      	pop	{r4, r7, pc}

080048c8 <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af02      	add	r7, sp, #8
 80048ce:	4603      	mov	r3, r0
 80048d0:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 80048d2:	4b09      	ldr	r3, [pc, #36]	; (80048f8 <Displ_CLS+0x30>)
 80048d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048d8:	b29a      	uxth	r2, r3
 80048da:	4b08      	ldr	r3, [pc, #32]	; (80048fc <Displ_CLS+0x34>)
 80048dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048e0:	b299      	uxth	r1, r3
 80048e2:	88fb      	ldrh	r3, [r7, #6]
 80048e4:	9300      	str	r3, [sp, #0]
 80048e6:	460b      	mov	r3, r1
 80048e8:	2100      	movs	r1, #0
 80048ea:	2000      	movs	r0, #0
 80048ec:	f7ff fe24 	bl	8004538 <Displ_FillArea>
}
 80048f0:	bf00      	nop
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	20007526 	.word	0x20007526
 80048fc:	20007528 	.word	0x20007528

08004900 <drawCircleHelper>:




void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 8004900:	b590      	push	{r4, r7, lr}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	4604      	mov	r4, r0
 8004908:	4608      	mov	r0, r1
 800490a:	4611      	mov	r1, r2
 800490c:	461a      	mov	r2, r3
 800490e:	4623      	mov	r3, r4
 8004910:	80fb      	strh	r3, [r7, #6]
 8004912:	4603      	mov	r3, r0
 8004914:	80bb      	strh	r3, [r7, #4]
 8004916:	460b      	mov	r3, r1
 8004918:	807b      	strh	r3, [r7, #2]
 800491a:	4613      	mov	r3, r2
 800491c:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 800491e:	887b      	ldrh	r3, [r7, #2]
 8004920:	f1c3 0301 	rsb	r3, r3, #1
 8004924:	b29b      	uxth	r3, r3
 8004926:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8004928:	2301      	movs	r3, #1
 800492a:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 800492c:	887b      	ldrh	r3, [r7, #2]
 800492e:	461a      	mov	r2, r3
 8004930:	03d2      	lsls	r2, r2, #15
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	b29b      	uxth	r3, r3
 8004938:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 800493a:	2300      	movs	r3, #0
 800493c:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 800493e:	887b      	ldrh	r3, [r7, #2]
 8004940:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 8004942:	e095      	b.n	8004a70 <drawCircleHelper+0x170>
        if (f >= 0) {
 8004944:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004948:	2b00      	cmp	r3, #0
 800494a:	db0e      	blt.n	800496a <drawCircleHelper+0x6a>
            y--;
 800494c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004950:	b29b      	uxth	r3, r3
 8004952:	3b01      	subs	r3, #1
 8004954:	b29b      	uxth	r3, r3
 8004956:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8004958:	8a7b      	ldrh	r3, [r7, #18]
 800495a:	3302      	adds	r3, #2
 800495c:	b29b      	uxth	r3, r3
 800495e:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8004960:	8afa      	ldrh	r2, [r7, #22]
 8004962:	8a7b      	ldrh	r3, [r7, #18]
 8004964:	4413      	add	r3, r2
 8004966:	b29b      	uxth	r3, r3
 8004968:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800496a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800496e:	b29b      	uxth	r3, r3
 8004970:	3301      	adds	r3, #1
 8004972:	b29b      	uxth	r3, r3
 8004974:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8004976:	8abb      	ldrh	r3, [r7, #20]
 8004978:	3302      	adds	r3, #2
 800497a:	b29b      	uxth	r3, r3
 800497c:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 800497e:	8afa      	ldrh	r2, [r7, #22]
 8004980:	8abb      	ldrh	r3, [r7, #20]
 8004982:	4413      	add	r3, r2
 8004984:	b29b      	uxth	r3, r3
 8004986:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 8004988:	787b      	ldrb	r3, [r7, #1]
 800498a:	f003 0304 	and.w	r3, r3, #4
 800498e:	2b00      	cmp	r3, #0
 8004990:	d017      	beq.n	80049c2 <drawCircleHelper+0xc2>
            Displ_Pixel(x0 + x, y0 + y, color);
 8004992:	88fa      	ldrh	r2, [r7, #6]
 8004994:	8a3b      	ldrh	r3, [r7, #16]
 8004996:	4413      	add	r3, r2
 8004998:	b298      	uxth	r0, r3
 800499a:	88ba      	ldrh	r2, [r7, #4]
 800499c:	89fb      	ldrh	r3, [r7, #14]
 800499e:	4413      	add	r3, r2
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80049a4:	4619      	mov	r1, r3
 80049a6:	f7ff fe95 	bl	80046d4 <Displ_Pixel>
            Displ_Pixel(x0 + y, y0 + x, color);
 80049aa:	88fa      	ldrh	r2, [r7, #6]
 80049ac:	89fb      	ldrh	r3, [r7, #14]
 80049ae:	4413      	add	r3, r2
 80049b0:	b298      	uxth	r0, r3
 80049b2:	88ba      	ldrh	r2, [r7, #4]
 80049b4:	8a3b      	ldrh	r3, [r7, #16]
 80049b6:	4413      	add	r3, r2
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80049bc:	4619      	mov	r1, r3
 80049be:	f7ff fe89 	bl	80046d4 <Displ_Pixel>
        }
        if (cornername & 0x2) {
 80049c2:	787b      	ldrb	r3, [r7, #1]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d017      	beq.n	80049fc <drawCircleHelper+0xfc>
        	Displ_Pixel(x0 + x, y0 - y, color);
 80049cc:	88fa      	ldrh	r2, [r7, #6]
 80049ce:	8a3b      	ldrh	r3, [r7, #16]
 80049d0:	4413      	add	r3, r2
 80049d2:	b298      	uxth	r0, r3
 80049d4:	88ba      	ldrh	r2, [r7, #4]
 80049d6:	89fb      	ldrh	r3, [r7, #14]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	b29b      	uxth	r3, r3
 80049dc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80049de:	4619      	mov	r1, r3
 80049e0:	f7ff fe78 	bl	80046d4 <Displ_Pixel>
        	Displ_Pixel(x0 + y, y0 - x, color);
 80049e4:	88fa      	ldrh	r2, [r7, #6]
 80049e6:	89fb      	ldrh	r3, [r7, #14]
 80049e8:	4413      	add	r3, r2
 80049ea:	b298      	uxth	r0, r3
 80049ec:	88ba      	ldrh	r2, [r7, #4]
 80049ee:	8a3b      	ldrh	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80049f6:	4619      	mov	r1, r3
 80049f8:	f7ff fe6c 	bl	80046d4 <Displ_Pixel>
        }
        if (cornername & 0x8) {
 80049fc:	787b      	ldrb	r3, [r7, #1]
 80049fe:	f003 0308 	and.w	r3, r3, #8
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d017      	beq.n	8004a36 <drawCircleHelper+0x136>
        	Displ_Pixel(x0 - y, y0 + x, color);
 8004a06:	88fa      	ldrh	r2, [r7, #6]
 8004a08:	89fb      	ldrh	r3, [r7, #14]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	b298      	uxth	r0, r3
 8004a0e:	88ba      	ldrh	r2, [r7, #4]
 8004a10:	8a3b      	ldrh	r3, [r7, #16]
 8004a12:	4413      	add	r3, r2
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a18:	4619      	mov	r1, r3
 8004a1a:	f7ff fe5b 	bl	80046d4 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 + y, color);
 8004a1e:	88fa      	ldrh	r2, [r7, #6]
 8004a20:	8a3b      	ldrh	r3, [r7, #16]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	b298      	uxth	r0, r3
 8004a26:	88ba      	ldrh	r2, [r7, #4]
 8004a28:	89fb      	ldrh	r3, [r7, #14]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a30:	4619      	mov	r1, r3
 8004a32:	f7ff fe4f 	bl	80046d4 <Displ_Pixel>
        }
        if (cornername & 0x1) {
 8004a36:	787b      	ldrb	r3, [r7, #1]
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d017      	beq.n	8004a70 <drawCircleHelper+0x170>
        	Displ_Pixel(x0 - y, y0 - x, color);
 8004a40:	88fa      	ldrh	r2, [r7, #6]
 8004a42:	89fb      	ldrh	r3, [r7, #14]
 8004a44:	1ad3      	subs	r3, r2, r3
 8004a46:	b298      	uxth	r0, r3
 8004a48:	88ba      	ldrh	r2, [r7, #4]
 8004a4a:	8a3b      	ldrh	r3, [r7, #16]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a52:	4619      	mov	r1, r3
 8004a54:	f7ff fe3e 	bl	80046d4 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 - y, color);
 8004a58:	88fa      	ldrh	r2, [r7, #6]
 8004a5a:	8a3b      	ldrh	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	b298      	uxth	r0, r3
 8004a60:	88ba      	ldrh	r2, [r7, #4]
 8004a62:	89fb      	ldrh	r3, [r7, #14]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	f7ff fe32 	bl	80046d4 <Displ_Pixel>
    while (x<y) {
 8004a70:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004a74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	f6ff af63 	blt.w	8004944 <drawCircleHelper+0x44>
        }
    }
}
 8004a7e:	bf00      	nop
 8004a80:	bf00      	nop
 8004a82:	371c      	adds	r7, #28
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd90      	pop	{r4, r7, pc}

08004a88 <fillCircleHelper>:




void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 8004a88:	b590      	push	{r4, r7, lr}
 8004a8a:	b089      	sub	sp, #36	; 0x24
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	4604      	mov	r4, r0
 8004a90:	4608      	mov	r0, r1
 8004a92:	4611      	mov	r1, r2
 8004a94:	461a      	mov	r2, r3
 8004a96:	4623      	mov	r3, r4
 8004a98:	80fb      	strh	r3, [r7, #6]
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	80bb      	strh	r3, [r7, #4]
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	807b      	strh	r3, [r7, #2]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	707b      	strb	r3, [r7, #1]
	int16_t f     = 1 - r;
 8004aa6:	887b      	ldrh	r3, [r7, #2]
 8004aa8:	f1c3 0301 	rsb	r3, r3, #1
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 8004ab4:	887b      	ldrh	r3, [r7, #2]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	03d2      	lsls	r2, r2, #15
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 8004ac6:	887b      	ldrh	r3, [r7, #2]
 8004ac8:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 8004aca:	e0a7      	b.n	8004c1c <fillCircleHelper+0x194>
    if (f >= 0) {
 8004acc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	db0e      	blt.n	8004af2 <fillCircleHelper+0x6a>
      y--;
 8004ad4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 8004ae0:	8a7b      	ldrh	r3, [r7, #18]
 8004ae2:	3302      	adds	r3, #2
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 8004ae8:	8afa      	ldrh	r2, [r7, #22]
 8004aea:	8a7b      	ldrh	r3, [r7, #18]
 8004aec:	4413      	add	r3, r2
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8004af2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	3301      	adds	r3, #1
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 8004afe:	8abb      	ldrh	r3, [r7, #20]
 8004b00:	3302      	adds	r3, #2
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 8004b06:	8afa      	ldrh	r2, [r7, #22]
 8004b08:	8abb      	ldrh	r3, [r7, #20]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 8004b10:	787b      	ldrb	r3, [r7, #1]
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d03d      	beq.n	8004b96 <fillCircleHelper+0x10e>
    	 Displ_Line(x0+x, y0-y, x0+x, y0+y+1+delta, color);
 8004b1a:	88fa      	ldrh	r2, [r7, #6]
 8004b1c:	8a3b      	ldrh	r3, [r7, #16]
 8004b1e:	4413      	add	r3, r2
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	b218      	sxth	r0, r3
 8004b24:	88ba      	ldrh	r2, [r7, #4]
 8004b26:	89fb      	ldrh	r3, [r7, #14]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	b219      	sxth	r1, r3
 8004b2e:	88fa      	ldrh	r2, [r7, #6]
 8004b30:	8a3b      	ldrh	r3, [r7, #16]
 8004b32:	4413      	add	r3, r2
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	b21c      	sxth	r4, r3
 8004b38:	88ba      	ldrh	r2, [r7, #4]
 8004b3a:	89fb      	ldrh	r3, [r7, #14]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004b42:	4413      	add	r3, r2
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	3301      	adds	r3, #1
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	b21a      	sxth	r2, r3
 8004b4c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004b4e:	9300      	str	r3, [sp, #0]
 8004b50:	4613      	mov	r3, r2
 8004b52:	4622      	mov	r2, r4
 8004b54:	f000 f8a1 	bl	8004c9a <Displ_Line>
    	 Displ_Line(x0+y, y0-x,x0+y, y0+x+1+delta, color);
 8004b58:	88fa      	ldrh	r2, [r7, #6]
 8004b5a:	89fb      	ldrh	r3, [r7, #14]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	b218      	sxth	r0, r3
 8004b62:	88ba      	ldrh	r2, [r7, #4]
 8004b64:	8a3b      	ldrh	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	b219      	sxth	r1, r3
 8004b6c:	88fa      	ldrh	r2, [r7, #6]
 8004b6e:	89fb      	ldrh	r3, [r7, #14]
 8004b70:	4413      	add	r3, r2
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	b21c      	sxth	r4, r3
 8004b76:	88ba      	ldrh	r2, [r7, #4]
 8004b78:	8a3b      	ldrh	r3, [r7, #16]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004b80:	4413      	add	r3, r2
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	3301      	adds	r3, #1
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	b21a      	sxth	r2, r3
 8004b8a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	4622      	mov	r2, r4
 8004b92:	f000 f882 	bl	8004c9a <Displ_Line>
    }
    if (cornername & 0x2) {
 8004b96:	787b      	ldrb	r3, [r7, #1]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d03d      	beq.n	8004c1c <fillCircleHelper+0x194>
      Displ_Line(x0-x, y0-y, x0-x, y0+y+1+delta, color);
 8004ba0:	88fa      	ldrh	r2, [r7, #6]
 8004ba2:	8a3b      	ldrh	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	b218      	sxth	r0, r3
 8004baa:	88ba      	ldrh	r2, [r7, #4]
 8004bac:	89fb      	ldrh	r3, [r7, #14]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	b219      	sxth	r1, r3
 8004bb4:	88fa      	ldrh	r2, [r7, #6]
 8004bb6:	8a3b      	ldrh	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	b21c      	sxth	r4, r3
 8004bbe:	88ba      	ldrh	r2, [r7, #4]
 8004bc0:	89fb      	ldrh	r3, [r7, #14]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004bc8:	4413      	add	r3, r2
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	3301      	adds	r3, #1
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	b21a      	sxth	r2, r3
 8004bd2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	4622      	mov	r2, r4
 8004bda:	f000 f85e 	bl	8004c9a <Displ_Line>
      Displ_Line(x0-y, y0-x, x0-y, y0+x+1+delta, color);
 8004bde:	88fa      	ldrh	r2, [r7, #6]
 8004be0:	89fb      	ldrh	r3, [r7, #14]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	b218      	sxth	r0, r3
 8004be8:	88ba      	ldrh	r2, [r7, #4]
 8004bea:	8a3b      	ldrh	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	b219      	sxth	r1, r3
 8004bf2:	88fa      	ldrh	r2, [r7, #6]
 8004bf4:	89fb      	ldrh	r3, [r7, #14]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	b21c      	sxth	r4, r3
 8004bfc:	88ba      	ldrh	r2, [r7, #4]
 8004bfe:	8a3b      	ldrh	r3, [r7, #16]
 8004c00:	4413      	add	r3, r2
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004c06:	4413      	add	r3, r2
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	b21a      	sxth	r2, r3
 8004c10:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	4613      	mov	r3, r2
 8004c16:	4622      	mov	r2, r4
 8004c18:	f000 f83f 	bl	8004c9a <Displ_Line>
  while (x<y) {
 8004c1c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004c20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	f6ff af51 	blt.w	8004acc <fillCircleHelper+0x44>
    }
  }
}
 8004c2a:	bf00      	nop
 8004c2c:	bf00      	nop
 8004c2e:	371c      	adds	r7, #28
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd90      	pop	{r4, r7, pc}

08004c34 <Displ_fillCircle>:





void Displ_fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8004c34:	b590      	push	{r4, r7, lr}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	4604      	mov	r4, r0
 8004c3c:	4608      	mov	r0, r1
 8004c3e:	4611      	mov	r1, r2
 8004c40:	461a      	mov	r2, r3
 8004c42:	4623      	mov	r3, r4
 8004c44:	80fb      	strh	r3, [r7, #6]
 8004c46:	4603      	mov	r3, r0
 8004c48:	80bb      	strh	r3, [r7, #4]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	807b      	strh	r3, [r7, #2]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0-r, x0, y0+r, color);
 8004c52:	88ba      	ldrh	r2, [r7, #4]
 8004c54:	887b      	ldrh	r3, [r7, #2]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	b219      	sxth	r1, r3
 8004c5c:	88ba      	ldrh	r2, [r7, #4]
 8004c5e:	887b      	ldrh	r3, [r7, #2]
 8004c60:	4413      	add	r3, r2
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	b21c      	sxth	r4, r3
 8004c66:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c6a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004c6e:	883b      	ldrh	r3, [r7, #0]
 8004c70:	9300      	str	r3, [sp, #0]
 8004c72:	4623      	mov	r3, r4
 8004c74:	f000 f811 	bl	8004c9a <Displ_Line>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 8004c78:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004c7c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004c80:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004c84:	883b      	ldrh	r3, [r7, #0]
 8004c86:	9301      	str	r3, [sp, #4]
 8004c88:	2300      	movs	r3, #0
 8004c8a:	9300      	str	r3, [sp, #0]
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	f7ff fefb 	bl	8004a88 <fillCircleHelper>
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd90      	pop	{r4, r7, pc}

08004c9a <Displ_Line>:

/************************************************************************
 * @brief	draws a line from "x0","y0" to "x1","y1" of the given "color"
 ************************************************************************/
void Displ_Line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8004c9a:	b590      	push	{r4, r7, lr}
 8004c9c:	b08b      	sub	sp, #44	; 0x2c
 8004c9e:	af02      	add	r7, sp, #8
 8004ca0:	4604      	mov	r4, r0
 8004ca2:	4608      	mov	r0, r1
 8004ca4:	4611      	mov	r1, r2
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	4623      	mov	r3, r4
 8004caa:	80fb      	strh	r3, [r7, #6]
 8004cac:	4603      	mov	r3, r0
 8004cae:	80bb      	strh	r3, [r7, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	807b      	strh	r3, [r7, #2]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	803b      	strh	r3, [r7, #0]
	int16_t l,x,steep,ystep,err,dx, dy;

    if (x0==x1){  // fast solve vertical lines
 8004cb8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004cbc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d123      	bne.n	8004d0c <Displ_Line+0x72>
    	if (y1>y0){
 8004cc4:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004cc8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	dd0e      	ble.n	8004cee <Displ_Line+0x54>
    		Displ_FillArea(x0, y0, 1, y1-y0+1, color);
 8004cd0:	88f8      	ldrh	r0, [r7, #6]
 8004cd2:	88b9      	ldrh	r1, [r7, #4]
 8004cd4:	883a      	ldrh	r2, [r7, #0]
 8004cd6:	88bb      	ldrh	r3, [r7, #4]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	3301      	adds	r3, #1
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f7ff fc26 	bl	8004538 <Displ_FillArea>
    	}
    	else {
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
    	}
    	return;
 8004cec:	e103      	b.n	8004ef6 <Displ_Line+0x25c>
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
 8004cee:	88f8      	ldrh	r0, [r7, #6]
 8004cf0:	8839      	ldrh	r1, [r7, #0]
 8004cf2:	88ba      	ldrh	r2, [r7, #4]
 8004cf4:	883b      	ldrh	r3, [r7, #0]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	4613      	mov	r3, r2
 8004d04:	2201      	movs	r2, #1
 8004d06:	f7ff fc17 	bl	8004538 <Displ_FillArea>
    	return;
 8004d0a:	e0f4      	b.n	8004ef6 <Displ_Line+0x25c>
    }
    if (y0==y1){ // fast solve horizontal lines
 8004d0c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004d10:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d121      	bne.n	8004d5c <Displ_Line+0xc2>
    	if (x1>x0)
 8004d18:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004d1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	dd0d      	ble.n	8004d40 <Displ_Line+0xa6>
    		Displ_FillArea(x0, y0, x1-x0+1, 1, color);
 8004d24:	88f8      	ldrh	r0, [r7, #6]
 8004d26:	88b9      	ldrh	r1, [r7, #4]
 8004d28:	887a      	ldrh	r2, [r7, #2]
 8004d2a:	88fb      	ldrh	r3, [r7, #6]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	3301      	adds	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	2301      	movs	r3, #1
 8004d3a:	f7ff fbfd 	bl	8004538 <Displ_FillArea>
    	else
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
    	return;
 8004d3e:	e0da      	b.n	8004ef6 <Displ_Line+0x25c>
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
 8004d40:	8878      	ldrh	r0, [r7, #2]
 8004d42:	8839      	ldrh	r1, [r7, #0]
 8004d44:	88fa      	ldrh	r2, [r7, #6]
 8004d46:	887b      	ldrh	r3, [r7, #2]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	2301      	movs	r3, #1
 8004d56:	f7ff fbef 	bl	8004538 <Displ_FillArea>
    	return;
 8004d5a:	e0cc      	b.n	8004ef6 <Displ_Line+0x25c>
    }

    steep = (y1>y0 ? y1-y0 : y0-y1) > (x1>x0 ? x1-x0 : x0-x1);
 8004d5c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004d60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	dd05      	ble.n	8004d74 <Displ_Line+0xda>
 8004d68:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004d6c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004d70:	1ad2      	subs	r2, r2, r3
 8004d72:	e004      	b.n	8004d7e <Displ_Line+0xe4>
 8004d74:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004d78:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004d7c:	1ad2      	subs	r2, r2, r3
 8004d7e:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8004d82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d86:	4299      	cmp	r1, r3
 8004d88:	dd05      	ble.n	8004d96 <Displ_Line+0xfc>
 8004d8a:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8004d8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d92:	1acb      	subs	r3, r1, r3
 8004d94:	e004      	b.n	8004da0 <Displ_Line+0x106>
 8004d96:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8004d9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004d9e:	1acb      	subs	r3, r1, r3
 8004da0:	429a      	cmp	r2, r3
 8004da2:	bfcc      	ite	gt
 8004da4:	2301      	movgt	r3, #1
 8004da6:	2300      	movle	r3, #0
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	82bb      	strh	r3, [r7, #20]

    if (steep) {
 8004dac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00b      	beq.n	8004dcc <Displ_Line+0x132>
        _swap_int16_t(x0, y0);
 8004db4:	88fb      	ldrh	r3, [r7, #6]
 8004db6:	827b      	strh	r3, [r7, #18]
 8004db8:	88bb      	ldrh	r3, [r7, #4]
 8004dba:	80fb      	strh	r3, [r7, #6]
 8004dbc:	8a7b      	ldrh	r3, [r7, #18]
 8004dbe:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8004dc0:	887b      	ldrh	r3, [r7, #2]
 8004dc2:	823b      	strh	r3, [r7, #16]
 8004dc4:	883b      	ldrh	r3, [r7, #0]
 8004dc6:	807b      	strh	r3, [r7, #2]
 8004dc8:	8a3b      	ldrh	r3, [r7, #16]
 8004dca:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8004dcc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004dd0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	dd0b      	ble.n	8004df0 <Displ_Line+0x156>
        _swap_int16_t(x0, x1);
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	81fb      	strh	r3, [r7, #14]
 8004ddc:	887b      	ldrh	r3, [r7, #2]
 8004dde:	80fb      	strh	r3, [r7, #6]
 8004de0:	89fb      	ldrh	r3, [r7, #14]
 8004de2:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8004de4:	88bb      	ldrh	r3, [r7, #4]
 8004de6:	81bb      	strh	r3, [r7, #12]
 8004de8:	883b      	ldrh	r3, [r7, #0]
 8004dea:	80bb      	strh	r3, [r7, #4]
 8004dec:	89bb      	ldrh	r3, [r7, #12]
 8004dee:	803b      	strh	r3, [r7, #0]
    }

    dx = x1 - x0;
 8004df0:	887a      	ldrh	r2, [r7, #2]
 8004df2:	88fb      	ldrh	r3, [r7, #6]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	817b      	strh	r3, [r7, #10]
    err = dx >> 1;
 8004dfa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004dfe:	105b      	asrs	r3, r3, #1
 8004e00:	833b      	strh	r3, [r7, #24]
    if (y0 < y1) {
 8004e02:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004e06:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	da07      	bge.n	8004e1e <Displ_Line+0x184>
        dy = y1-y0;
 8004e0e:	883a      	ldrh	r2, [r7, #0]
 8004e10:	88bb      	ldrh	r3, [r7, #4]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	82fb      	strh	r3, [r7, #22]
        ystep =  1 ;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	837b      	strh	r3, [r7, #26]
 8004e1c:	e007      	b.n	8004e2e <Displ_Line+0x194>
    } else {
        dy = y0-y1;
 8004e1e:	88ba      	ldrh	r2, [r7, #4]
 8004e20:	883b      	ldrh	r3, [r7, #0]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	82fb      	strh	r3, [r7, #22]
        ystep =  -1 ;
 8004e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004e2c:	837b      	strh	r3, [r7, #26]
    }

    l=00;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	83fb      	strh	r3, [r7, #30]
    for (x=x0; x<=x1; x++) {
 8004e32:	88fb      	ldrh	r3, [r7, #6]
 8004e34:	83bb      	strh	r3, [r7, #28]
 8004e36:	e03a      	b.n	8004eae <Displ_Line+0x214>
    	l++;
 8004e38:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	3301      	adds	r3, #1
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	83fb      	strh	r3, [r7, #30]
        err -= dy;
 8004e44:	8b3a      	ldrh	r2, [r7, #24]
 8004e46:	8afb      	ldrh	r3, [r7, #22]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	833b      	strh	r3, [r7, #24]
        if (err < 0) {
 8004e4e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	da25      	bge.n	8004ea2 <Displ_Line+0x208>
        	if (steep) {
 8004e56:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d009      	beq.n	8004e72 <Displ_Line+0x1d8>
        		Displ_FillArea(y0, x0, 1, l, color);
 8004e5e:	88b8      	ldrh	r0, [r7, #4]
 8004e60:	88f9      	ldrh	r1, [r7, #6]
 8004e62:	8bfa      	ldrh	r2, [r7, #30]
 8004e64:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f7ff fb64 	bl	8004538 <Displ_FillArea>
 8004e70:	e007      	b.n	8004e82 <Displ_Line+0x1e8>
            } else {
            	Displ_FillArea(x0, y0, l, 1, color);
 8004e72:	88f8      	ldrh	r0, [r7, #6]
 8004e74:	88b9      	ldrh	r1, [r7, #4]
 8004e76:	8bfa      	ldrh	r2, [r7, #30]
 8004e78:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	f7ff fb5b 	bl	8004538 <Displ_FillArea>
            }
            y0 += ystep;
 8004e82:	88ba      	ldrh	r2, [r7, #4]
 8004e84:	8b7b      	ldrh	r3, [r7, #26]
 8004e86:	4413      	add	r3, r2
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	80bb      	strh	r3, [r7, #4]
            l=0;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	83fb      	strh	r3, [r7, #30]
            x0=x+1;
 8004e90:	8bbb      	ldrh	r3, [r7, #28]
 8004e92:	3301      	adds	r3, #1
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	80fb      	strh	r3, [r7, #6]
            err += dx;
 8004e98:	8b3a      	ldrh	r2, [r7, #24]
 8004e9a:	897b      	ldrh	r3, [r7, #10]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	833b      	strh	r3, [r7, #24]
    for (x=x0; x<=x1; x++) {
 8004ea2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	83bb      	strh	r3, [r7, #28]
 8004eae:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004eb2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	ddbe      	ble.n	8004e38 <Displ_Line+0x19e>
        }
    }
    if (l!=0){
 8004eba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d019      	beq.n	8004ef6 <Displ_Line+0x25c>
    	if (steep) {
 8004ec2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00b      	beq.n	8004ee2 <Displ_Line+0x248>
    		Displ_FillArea(y0, x0, 1, l-1, color);
 8004eca:	88b8      	ldrh	r0, [r7, #4]
 8004ecc:	88f9      	ldrh	r1, [r7, #6]
 8004ece:	8bfb      	ldrh	r3, [r7, #30]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	2201      	movs	r2, #1
 8004edc:	f7ff fb2c 	bl	8004538 <Displ_FillArea>
 8004ee0:	e009      	b.n	8004ef6 <Displ_Line+0x25c>
    	} else {
    		Displ_FillArea(x0, y0, l-1,1, color);
 8004ee2:	88f8      	ldrh	r0, [r7, #6]
 8004ee4:	88b9      	ldrh	r1, [r7, #4]
 8004ee6:	8bfb      	ldrh	r3, [r7, #30]
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004eee:	9300      	str	r3, [sp, #0]
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	f7ff fb21 	bl	8004538 <Displ_FillArea>
    	}
    }
}
 8004ef6:	3724      	adds	r7, #36	; 0x24
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd90      	pop	{r4, r7, pc}

08004efc <Displ_Border>:
 * @params	x, y	top left corner
 * 			w, h	width and height
 * 			t		border thickness
 * 			color	border color, inner part unchanged
 ***********************/
void Displ_Border(int16_t x, int16_t y, int16_t w, int16_t h, int16_t t,  uint16_t color){
 8004efc:	b590      	push	{r4, r7, lr}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	4604      	mov	r4, r0
 8004f04:	4608      	mov	r0, r1
 8004f06:	4611      	mov	r1, r2
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4623      	mov	r3, r4
 8004f0c:	80fb      	strh	r3, [r7, #6]
 8004f0e:	4603      	mov	r3, r0
 8004f10:	80bb      	strh	r3, [r7, #4]
 8004f12:	460b      	mov	r3, r1
 8004f14:	807b      	strh	r3, [r7, #2]
 8004f16:	4613      	mov	r3, r2
 8004f18:	803b      	strh	r3, [r7, #0]
	Displ_FillArea(x, y, w, t, color);
 8004f1a:	88f8      	ldrh	r0, [r7, #6]
 8004f1c:	88b9      	ldrh	r1, [r7, #4]
 8004f1e:	887a      	ldrh	r2, [r7, #2]
 8004f20:	8b3c      	ldrh	r4, [r7, #24]
 8004f22:	8bbb      	ldrh	r3, [r7, #28]
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	4623      	mov	r3, r4
 8004f28:	f7ff fb06 	bl	8004538 <Displ_FillArea>
	Displ_FillArea(x, y+h-t, w, t, color);
 8004f2c:	88f8      	ldrh	r0, [r7, #6]
 8004f2e:	88ba      	ldrh	r2, [r7, #4]
 8004f30:	883b      	ldrh	r3, [r7, #0]
 8004f32:	4413      	add	r3, r2
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	8b3b      	ldrh	r3, [r7, #24]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	b299      	uxth	r1, r3
 8004f3c:	887a      	ldrh	r2, [r7, #2]
 8004f3e:	8b3c      	ldrh	r4, [r7, #24]
 8004f40:	8bbb      	ldrh	r3, [r7, #28]
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	4623      	mov	r3, r4
 8004f46:	f7ff faf7 	bl	8004538 <Displ_FillArea>
	Displ_FillArea(x, y, t, h, color);
 8004f4a:	88f8      	ldrh	r0, [r7, #6]
 8004f4c:	88b9      	ldrh	r1, [r7, #4]
 8004f4e:	8b3a      	ldrh	r2, [r7, #24]
 8004f50:	883c      	ldrh	r4, [r7, #0]
 8004f52:	8bbb      	ldrh	r3, [r7, #28]
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	4623      	mov	r3, r4
 8004f58:	f7ff faee 	bl	8004538 <Displ_FillArea>
	Displ_FillArea(x+w-t, y, t, h, color);
 8004f5c:	88fa      	ldrh	r2, [r7, #6]
 8004f5e:	887b      	ldrh	r3, [r7, #2]
 8004f60:	4413      	add	r3, r2
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	8b3b      	ldrh	r3, [r7, #24]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	b298      	uxth	r0, r3
 8004f6a:	88b9      	ldrh	r1, [r7, #4]
 8004f6c:	8b3a      	ldrh	r2, [r7, #24]
 8004f6e:	883c      	ldrh	r4, [r7, #0]
 8004f70:	8bbb      	ldrh	r3, [r7, #28]
 8004f72:	9300      	str	r3, [sp, #0]
 8004f74:	4623      	mov	r3, r4
 8004f76:	f7ff fadf 	bl	8004538 <Displ_FillArea>
}
 8004f7a:	bf00      	nop
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd90      	pop	{r4, r7, pc}

08004f82 <Displ_drawTriangle>:




void Displ_drawTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8004f82:	b590      	push	{r4, r7, lr}
 8004f84:	b085      	sub	sp, #20
 8004f86:	af02      	add	r7, sp, #8
 8004f88:	4604      	mov	r4, r0
 8004f8a:	4608      	mov	r0, r1
 8004f8c:	4611      	mov	r1, r2
 8004f8e:	461a      	mov	r2, r3
 8004f90:	4623      	mov	r3, r4
 8004f92:	80fb      	strh	r3, [r7, #6]
 8004f94:	4603      	mov	r3, r0
 8004f96:	80bb      	strh	r3, [r7, #4]
 8004f98:	460b      	mov	r3, r1
 8004f9a:	807b      	strh	r3, [r7, #2]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0, x1, y1, color);
 8004fa0:	f9b7 4000 	ldrsh.w	r4, [r7]
 8004fa4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004fa8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004fac:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004fb0:	8c3b      	ldrh	r3, [r7, #32]
 8004fb2:	9300      	str	r3, [sp, #0]
 8004fb4:	4623      	mov	r3, r4
 8004fb6:	f7ff fe70 	bl	8004c9a <Displ_Line>
    Displ_Line(x1, y1, x2, y2, color);
 8004fba:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 8004fbe:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004fc2:	f9b7 1000 	ldrsh.w	r1, [r7]
 8004fc6:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8004fca:	8c3b      	ldrh	r3, [r7, #32]
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	4623      	mov	r3, r4
 8004fd0:	f7ff fe63 	bl	8004c9a <Displ_Line>
    Displ_Line(x2, y2, x0, y0, color);
 8004fd4:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8004fd8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004fdc:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8004fe0:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8004fe4:	8c3b      	ldrh	r3, [r7, #32]
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	4623      	mov	r3, r4
 8004fea:	f7ff fe56 	bl	8004c9a <Displ_Line>
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd90      	pop	{r4, r7, pc}

08004ff6 <Displ_fillTriangle>:




void Displ_fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8004ff6:	b590      	push	{r4, r7, lr}
 8004ff8:	b091      	sub	sp, #68	; 0x44
 8004ffa:	af02      	add	r7, sp, #8
 8004ffc:	4604      	mov	r4, r0
 8004ffe:	4608      	mov	r0, r1
 8005000:	4611      	mov	r1, r2
 8005002:	461a      	mov	r2, r3
 8005004:	4623      	mov	r3, r4
 8005006:	80fb      	strh	r3, [r7, #6]
 8005008:	4603      	mov	r3, r0
 800500a:	80bb      	strh	r3, [r7, #4]
 800500c:	460b      	mov	r3, r1
 800500e:	807b      	strh	r3, [r7, #2]
 8005010:	4613      	mov	r3, r2
 8005012:	803b      	strh	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 8005014:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005018:	f9b7 3000 	ldrsh.w	r3, [r7]
 800501c:	429a      	cmp	r2, r3
 800501e:	dd0b      	ble.n	8005038 <Displ_fillTriangle+0x42>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8005020:	88bb      	ldrh	r3, [r7, #4]
 8005022:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005024:	883b      	ldrh	r3, [r7, #0]
 8005026:	80bb      	strh	r3, [r7, #4]
 8005028:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800502a:	803b      	strh	r3, [r7, #0]
 800502c:	88fb      	ldrh	r3, [r7, #6]
 800502e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005030:	887b      	ldrh	r3, [r7, #2]
 8005032:	80fb      	strh	r3, [r7, #6]
 8005034:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005036:	807b      	strh	r3, [r7, #2]
    }
    if (y1 > y2) {
 8005038:	f9b7 2000 	ldrsh.w	r2, [r7]
 800503c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8005040:	429a      	cmp	r2, r3
 8005042:	dd0f      	ble.n	8005064 <Displ_fillTriangle+0x6e>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 8005044:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005048:	847b      	strh	r3, [r7, #34]	; 0x22
 800504a:	883b      	ldrh	r3, [r7, #0]
 800504c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8005050:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005052:	803b      	strh	r3, [r7, #0]
 8005054:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005058:	843b      	strh	r3, [r7, #32]
 800505a:	887b      	ldrh	r3, [r7, #2]
 800505c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005060:	8c3b      	ldrh	r3, [r7, #32]
 8005062:	807b      	strh	r3, [r7, #2]
    }
    if (y0 > y1) {
 8005064:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005068:	f9b7 3000 	ldrsh.w	r3, [r7]
 800506c:	429a      	cmp	r2, r3
 800506e:	dd0b      	ble.n	8005088 <Displ_fillTriangle+0x92>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8005070:	88bb      	ldrh	r3, [r7, #4]
 8005072:	83fb      	strh	r3, [r7, #30]
 8005074:	883b      	ldrh	r3, [r7, #0]
 8005076:	80bb      	strh	r3, [r7, #4]
 8005078:	8bfb      	ldrh	r3, [r7, #30]
 800507a:	803b      	strh	r3, [r7, #0]
 800507c:	88fb      	ldrh	r3, [r7, #6]
 800507e:	83bb      	strh	r3, [r7, #28]
 8005080:	887b      	ldrh	r3, [r7, #2]
 8005082:	80fb      	strh	r3, [r7, #6]
 8005084:	8bbb      	ldrh	r3, [r7, #28]
 8005086:	807b      	strh	r3, [r7, #2]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 8005088:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800508c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8005090:	429a      	cmp	r2, r3
 8005092:	d136      	bne.n	8005102 <Displ_fillTriangle+0x10c>
        a = b = x0;
 8005094:	88fb      	ldrh	r3, [r7, #6]
 8005096:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005098:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800509a:	86fb      	strh	r3, [r7, #54]	; 0x36
        if(x1 < a)      a = x1;
 800509c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80050a0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80050a4:	429a      	cmp	r2, r3
 80050a6:	da02      	bge.n	80050ae <Displ_fillTriangle+0xb8>
 80050a8:	887b      	ldrh	r3, [r7, #2]
 80050aa:	86fb      	strh	r3, [r7, #54]	; 0x36
 80050ac:	e007      	b.n	80050be <Displ_fillTriangle+0xc8>
        else if(x1 > b) b = x1;
 80050ae:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80050b2:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80050b6:	429a      	cmp	r2, r3
 80050b8:	dd01      	ble.n	80050be <Displ_fillTriangle+0xc8>
 80050ba:	887b      	ldrh	r3, [r7, #2]
 80050bc:	86bb      	strh	r3, [r7, #52]	; 0x34
        if(x2 < a)      a = x2;
 80050be:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 80050c2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80050c6:	429a      	cmp	r2, r3
 80050c8:	da03      	bge.n	80050d2 <Displ_fillTriangle+0xdc>
 80050ca:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80050ce:	86fb      	strh	r3, [r7, #54]	; 0x36
 80050d0:	e008      	b.n	80050e4 <Displ_fillTriangle+0xee>
        else if(x2 > b) b = x2;
 80050d2:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 80050d6:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80050da:	429a      	cmp	r2, r3
 80050dc:	dd02      	ble.n	80050e4 <Displ_fillTriangle+0xee>
 80050de:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80050e2:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y0, b-a+1, color);
        Displ_Line(a, y0, b, y0, color);
 80050e4:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80050e8:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 80050ec:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80050f0:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 80050f4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80050f8:	9300      	str	r3, [sp, #0]
 80050fa:	4623      	mov	r3, r4
 80050fc:	f7ff fdcd 	bl	8004c9a <Displ_Line>
        return;
 8005100:	e0d2      	b.n	80052a8 <Displ_fillTriangle+0x2b2>
    }

    int16_t
    dx01 = x1 - x0,
 8005102:	887a      	ldrh	r2, [r7, #2]
 8005104:	88fb      	ldrh	r3, [r7, #6]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	b29b      	uxth	r3, r3
 800510a:	837b      	strh	r3, [r7, #26]
    dy01 = y1 - y0,
 800510c:	883a      	ldrh	r2, [r7, #0]
 800510e:	88bb      	ldrh	r3, [r7, #4]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	b29b      	uxth	r3, r3
 8005114:	833b      	strh	r3, [r7, #24]
    dx02 = x2 - x0,
 8005116:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	b29b      	uxth	r3, r3
 8005120:	82fb      	strh	r3, [r7, #22]
    dy02 = y2 - y0,
 8005122:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8005126:	88bb      	ldrh	r3, [r7, #4]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	b29b      	uxth	r3, r3
 800512c:	82bb      	strh	r3, [r7, #20]
    dx12 = x2 - x1,
 800512e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8005132:	887b      	ldrh	r3, [r7, #2]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	b29b      	uxth	r3, r3
 8005138:	827b      	strh	r3, [r7, #18]
    dy12 = y2 - y1;
 800513a:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800513e:	883b      	ldrh	r3, [r7, #0]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	b29b      	uxth	r3, r3
 8005144:	823b      	strh	r3, [r7, #16]
    int32_t
    sa   = 0,
 8005146:	2300      	movs	r3, #0
 8005148:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb   = 0;
 800514a:	2300      	movs	r3, #0
 800514c:	62bb      	str	r3, [r7, #40]	; 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 800514e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005152:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8005156:	429a      	cmp	r2, r3
 8005158:	d102      	bne.n	8005160 <Displ_fillTriangle+0x16a>
 800515a:	883b      	ldrh	r3, [r7, #0]
 800515c:	863b      	strh	r3, [r7, #48]	; 0x30
 800515e:	e003      	b.n	8005168 <Displ_fillTriangle+0x172>
    else         last = y1-1; // Skip it
 8005160:	883b      	ldrh	r3, [r7, #0]
 8005162:	3b01      	subs	r3, #1
 8005164:	b29b      	uxth	r3, r3
 8005166:	863b      	strh	r3, [r7, #48]	; 0x30

    for(y=y0; y<=last; y++) {
 8005168:	88bb      	ldrh	r3, [r7, #4]
 800516a:	867b      	strh	r3, [r7, #50]	; 0x32
 800516c:	e03d      	b.n	80051ea <Displ_fillTriangle+0x1f4>
        a   = x0 + sa / dy01;
 800516e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8005172:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005174:	fb92 f3f3 	sdiv	r3, r2, r3
 8005178:	b29a      	uxth	r2, r3
 800517a:	88fb      	ldrh	r3, [r7, #6]
 800517c:	4413      	add	r3, r2
 800517e:	b29b      	uxth	r3, r3
 8005180:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 8005182:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005186:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005188:	fb92 f3f3 	sdiv	r3, r2, r3
 800518c:	b29a      	uxth	r2, r3
 800518e:	88fb      	ldrh	r3, [r7, #6]
 8005190:	4413      	add	r3, r2
 8005192:	b29b      	uxth	r3, r3
 8005194:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx01;
 8005196:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800519a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800519c:	4413      	add	r3, r2
 800519e:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 80051a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80051a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051a6:	4413      	add	r3, r2
 80051a8:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 80051aa:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 80051ae:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80051b2:	429a      	cmp	r2, r3
 80051b4:	dd05      	ble.n	80051c2 <Displ_fillTriangle+0x1cc>
 80051b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80051b8:	81bb      	strh	r3, [r7, #12]
 80051ba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80051bc:	86fb      	strh	r3, [r7, #54]	; 0x36
 80051be:	89bb      	ldrh	r3, [r7, #12]
 80051c0:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 80051c2:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 80051c6:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 80051ca:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80051ce:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 80051d2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80051d6:	9300      	str	r3, [sp, #0]
 80051d8:	4623      	mov	r3, r4
 80051da:	f7ff fd5e 	bl	8004c9a <Displ_Line>
    for(y=y0; y<=last; y++) {
 80051de:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	3301      	adds	r3, #1
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	867b      	strh	r3, [r7, #50]	; 0x32
 80051ea:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80051ee:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80051f2:	429a      	cmp	r2, r3
 80051f4:	ddbb      	ble.n	800516e <Displ_fillTriangle+0x178>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 80051f6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80051fa:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80051fe:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005202:	1a8a      	subs	r2, r1, r2
 8005204:	fb02 f303 	mul.w	r3, r2, r3
 8005208:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb = (int32_t)dx02 * (y - y0);
 800520a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800520e:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 8005212:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005216:	1a8a      	subs	r2, r1, r2
 8005218:	fb02 f303 	mul.w	r3, r2, r3
 800521c:	62bb      	str	r3, [r7, #40]	; 0x28
    for(; y<=y2; y++) {
 800521e:	e03d      	b.n	800529c <Displ_fillTriangle+0x2a6>
        a   = x1 + sa / dy12;
 8005220:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005226:	fb92 f3f3 	sdiv	r3, r2, r3
 800522a:	b29a      	uxth	r2, r3
 800522c:	887b      	ldrh	r3, [r7, #2]
 800522e:	4413      	add	r3, r2
 8005230:	b29b      	uxth	r3, r3
 8005232:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 8005234:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005238:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800523a:	fb92 f3f3 	sdiv	r3, r2, r3
 800523e:	b29a      	uxth	r2, r3
 8005240:	88fb      	ldrh	r3, [r7, #6]
 8005242:	4413      	add	r3, r2
 8005244:	b29b      	uxth	r3, r3
 8005246:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx12;
 8005248:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800524c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800524e:	4413      	add	r3, r2
 8005250:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8005252:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005256:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005258:	4413      	add	r3, r2
 800525a:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 800525c:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8005260:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8005264:	429a      	cmp	r2, r3
 8005266:	dd05      	ble.n	8005274 <Displ_fillTriangle+0x27e>
 8005268:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800526a:	81fb      	strh	r3, [r7, #14]
 800526c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800526e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005270:	89fb      	ldrh	r3, [r7, #14]
 8005272:	86bb      	strh	r3, [r7, #52]	; 0x34
//      drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 8005274:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 8005278:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 800527c:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 8005280:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 8005284:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	4623      	mov	r3, r4
 800528c:	f7ff fd05 	bl	8004c9a <Displ_Line>
    for(; y<=y2; y++) {
 8005290:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8005294:	b29b      	uxth	r3, r3
 8005296:	3301      	adds	r3, #1
 8005298:	b29b      	uxth	r3, r3
 800529a:	867b      	strh	r3, [r7, #50]	; 0x32
 800529c:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80052a0:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80052a4:	429a      	cmp	r2, r3
 80052a6:	ddbb      	ble.n	8005220 <Displ_fillTriangle+0x22a>
    }
}
 80052a8:	373c      	adds	r7, #60	; 0x3c
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd90      	pop	{r4, r7, pc}
	...

080052b0 <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 80052b0:	b082      	sub	sp, #8
 80052b2:	b590      	push	{r4, r7, lr}
 80052b4:	b08d      	sub	sp, #52	; 0x34
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	647b      	str	r3, [r7, #68]	; 0x44
 80052ba:	4603      	mov	r3, r0
 80052bc:	80fb      	strh	r3, [r7, #6]
 80052be:	460b      	mov	r3, r1
 80052c0:	80bb      	strh	r3, [r7, #4]
 80052c2:	4613      	mov	r3, r2
 80052c4:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 80052c6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80052ca:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 80052cc:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d102      	bne.n	80052da <Displ_WChar+0x2a>
		wsize<<= 1;
 80052d4:	7efb      	ldrb	r3, [r7, #27]
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 80052da:	2300      	movs	r3, #0
 80052dc:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 80052de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80052e2:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80052e6:	fb02 f303 	mul.w	r3, r2, r3
 80052ea:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 80052ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052ee:	78fb      	ldrb	r3, [r7, #3]
 80052f0:	3b20      	subs	r3, #32
 80052f2:	4619      	mov	r1, r3
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	fb01 f303 	mul.w	r3, r1, r3
 80052fa:	4413      	add	r3, r2
 80052fc:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 80052fe:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005302:	2b02      	cmp	r3, #2
 8005304:	d005      	beq.n	8005312 <Displ_WChar+0x62>
 8005306:	2b03      	cmp	r3, #3
 8005308:	d107      	bne.n	800531a <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 800530a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800530e:	61fb      	str	r3, [r7, #28]
			break;
 8005310:	e005      	b.n	800531e <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 8005312:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005316:	61fb      	str	r3, [r7, #28]
			break;
 8005318:	e001      	b.n	800531e <Displ_WChar+0x6e>
		default:
			mask=0x80;
 800531a:	2380      	movs	r3, #128	; 0x80
 800531c:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 800531e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005322:	121b      	asrs	r3, r3, #8
 8005324:	b2db      	uxtb	r3, r3
 8005326:	f023 0307 	bic.w	r3, r3, #7
 800532a:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 800532c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005330:	10db      	asrs	r3, r3, #3
 8005332:	b2db      	uxtb	r3, r3
 8005334:	f023 0303 	bic.w	r3, r3, #3
 8005338:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 800533a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800533e:	00db      	lsls	r3, r3, #3
 8005340:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 8005342:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8005346:	121b      	asrs	r3, r3, #8
 8005348:	b2db      	uxtb	r3, r3
 800534a:	f023 0307 	bic.w	r3, r3, #7
 800534e:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 8005350:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8005354:	10db      	asrs	r3, r3, #3
 8005356:	b2db      	uxtb	r3, r3
 8005358:	f023 0303 	bic.w	r3, r3, #3
 800535c:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 800535e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 8005366:	2300      	movs	r3, #0
 8005368:	62fb      	str	r3, [r7, #44]	; 0x2c
 800536a:	e0af      	b.n	80054cc <Displ_WChar+0x21c>
		b=0;
 800536c:	2300      	movs	r3, #0
 800536e:	62bb      	str	r3, [r7, #40]	; 0x28
		switch (font.Size) {
 8005370:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005374:	2b02      	cmp	r3, #2
 8005376:	d015      	beq.n	80053a4 <Displ_WChar+0xf4>
 8005378:	2b03      	cmp	r3, #3
 800537a:	d120      	bne.n	80053be <Displ_WChar+0x10e>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005380:	4413      	add	r3, r2
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	041a      	lsls	r2, r3, #16
 8005386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005388:	3301      	adds	r3, #1
 800538a:	6939      	ldr	r1, [r7, #16]
 800538c:	440b      	add	r3, r1
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	021b      	lsls	r3, r3, #8
 8005392:	4313      	orrs	r3, r2
 8005394:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005396:	3202      	adds	r2, #2
 8005398:	6939      	ldr	r1, [r7, #16]
 800539a:	440a      	add	r2, r1
 800539c:	7812      	ldrb	r2, [r2, #0]
 800539e:	4313      	orrs	r3, r2
 80053a0:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 80053a2:	e011      	b.n	80053c8 <Displ_WChar+0x118>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053a8:	4413      	add	r3, r2
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	021b      	lsls	r3, r3, #8
 80053ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053b0:	3201      	adds	r2, #1
 80053b2:	6939      	ldr	r1, [r7, #16]
 80053b4:	440a      	add	r2, r1
 80053b6:	7812      	ldrb	r2, [r2, #0]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 80053bc:	e004      	b.n	80053c8 <Displ_WChar+0x118>
			default:
				b=pos[i];
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c2:	4413      	add	r3, r2
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		for(j = 0; j < font.Width; j++) {
 80053c8:	2300      	movs	r3, #0
 80053ca:	627b      	str	r3, [r7, #36]	; 0x24
 80053cc:	e072      	b.n	80054b4 <Displ_WChar+0x204>
			if((b << j) & mask)  {
 80053ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d2:	409a      	lsls	r2, r3
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	4013      	ands	r3, r2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d034      	beq.n	8005446 <Displ_WChar+0x196>
				dispBuffer[bufSize++] = Rcol;
 80053dc:	4b53      	ldr	r3, [pc, #332]	; (800552c <Displ_WChar+0x27c>)
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	6a3b      	ldr	r3, [r7, #32]
 80053e2:	1c59      	adds	r1, r3, #1
 80053e4:	6239      	str	r1, [r7, #32]
 80053e6:	4413      	add	r3, r2
 80053e8:	7bfa      	ldrb	r2, [r7, #15]
 80053ea:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 80053ec:	4b4f      	ldr	r3, [pc, #316]	; (800552c <Displ_WChar+0x27c>)
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	6a3b      	ldr	r3, [r7, #32]
 80053f2:	1c59      	adds	r1, r3, #1
 80053f4:	6239      	str	r1, [r7, #32]
 80053f6:	4413      	add	r3, r2
 80053f8:	7bba      	ldrb	r2, [r7, #14]
 80053fa:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 80053fc:	4b4b      	ldr	r3, [pc, #300]	; (800552c <Displ_WChar+0x27c>)
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	6a3b      	ldr	r3, [r7, #32]
 8005402:	1c59      	adds	r1, r3, #1
 8005404:	6239      	str	r1, [r7, #32]
 8005406:	4413      	add	r3, r2
 8005408:	7b7a      	ldrb	r2, [r7, #13]
 800540a:	701a      	strb	r2, [r3, #0]

				if (size==2){
 800540c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8005410:	2b02      	cmp	r3, #2
 8005412:	d14c      	bne.n	80054ae <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rcol;
 8005414:	4b45      	ldr	r3, [pc, #276]	; (800552c <Displ_WChar+0x27c>)
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	1c59      	adds	r1, r3, #1
 800541c:	6239      	str	r1, [r7, #32]
 800541e:	4413      	add	r3, r2
 8005420:	7bfa      	ldrb	r2, [r7, #15]
 8005422:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 8005424:	4b41      	ldr	r3, [pc, #260]	; (800552c <Displ_WChar+0x27c>)
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	6a3b      	ldr	r3, [r7, #32]
 800542a:	1c59      	adds	r1, r3, #1
 800542c:	6239      	str	r1, [r7, #32]
 800542e:	4413      	add	r3, r2
 8005430:	7bba      	ldrb	r2, [r7, #14]
 8005432:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 8005434:	4b3d      	ldr	r3, [pc, #244]	; (800552c <Displ_WChar+0x27c>)
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	6a3b      	ldr	r3, [r7, #32]
 800543a:	1c59      	adds	r1, r3, #1
 800543c:	6239      	str	r1, [r7, #32]
 800543e:	4413      	add	r3, r2
 8005440:	7b7a      	ldrb	r2, [r7, #13]
 8005442:	701a      	strb	r2, [r3, #0]
 8005444:	e033      	b.n	80054ae <Displ_WChar+0x1fe>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 8005446:	4b39      	ldr	r3, [pc, #228]	; (800552c <Displ_WChar+0x27c>)
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	1c59      	adds	r1, r3, #1
 800544e:	6239      	str	r1, [r7, #32]
 8005450:	4413      	add	r3, r2
 8005452:	7b3a      	ldrb	r2, [r7, #12]
 8005454:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 8005456:	4b35      	ldr	r3, [pc, #212]	; (800552c <Displ_WChar+0x27c>)
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	1c59      	adds	r1, r3, #1
 800545e:	6239      	str	r1, [r7, #32]
 8005460:	4413      	add	r3, r2
 8005462:	7afa      	ldrb	r2, [r7, #11]
 8005464:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 8005466:	4b31      	ldr	r3, [pc, #196]	; (800552c <Displ_WChar+0x27c>)
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	6a3b      	ldr	r3, [r7, #32]
 800546c:	1c59      	adds	r1, r3, #1
 800546e:	6239      	str	r1, [r7, #32]
 8005470:	4413      	add	r3, r2
 8005472:	7aba      	ldrb	r2, [r7, #10]
 8005474:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 8005476:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800547a:	2b02      	cmp	r3, #2
 800547c:	d117      	bne.n	80054ae <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rbak;
 800547e:	4b2b      	ldr	r3, [pc, #172]	; (800552c <Displ_WChar+0x27c>)
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	6a3b      	ldr	r3, [r7, #32]
 8005484:	1c59      	adds	r1, r3, #1
 8005486:	6239      	str	r1, [r7, #32]
 8005488:	4413      	add	r3, r2
 800548a:	7b3a      	ldrb	r2, [r7, #12]
 800548c:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 800548e:	4b27      	ldr	r3, [pc, #156]	; (800552c <Displ_WChar+0x27c>)
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	6a3b      	ldr	r3, [r7, #32]
 8005494:	1c59      	adds	r1, r3, #1
 8005496:	6239      	str	r1, [r7, #32]
 8005498:	4413      	add	r3, r2
 800549a:	7afa      	ldrb	r2, [r7, #11]
 800549c:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 800549e:	4b23      	ldr	r3, [pc, #140]	; (800552c <Displ_WChar+0x27c>)
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	6a3b      	ldr	r3, [r7, #32]
 80054a4:	1c59      	adds	r1, r3, #1
 80054a6:	6239      	str	r1, [r7, #32]
 80054a8:	4413      	add	r3, r2
 80054aa:	7aba      	ldrb	r2, [r7, #10]
 80054ac:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 80054ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b0:	3301      	adds	r3, #1
 80054b2:	627b      	str	r3, [r7, #36]	; 0x24
 80054b4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80054b8:	461a      	mov	r2, r3
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	4293      	cmp	r3, r2
 80054be:	d386      	bcc.n	80053ce <Displ_WChar+0x11e>
	for(i = 0; i < (bytes); i+=font.Size){
 80054c0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80054c4:	461a      	mov	r2, r3
 80054c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054c8:	4413      	add	r3, r2
 80054ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	f4ff af4b 	bcc.w	800536c <Displ_WChar+0xbc>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 80054d6:	7efb      	ldrb	r3, [r7, #27]
 80054d8:	b29a      	uxth	r2, r3
 80054da:	88fb      	ldrh	r3, [r7, #6]
 80054dc:	4413      	add	r3, r2
 80054de:	b29b      	uxth	r3, r3
 80054e0:	3b01      	subs	r3, #1
 80054e2:	b29c      	uxth	r4, r3
 80054e4:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80054e8:	88bb      	ldrh	r3, [r7, #4]
 80054ea:	4413      	add	r3, r2
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	3b01      	subs	r3, #1
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	88b9      	ldrh	r1, [r7, #4]
 80054f4:	88f8      	ldrh	r0, [r7, #6]
 80054f6:	4622      	mov	r2, r4
 80054f8:	f7fe ff2e 	bl	8004358 <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 80054fc:	4b0b      	ldr	r3, [pc, #44]	; (800552c <Displ_WChar+0x27c>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2200      	movs	r2, #0
 8005502:	6a39      	ldr	r1, [r7, #32]
 8005504:	4618      	mov	r0, r3
 8005506:	f7fe fed0 	bl	80042aa <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 800550a:	4b08      	ldr	r3, [pc, #32]	; (800552c <Displ_WChar+0x27c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a08      	ldr	r2, [pc, #32]	; (8005530 <Displ_WChar+0x280>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d101      	bne.n	8005518 <Displ_WChar+0x268>
 8005514:	4b07      	ldr	r3, [pc, #28]	; (8005534 <Displ_WChar+0x284>)
 8005516:	e000      	b.n	800551a <Displ_WChar+0x26a>
 8005518:	4b05      	ldr	r3, [pc, #20]	; (8005530 <Displ_WChar+0x280>)
 800551a:	4a04      	ldr	r2, [pc, #16]	; (800552c <Displ_WChar+0x27c>)
 800551c:	6013      	str	r3, [r2, #0]

}
 800551e:	bf00      	nop
 8005520:	3734      	adds	r7, #52	; 0x34
 8005522:	46bd      	mov	sp, r7
 8005524:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005528:	b002      	add	sp, #8
 800552a:	4770      	bx	lr
 800552c:	2000002c 	.word	0x2000002c
 8005530:	2000752c 	.word	0x2000752c
 8005534:	2000792c 	.word	0x2000792c

08005538 <Displ_drawRoundRect>:




void Displ_drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8005538:	b590      	push	{r4, r7, lr}
 800553a:	b087      	sub	sp, #28
 800553c:	af02      	add	r7, sp, #8
 800553e:	4604      	mov	r4, r0
 8005540:	4608      	mov	r0, r1
 8005542:	4611      	mov	r1, r2
 8005544:	461a      	mov	r2, r3
 8005546:	4623      	mov	r3, r4
 8005548:	80fb      	strh	r3, [r7, #6]
 800554a:	4603      	mov	r3, r0
 800554c:	80bb      	strh	r3, [r7, #4]
 800554e:	460b      	mov	r3, r1
 8005550:	807b      	strh	r3, [r7, #2]
 8005552:	4613      	mov	r3, r2
 8005554:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8005556:	f9b7 2000 	ldrsh.w	r2, [r7]
 800555a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800555e:	4293      	cmp	r3, r2
 8005560:	bfa8      	it	ge
 8005562:	4613      	movge	r3, r2
 8005564:	b21b      	sxth	r3, r3
 8005566:	0fda      	lsrs	r2, r3, #31
 8005568:	4413      	add	r3, r2
 800556a:	105b      	asrs	r3, r3, #1
 800556c:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 800556e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005572:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005576:	429a      	cmp	r2, r3
 8005578:	dd01      	ble.n	800557e <Displ_drawRoundRect+0x46>
 800557a:	89fb      	ldrh	r3, [r7, #14]
 800557c:	843b      	strh	r3, [r7, #32]
    Displ_Line(x+r, y, x+w-r-1, y, color);
 800557e:	88fa      	ldrh	r2, [r7, #6]
 8005580:	8c3b      	ldrh	r3, [r7, #32]
 8005582:	4413      	add	r3, r2
 8005584:	b29b      	uxth	r3, r3
 8005586:	b218      	sxth	r0, r3
 8005588:	88fa      	ldrh	r2, [r7, #6]
 800558a:	887b      	ldrh	r3, [r7, #2]
 800558c:	4413      	add	r3, r2
 800558e:	b29a      	uxth	r2, r3
 8005590:	8c3b      	ldrh	r3, [r7, #32]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	b29b      	uxth	r3, r3
 8005596:	3b01      	subs	r3, #1
 8005598:	b29b      	uxth	r3, r3
 800559a:	b21a      	sxth	r2, r3
 800559c:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80055a0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80055a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	4623      	mov	r3, r4
 80055aa:	f7ff fb76 	bl	8004c9a <Displ_Line>
    Displ_Line(x+r, y+h-1, x-1+w-r, y+h-1, color);
 80055ae:	88fa      	ldrh	r2, [r7, #6]
 80055b0:	8c3b      	ldrh	r3, [r7, #32]
 80055b2:	4413      	add	r3, r2
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	b218      	sxth	r0, r3
 80055b8:	88ba      	ldrh	r2, [r7, #4]
 80055ba:	883b      	ldrh	r3, [r7, #0]
 80055bc:	4413      	add	r3, r2
 80055be:	b29b      	uxth	r3, r3
 80055c0:	3b01      	subs	r3, #1
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	b219      	sxth	r1, r3
 80055c6:	88fa      	ldrh	r2, [r7, #6]
 80055c8:	887b      	ldrh	r3, [r7, #2]
 80055ca:	4413      	add	r3, r2
 80055cc:	b29a      	uxth	r2, r3
 80055ce:	8c3b      	ldrh	r3, [r7, #32]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	b21c      	sxth	r4, r3
 80055da:	88ba      	ldrh	r2, [r7, #4]
 80055dc:	883b      	ldrh	r3, [r7, #0]
 80055de:	4413      	add	r3, r2
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	3b01      	subs	r3, #1
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	b21a      	sxth	r2, r3
 80055e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	4613      	mov	r3, r2
 80055ee:	4622      	mov	r2, r4
 80055f0:	f7ff fb53 	bl	8004c9a <Displ_Line>
    Displ_Line(x, y+r, x, y-1+h-r, color); // Left
 80055f4:	88ba      	ldrh	r2, [r7, #4]
 80055f6:	8c3b      	ldrh	r3, [r7, #32]
 80055f8:	4413      	add	r3, r2
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	b219      	sxth	r1, r3
 80055fe:	88ba      	ldrh	r2, [r7, #4]
 8005600:	883b      	ldrh	r3, [r7, #0]
 8005602:	4413      	add	r3, r2
 8005604:	b29a      	uxth	r2, r3
 8005606:	8c3b      	ldrh	r3, [r7, #32]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b01      	subs	r3, #1
 800560e:	b29b      	uxth	r3, r3
 8005610:	b21c      	sxth	r4, r3
 8005612:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005616:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800561a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	4623      	mov	r3, r4
 8005620:	f7ff fb3b 	bl	8004c9a <Displ_Line>
    Displ_Line(x+w-1, y+r, x+w-1, y-1+h-r, color); // Right
 8005624:	88fa      	ldrh	r2, [r7, #6]
 8005626:	887b      	ldrh	r3, [r7, #2]
 8005628:	4413      	add	r3, r2
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29b      	uxth	r3, r3
 8005630:	b218      	sxth	r0, r3
 8005632:	88ba      	ldrh	r2, [r7, #4]
 8005634:	8c3b      	ldrh	r3, [r7, #32]
 8005636:	4413      	add	r3, r2
 8005638:	b29b      	uxth	r3, r3
 800563a:	b219      	sxth	r1, r3
 800563c:	88fa      	ldrh	r2, [r7, #6]
 800563e:	887b      	ldrh	r3, [r7, #2]
 8005640:	4413      	add	r3, r2
 8005642:	b29b      	uxth	r3, r3
 8005644:	3b01      	subs	r3, #1
 8005646:	b29b      	uxth	r3, r3
 8005648:	b21c      	sxth	r4, r3
 800564a:	88ba      	ldrh	r2, [r7, #4]
 800564c:	883b      	ldrh	r3, [r7, #0]
 800564e:	4413      	add	r3, r2
 8005650:	b29a      	uxth	r2, r3
 8005652:	8c3b      	ldrh	r3, [r7, #32]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	b29b      	uxth	r3, r3
 8005658:	3b01      	subs	r3, #1
 800565a:	b29b      	uxth	r3, r3
 800565c:	b21a      	sxth	r2, r3
 800565e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	4613      	mov	r3, r2
 8005664:	4622      	mov	r2, r4
 8005666:	f7ff fb18 	bl	8004c9a <Displ_Line>
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 800566a:	88fa      	ldrh	r2, [r7, #6]
 800566c:	8c3b      	ldrh	r3, [r7, #32]
 800566e:	4413      	add	r3, r2
 8005670:	b29b      	uxth	r3, r3
 8005672:	b218      	sxth	r0, r3
 8005674:	88ba      	ldrh	r2, [r7, #4]
 8005676:	8c3b      	ldrh	r3, [r7, #32]
 8005678:	4413      	add	r3, r2
 800567a:	b29b      	uxth	r3, r3
 800567c:	b219      	sxth	r1, r3
 800567e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005682:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	2301      	movs	r3, #1
 8005688:	f7ff f93a 	bl	8004900 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 800568c:	88fa      	ldrh	r2, [r7, #6]
 800568e:	887b      	ldrh	r3, [r7, #2]
 8005690:	4413      	add	r3, r2
 8005692:	b29a      	uxth	r2, r3
 8005694:	8c3b      	ldrh	r3, [r7, #32]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	b29b      	uxth	r3, r3
 800569a:	3b01      	subs	r3, #1
 800569c:	b29b      	uxth	r3, r3
 800569e:	b218      	sxth	r0, r3
 80056a0:	88ba      	ldrh	r2, [r7, #4]
 80056a2:	8c3b      	ldrh	r3, [r7, #32]
 80056a4:	4413      	add	r3, r2
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	b219      	sxth	r1, r3
 80056aa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80056ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056b0:	9300      	str	r3, [sp, #0]
 80056b2:	2302      	movs	r3, #2
 80056b4:	f7ff f924 	bl	8004900 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 80056b8:	88fa      	ldrh	r2, [r7, #6]
 80056ba:	887b      	ldrh	r3, [r7, #2]
 80056bc:	4413      	add	r3, r2
 80056be:	b29a      	uxth	r2, r3
 80056c0:	8c3b      	ldrh	r3, [r7, #32]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	3b01      	subs	r3, #1
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	b218      	sxth	r0, r3
 80056cc:	88ba      	ldrh	r2, [r7, #4]
 80056ce:	883b      	ldrh	r3, [r7, #0]
 80056d0:	4413      	add	r3, r2
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	8c3b      	ldrh	r3, [r7, #32]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	b29b      	uxth	r3, r3
 80056da:	3b01      	subs	r3, #1
 80056dc:	b29b      	uxth	r3, r3
 80056de:	b219      	sxth	r1, r3
 80056e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80056e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	2304      	movs	r3, #4
 80056ea:	f7ff f909 	bl	8004900 <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 80056ee:	88fa      	ldrh	r2, [r7, #6]
 80056f0:	8c3b      	ldrh	r3, [r7, #32]
 80056f2:	4413      	add	r3, r2
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	b218      	sxth	r0, r3
 80056f8:	88ba      	ldrh	r2, [r7, #4]
 80056fa:	883b      	ldrh	r3, [r7, #0]
 80056fc:	4413      	add	r3, r2
 80056fe:	b29a      	uxth	r2, r3
 8005700:	8c3b      	ldrh	r3, [r7, #32]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	b29b      	uxth	r3, r3
 8005706:	3b01      	subs	r3, #1
 8005708:	b29b      	uxth	r3, r3
 800570a:	b219      	sxth	r1, r3
 800570c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005710:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	2308      	movs	r3, #8
 8005716:	f7ff f8f3 	bl	8004900 <drawCircleHelper>
}
 800571a:	bf00      	nop
 800571c:	3714      	adds	r7, #20
 800571e:	46bd      	mov	sp, r7
 8005720:	bd90      	pop	{r4, r7, pc}

08005722 <Displ_fillRoundRect>:




void Displ_fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8005722:	b590      	push	{r4, r7, lr}
 8005724:	b087      	sub	sp, #28
 8005726:	af02      	add	r7, sp, #8
 8005728:	4604      	mov	r4, r0
 800572a:	4608      	mov	r0, r1
 800572c:	4611      	mov	r1, r2
 800572e:	461a      	mov	r2, r3
 8005730:	4623      	mov	r3, r4
 8005732:	80fb      	strh	r3, [r7, #6]
 8005734:	4603      	mov	r3, r0
 8005736:	80bb      	strh	r3, [r7, #4]
 8005738:	460b      	mov	r3, r1
 800573a:	807b      	strh	r3, [r7, #2]
 800573c:	4613      	mov	r3, r2
 800573e:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8005740:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005744:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005748:	4293      	cmp	r3, r2
 800574a:	bfa8      	it	ge
 800574c:	4613      	movge	r3, r2
 800574e:	b21b      	sxth	r3, r3
 8005750:	0fda      	lsrs	r2, r3, #31
 8005752:	4413      	add	r3, r2
 8005754:	105b      	asrs	r3, r3, #1
 8005756:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8005758:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800575c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005760:	429a      	cmp	r2, r3
 8005762:	dd01      	ble.n	8005768 <Displ_fillRoundRect+0x46>
 8005764:	89fb      	ldrh	r3, [r7, #14]
 8005766:	843b      	strh	r3, [r7, #32]
    Displ_FillArea(x+r, y, w-2*r, h, color);
 8005768:	88fa      	ldrh	r2, [r7, #6]
 800576a:	8c3b      	ldrh	r3, [r7, #32]
 800576c:	4413      	add	r3, r2
 800576e:	b298      	uxth	r0, r3
 8005770:	88b9      	ldrh	r1, [r7, #4]
 8005772:	887a      	ldrh	r2, [r7, #2]
 8005774:	8c3b      	ldrh	r3, [r7, #32]
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	b29b      	uxth	r3, r3
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	b29a      	uxth	r2, r3
 800577e:	883c      	ldrh	r4, [r7, #0]
 8005780:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	4623      	mov	r3, r4
 8005786:	f7fe fed7 	bl	8004538 <Displ_FillArea>
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 800578a:	88fa      	ldrh	r2, [r7, #6]
 800578c:	887b      	ldrh	r3, [r7, #2]
 800578e:	4413      	add	r3, r2
 8005790:	b29a      	uxth	r2, r3
 8005792:	8c3b      	ldrh	r3, [r7, #32]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29b      	uxth	r3, r3
 800579c:	b218      	sxth	r0, r3
 800579e:	88ba      	ldrh	r2, [r7, #4]
 80057a0:	8c3b      	ldrh	r3, [r7, #32]
 80057a2:	4413      	add	r3, r2
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	b219      	sxth	r1, r3
 80057a8:	883a      	ldrh	r2, [r7, #0]
 80057aa:	8c3b      	ldrh	r3, [r7, #32]
 80057ac:	005b      	lsls	r3, r3, #1
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	3b01      	subs	r3, #1
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	b21b      	sxth	r3, r3
 80057ba:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 80057be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80057c0:	9201      	str	r2, [sp, #4]
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	2301      	movs	r3, #1
 80057c6:	4622      	mov	r2, r4
 80057c8:	f7ff f95e 	bl	8004a88 <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 80057cc:	88fa      	ldrh	r2, [r7, #6]
 80057ce:	8c3b      	ldrh	r3, [r7, #32]
 80057d0:	4413      	add	r3, r2
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	b218      	sxth	r0, r3
 80057d6:	88ba      	ldrh	r2, [r7, #4]
 80057d8:	8c3b      	ldrh	r3, [r7, #32]
 80057da:	4413      	add	r3, r2
 80057dc:	b29b      	uxth	r3, r3
 80057de:	b219      	sxth	r1, r3
 80057e0:	883a      	ldrh	r2, [r7, #0]
 80057e2:	8c3b      	ldrh	r3, [r7, #32]
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	b21b      	sxth	r3, r3
 80057f2:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 80057f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80057f8:	9201      	str	r2, [sp, #4]
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	2302      	movs	r3, #2
 80057fe:	4622      	mov	r2, r4
 8005800:	f7ff f942 	bl	8004a88 <fillCircleHelper>
}
 8005804:	bf00      	nop
 8005806:	3714      	adds	r7, #20
 8005808:	46bd      	mov	sp, r7
 800580a:	bd90      	pop	{r4, r7, pc}

0800580c <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 800580c:	b082      	sub	sp, #8
 800580e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005810:	b08b      	sub	sp, #44	; 0x2c
 8005812:	af06      	add	r7, sp, #24
 8005814:	603a      	str	r2, [r7, #0]
 8005816:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005818:	4603      	mov	r3, r0
 800581a:	80fb      	strh	r3, [r7, #6]
 800581c:	460b      	mov	r3, r1
 800581e:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 8005820:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005822:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 8005824:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005828:	2b01      	cmp	r3, #1
 800582a:	d922      	bls.n	8005872 <Displ_WString+0x66>
		delta<<=1;
 800582c:	89fb      	ldrh	r3, [r7, #14]
 800582e:	005b      	lsls	r3, r3, #1
 8005830:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 8005832:	e01e      	b.n	8005872 <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	781a      	ldrb	r2, [r3, #0]
 8005838:	88bd      	ldrh	r5, [r7, #4]
 800583a:	88fc      	ldrh	r4, [r7, #6]
 800583c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005840:	9304      	str	r3, [sp, #16]
 8005842:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005844:	9303      	str	r3, [sp, #12]
 8005846:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800584a:	9302      	str	r3, [sp, #8]
 800584c:	466e      	mov	r6, sp
 800584e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005852:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005856:	e886 0003 	stmia.w	r6, {r0, r1}
 800585a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800585c:	4629      	mov	r1, r5
 800585e:	4620      	mov	r0, r4
 8005860:	f7ff fd26 	bl	80052b0 <Displ_WChar>
        x += delta;
 8005864:	88fa      	ldrh	r2, [r7, #6]
 8005866:	89fb      	ldrh	r3, [r7, #14]
 8005868:	4413      	add	r3, r2
 800586a:	80fb      	strh	r3, [r7, #6]
        str++;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	3301      	adds	r3, #1
 8005870:	603b      	str	r3, [r7, #0]
    while(*str) {
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1dc      	bne.n	8005834 <Displ_WString+0x28>
    }
}
 800587a:	bf00      	nop
 800587c:	bf00      	nop
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8005886:	b002      	add	sp, #8
 8005888:	4770      	bx	lr
	...

0800588c <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	4603      	mov	r3, r0
 8005894:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8005896:	79fb      	ldrb	r3, [r7, #7]
 8005898:	2b51      	cmp	r3, #81	; 0x51
 800589a:	d00a      	beq.n	80058b2 <Displ_BackLight+0x26>
 800589c:	2b51      	cmp	r3, #81	; 0x51
 800589e:	dc16      	bgt.n	80058ce <Displ_BackLight+0x42>
 80058a0:	2b46      	cmp	r3, #70	; 0x46
 80058a2:	d008      	beq.n	80058b6 <Displ_BackLight+0x2a>
 80058a4:	2b46      	cmp	r3, #70	; 0x46
 80058a6:	dc12      	bgt.n	80058ce <Displ_BackLight+0x42>
 80058a8:	2b30      	cmp	r3, #48	; 0x30
 80058aa:	d00a      	beq.n	80058c2 <Displ_BackLight+0x36>
 80058ac:	2b31      	cmp	r3, #49	; 0x31
 80058ae:	d002      	beq.n	80058b6 <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 80058b0:	e00d      	b.n	80058ce <Displ_BackLight+0x42>
		__NOP();
 80058b2:	bf00      	nop
		break;
 80058b4:	e00c      	b.n	80058d0 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 80058b6:	2201      	movs	r2, #1
 80058b8:	2140      	movs	r1, #64	; 0x40
 80058ba:	480a      	ldr	r0, [pc, #40]	; (80058e4 <Displ_BackLight+0x58>)
 80058bc:	f002 f860 	bl	8007980 <HAL_GPIO_WritePin>
		break;
 80058c0:	e006      	b.n	80058d0 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 80058c2:	2200      	movs	r2, #0
 80058c4:	2140      	movs	r1, #64	; 0x40
 80058c6:	4807      	ldr	r0, [pc, #28]	; (80058e4 <Displ_BackLight+0x58>)
 80058c8:	f002 f85a 	bl	8007980 <HAL_GPIO_WritePin>
		break;
 80058cc:	e000      	b.n	80058d0 <Displ_BackLight+0x44>
		break;
 80058ce:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 80058d0:	2140      	movs	r1, #64	; 0x40
 80058d2:	4804      	ldr	r0, [pc, #16]	; (80058e4 <Displ_BackLight+0x58>)
 80058d4:	f002 f83c 	bl	8007950 <HAL_GPIO_ReadPin>
 80058d8:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	40020000 	.word	0x40020000

080058e8 <testLines>:




void testLines(uint16_t color)
{
 80058e8:	b590      	push	{r4, r7, lr}
 80058ea:	b08b      	sub	sp, #44	; 0x2c
 80058ec:	af02      	add	r7, sp, #8
 80058ee:	4603      	mov	r3, r0
 80058f0:	80fb      	strh	r3, [r7, #6]
    int           x1, y1, x2, y2,
                  w = _width,
 80058f2:	4b7c      	ldr	r3, [pc, #496]	; (8005ae4 <testLines+0x1fc>)
 80058f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058f8:	617b      	str	r3, [r7, #20]
                  h = _height;
 80058fa:	4b7b      	ldr	r3, [pc, #492]	; (8005ae8 <testLines+0x200>)
 80058fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005900:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 8005902:	2000      	movs	r0, #0
 8005904:	f7fe ffe0 	bl	80048c8 <Displ_CLS>

    x1 = y1 = 0;
 8005908:	2300      	movs	r3, #0
 800590a:	60fb      	str	r3, [r7, #12]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	60bb      	str	r3, [r7, #8]
    y2    = h - 1;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	3b01      	subs	r3, #1
 8005914:	61bb      	str	r3, [r7, #24]
//    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005916:	2300      	movs	r3, #0
 8005918:	61fb      	str	r3, [r7, #28]
 800591a:	e00f      	b.n	800593c <testLines+0x54>
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	b218      	sxth	r0, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	b219      	sxth	r1, r3
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	b21a      	sxth	r2, r3
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	b21c      	sxth	r4, r3
 800592c:	88fb      	ldrh	r3, [r7, #6]
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	4623      	mov	r3, r4
 8005932:	f7ff f9b2 	bl	8004c9a <Displ_Line>
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	3306      	adds	r3, #6
 800593a:	61fb      	str	r3, [r7, #28]
 800593c:	69fa      	ldr	r2, [r7, #28]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	429a      	cmp	r2, r3
 8005942:	dbeb      	blt.n	800591c <testLines+0x34>
    x2    = w - 1;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	3b01      	subs	r3, #1
 8005948:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 800594a:	2300      	movs	r3, #0
 800594c:	61bb      	str	r3, [r7, #24]
 800594e:	e00f      	b.n	8005970 <testLines+0x88>
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	b218      	sxth	r0, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	b219      	sxth	r1, r3
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	b21a      	sxth	r2, r3
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	b21c      	sxth	r4, r3
 8005960:	88fb      	ldrh	r3, [r7, #6]
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	4623      	mov	r3, r4
 8005966:	f7ff f998 	bl	8004c9a <Displ_Line>
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	3306      	adds	r3, #6
 800596e:	61bb      	str	r3, [r7, #24]
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	429a      	cmp	r2, r3
 8005976:	dbeb      	blt.n	8005950 <testLines+0x68>

    Displ_CLS(BLACK);
 8005978:	2000      	movs	r0, #0
 800597a:	f7fe ffa5 	bl	80048c8 <Displ_CLS>

    x1    = w - 1;
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	3b01      	subs	r3, #1
 8005982:	60bb      	str	r3, [r7, #8]
    y1    = 0;
 8005984:	2300      	movs	r3, #0
 8005986:	60fb      	str	r3, [r7, #12]
    y2    = h - 1;
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	3b01      	subs	r3, #1
 800598c:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 800598e:	2300      	movs	r3, #0
 8005990:	61fb      	str	r3, [r7, #28]
 8005992:	e00f      	b.n	80059b4 <testLines+0xcc>
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	b218      	sxth	r0, r3
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	b219      	sxth	r1, r3
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	b21a      	sxth	r2, r3
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	b21c      	sxth	r4, r3
 80059a4:	88fb      	ldrh	r3, [r7, #6]
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	4623      	mov	r3, r4
 80059aa:	f7ff f976 	bl	8004c9a <Displ_Line>
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	3306      	adds	r3, #6
 80059b2:	61fb      	str	r3, [r7, #28]
 80059b4:	69fa      	ldr	r2, [r7, #28]
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	dbeb      	blt.n	8005994 <testLines+0xac>
    x2    = 0;
 80059bc:	2300      	movs	r3, #0
 80059be:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 80059c0:	2300      	movs	r3, #0
 80059c2:	61bb      	str	r3, [r7, #24]
 80059c4:	e00f      	b.n	80059e6 <testLines+0xfe>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	b218      	sxth	r0, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	b219      	sxth	r1, r3
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	b21a      	sxth	r2, r3
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	b21c      	sxth	r4, r3
 80059d6:	88fb      	ldrh	r3, [r7, #6]
 80059d8:	9300      	str	r3, [sp, #0]
 80059da:	4623      	mov	r3, r4
 80059dc:	f7ff f95d 	bl	8004c9a <Displ_Line>
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	3306      	adds	r3, #6
 80059e4:	61bb      	str	r3, [r7, #24]
 80059e6:	69ba      	ldr	r2, [r7, #24]
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	dbeb      	blt.n	80059c6 <testLines+0xde>

    Displ_CLS(BLACK);
 80059ee:	2000      	movs	r0, #0
 80059f0:	f7fe ff6a 	bl	80048c8 <Displ_CLS>

    x1    = 0;
 80059f4:	2300      	movs	r3, #0
 80059f6:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	3b01      	subs	r3, #1
 80059fc:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 80059fe:	2300      	movs	r3, #0
 8005a00:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005a02:	2300      	movs	r3, #0
 8005a04:	61fb      	str	r3, [r7, #28]
 8005a06:	e00f      	b.n	8005a28 <testLines+0x140>
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	b218      	sxth	r0, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	b219      	sxth	r1, r3
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	b21a      	sxth	r2, r3
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	b21c      	sxth	r4, r3
 8005a18:	88fb      	ldrh	r3, [r7, #6]
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	4623      	mov	r3, r4
 8005a1e:	f7ff f93c 	bl	8004c9a <Displ_Line>
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	3306      	adds	r3, #6
 8005a26:	61fb      	str	r3, [r7, #28]
 8005a28:	69fa      	ldr	r2, [r7, #28]
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	dbeb      	blt.n	8005a08 <testLines+0x120>
    x2    = w - 1;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	3b01      	subs	r3, #1
 8005a34:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005a36:	2300      	movs	r3, #0
 8005a38:	61bb      	str	r3, [r7, #24]
 8005a3a:	e00f      	b.n	8005a5c <testLines+0x174>
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	b218      	sxth	r0, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	b219      	sxth	r1, r3
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	b21a      	sxth	r2, r3
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	b21c      	sxth	r4, r3
 8005a4c:	88fb      	ldrh	r3, [r7, #6]
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	4623      	mov	r3, r4
 8005a52:	f7ff f922 	bl	8004c9a <Displ_Line>
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	3306      	adds	r3, #6
 8005a5a:	61bb      	str	r3, [r7, #24]
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	dbeb      	blt.n	8005a3c <testLines+0x154>

    Displ_CLS(BLACK);
 8005a64:	2000      	movs	r0, #0
 8005a66:	f7fe ff2f 	bl	80048c8 <Displ_CLS>

    x1    = w - 1;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	3b01      	subs	r3, #1
 8005a74:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	61fb      	str	r3, [r7, #28]
 8005a7e:	e00f      	b.n	8005aa0 <testLines+0x1b8>
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	b218      	sxth	r0, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	b219      	sxth	r1, r3
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	b21a      	sxth	r2, r3
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	b21c      	sxth	r4, r3
 8005a90:	88fb      	ldrh	r3, [r7, #6]
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	4623      	mov	r3, r4
 8005a96:	f7ff f900 	bl	8004c9a <Displ_Line>
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	3306      	adds	r3, #6
 8005a9e:	61fb      	str	r3, [r7, #28]
 8005aa0:	69fa      	ldr	r2, [r7, #28]
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	dbeb      	blt.n	8005a80 <testLines+0x198>
    x2    = 0;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8005aac:	2300      	movs	r3, #0
 8005aae:	61bb      	str	r3, [r7, #24]
 8005ab0:	e00f      	b.n	8005ad2 <testLines+0x1ea>
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	b218      	sxth	r0, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	b219      	sxth	r1, r3
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	b21a      	sxth	r2, r3
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	b21c      	sxth	r4, r3
 8005ac2:	88fb      	ldrh	r3, [r7, #6]
 8005ac4:	9300      	str	r3, [sp, #0]
 8005ac6:	4623      	mov	r3, r4
 8005ac8:	f7ff f8e7 	bl	8004c9a <Displ_Line>
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	3306      	adds	r3, #6
 8005ad0:	61bb      	str	r3, [r7, #24]
 8005ad2:	69ba      	ldr	r2, [r7, #24]
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	dbeb      	blt.n	8005ab2 <testLines+0x1ca>

}
 8005ada:	bf00      	nop
 8005adc:	bf00      	nop
 8005ade:	3724      	adds	r7, #36	; 0x24
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd90      	pop	{r4, r7, pc}
 8005ae4:	20007526 	.word	0x20007526
 8005ae8:	20007528 	.word	0x20007528

08005aec <testFastLines>:




void testFastLines(uint16_t color1, uint16_t color2)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b088      	sub	sp, #32
 8005af0:	af02      	add	r7, sp, #8
 8005af2:	4603      	mov	r3, r0
 8005af4:	460a      	mov	r2, r1
 8005af6:	80fb      	strh	r3, [r7, #6]
 8005af8:	4613      	mov	r3, r2
 8005afa:	80bb      	strh	r3, [r7, #4]
    int           x, y, w = _width, h = _height;
 8005afc:	4b20      	ldr	r3, [pc, #128]	; (8005b80 <testFastLines+0x94>)
 8005afe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b02:	60fb      	str	r3, [r7, #12]
 8005b04:	4b1f      	ldr	r3, [pc, #124]	; (8005b84 <testFastLines+0x98>)
 8005b06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b0a:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	f7fe fedb 	bl	80048c8 <Displ_CLS>
    for (y = 0; y < h; y += 5) Displ_Line(0, y, w-1, y, color1);
 8005b12:	2300      	movs	r3, #0
 8005b14:	613b      	str	r3, [r7, #16]
 8005b16:	e011      	b.n	8005b3c <testFastLines+0x50>
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	b219      	sxth	r1, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	b21a      	sxth	r2, r3
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	b218      	sxth	r0, r3
 8005b2a:	88fb      	ldrh	r3, [r7, #6]
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2000      	movs	r0, #0
 8005b32:	f7ff f8b2 	bl	8004c9a <Displ_Line>
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	3305      	adds	r3, #5
 8005b3a:	613b      	str	r3, [r7, #16]
 8005b3c:	693a      	ldr	r2, [r7, #16]
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	dbe9      	blt.n	8005b18 <testFastLines+0x2c>
    for (x = 0; x < w; x += 5) Displ_Line(x, 0, x, h-1, color2);
 8005b44:	2300      	movs	r3, #0
 8005b46:	617b      	str	r3, [r7, #20]
 8005b48:	e011      	b.n	8005b6e <testFastLines+0x82>
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	b218      	sxth	r0, r3
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	b21a      	sxth	r2, r3
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	b219      	sxth	r1, r3
 8005b5c:	88bb      	ldrh	r3, [r7, #4]
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	460b      	mov	r3, r1
 8005b62:	2100      	movs	r1, #0
 8005b64:	f7ff f899 	bl	8004c9a <Displ_Line>
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	3305      	adds	r3, #5
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	dbe9      	blt.n	8005b4a <testFastLines+0x5e>
}
 8005b76:	bf00      	nop
 8005b78:	bf00      	nop
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	20007526 	.word	0x20007526
 8005b84:	20007528 	.word	0x20007528

08005b88 <testRects>:




void testRects(uint16_t color)
{
 8005b88:	b590      	push	{r4, r7, lr}
 8005b8a:	b08b      	sub	sp, #44	; 0x2c
 8005b8c:	af02      	add	r7, sp, #8
 8005b8e:	4603      	mov	r3, r0
 8005b90:	80fb      	strh	r3, [r7, #6]
	int           n, i, i2,
	cx = _width  / 2,
 8005b92:	4b25      	ldr	r3, [pc, #148]	; (8005c28 <testRects+0xa0>)
 8005b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b98:	0fda      	lsrs	r2, r3, #31
 8005b9a:	4413      	add	r3, r2
 8005b9c:	105b      	asrs	r3, r3, #1
 8005b9e:	b21b      	sxth	r3, r3
 8005ba0:	61bb      	str	r3, [r7, #24]
	cy = _height / 2;
 8005ba2:	4b22      	ldr	r3, [pc, #136]	; (8005c2c <testRects+0xa4>)
 8005ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ba8:	0fda      	lsrs	r2, r3, #31
 8005baa:	4413      	add	r3, r2
 8005bac:	105b      	asrs	r3, r3, #1
 8005bae:	b21b      	sxth	r3, r3
 8005bb0:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 8005bb2:	2000      	movs	r0, #0
 8005bb4:	f7fe fe88 	bl	80048c8 <Displ_CLS>
	n     = min(_width, _height);
 8005bb8:	4b1c      	ldr	r3, [pc, #112]	; (8005c2c <testRects+0xa4>)
 8005bba:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005bbe:	4b1a      	ldr	r3, [pc, #104]	; (8005c28 <testRects+0xa0>)
 8005bc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	bfa8      	it	ge
 8005bc8:	4613      	movge	r3, r2
 8005bca:	b21b      	sxth	r3, r3
 8005bcc:	613b      	str	r3, [r7, #16]
	for (i = 2; i < n; i += 6) {
 8005bce:	2302      	movs	r3, #2
 8005bd0:	61fb      	str	r3, [r7, #28]
 8005bd2:	e020      	b.n	8005c16 <testRects+0x8e>
		i2 = i / 2;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	0fda      	lsrs	r2, r3, #31
 8005bd8:	4413      	add	r3, r2
 8005bda:	105b      	asrs	r3, r3, #1
 8005bdc:	60fb      	str	r3, [r7, #12]
		Displ_Border(cx - i2, cy - i2, i, i, 1, color);
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	b218      	sxth	r0, r3
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	b219      	sxth	r1, r3
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	b21a      	sxth	r2, r3
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	b21c      	sxth	r4, r3
 8005c02:	88fb      	ldrh	r3, [r7, #6]
 8005c04:	9301      	str	r3, [sp, #4]
 8005c06:	2301      	movs	r3, #1
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	4623      	mov	r3, r4
 8005c0c:	f7ff f976 	bl	8004efc <Displ_Border>
	for (i = 2; i < n; i += 6) {
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	3306      	adds	r3, #6
 8005c14:	61fb      	str	r3, [r7, #28]
 8005c16:	69fa      	ldr	r2, [r7, #28]
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	dbda      	blt.n	8005bd4 <testRects+0x4c>
	}
}
 8005c1e:	bf00      	nop
 8005c20:	bf00      	nop
 8005c22:	3724      	adds	r7, #36	; 0x24
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd90      	pop	{r4, r7, pc}
 8005c28:	20007526 	.word	0x20007526
 8005c2c:	20007528 	.word	0x20007528

08005c30 <testFilledRects>:




void testFilledRects(uint16_t color1, uint16_t color2)
{
 8005c30:	b590      	push	{r4, r7, lr}
 8005c32:	b08b      	sub	sp, #44	; 0x2c
 8005c34:	af02      	add	r7, sp, #8
 8005c36:	4603      	mov	r3, r0
 8005c38:	460a      	mov	r2, r1
 8005c3a:	80fb      	strh	r3, [r7, #6]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	80bb      	strh	r3, [r7, #4]
	int           n, i, i2,
	cx = _width  / 2 - 1,
 8005c40:	4b30      	ldr	r3, [pc, #192]	; (8005d04 <testFilledRects+0xd4>)
 8005c42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c46:	0fda      	lsrs	r2, r3, #31
 8005c48:	4413      	add	r3, r2
 8005c4a:	105b      	asrs	r3, r3, #1
 8005c4c:	b21b      	sxth	r3, r3
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	61bb      	str	r3, [r7, #24]
	cy = _height / 2 - 1;
 8005c52:	4b2d      	ldr	r3, [pc, #180]	; (8005d08 <testFilledRects+0xd8>)
 8005c54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c58:	0fda      	lsrs	r2, r3, #31
 8005c5a:	4413      	add	r3, r2
 8005c5c:	105b      	asrs	r3, r3, #1
 8005c5e:	b21b      	sxth	r3, r3
 8005c60:	3b01      	subs	r3, #1
 8005c62:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 8005c64:	2000      	movs	r0, #0
 8005c66:	f7fe fe2f 	bl	80048c8 <Displ_CLS>
	n = min(_width, _height);
 8005c6a:	4b27      	ldr	r3, [pc, #156]	; (8005d08 <testFilledRects+0xd8>)
 8005c6c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005c70:	4b24      	ldr	r3, [pc, #144]	; (8005d04 <testFilledRects+0xd4>)
 8005c72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c76:	4293      	cmp	r3, r2
 8005c78:	bfa8      	it	ge
 8005c7a:	4613      	movge	r3, r2
 8005c7c:	b21b      	sxth	r3, r3
 8005c7e:	613b      	str	r3, [r7, #16]
	for (i = n; i > 0; i -= 6) {
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	61fb      	str	r3, [r7, #28]
 8005c84:	e035      	b.n	8005cf2 <testFilledRects+0xc2>
		i2    = i / 2;
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	0fda      	lsrs	r2, r3, #31
 8005c8a:	4413      	add	r3, r2
 8005c8c:	105b      	asrs	r3, r3, #1
 8005c8e:	60fb      	str	r3, [r7, #12]
		Displ_FillArea(cx - i2, cy - i2, i, i, color1);
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	b298      	uxth	r0, r3
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	b299      	uxth	r1, r3
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	b29c      	uxth	r4, r3
 8005cb0:	88fb      	ldrh	r3, [r7, #6]
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	4623      	mov	r3, r4
 8005cb6:	f7fe fc3f 	bl	8004538 <Displ_FillArea>
		Displ_Border(cx - i2, cy - i2, i, i, 1, color2);
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	b218      	sxth	r0, r3
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	b219      	sxth	r1, r3
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	b21a      	sxth	r2, r3
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	b21c      	sxth	r4, r3
 8005cde:	88bb      	ldrh	r3, [r7, #4]
 8005ce0:	9301      	str	r3, [sp, #4]
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	4623      	mov	r3, r4
 8005ce8:	f7ff f908 	bl	8004efc <Displ_Border>
	for (i = n; i > 0; i -= 6) {
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	3b06      	subs	r3, #6
 8005cf0:	61fb      	str	r3, [r7, #28]
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	dcc6      	bgt.n	8005c86 <testFilledRects+0x56>
	}
}
 8005cf8:	bf00      	nop
 8005cfa:	bf00      	nop
 8005cfc:	3724      	adds	r7, #36	; 0x24
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd90      	pop	{r4, r7, pc}
 8005d02:	bf00      	nop
 8005d04:	20007526 	.word	0x20007526
 8005d08:	20007528 	.word	0x20007528

08005d0c <testFilledCircles>:




void testFilledCircles(uint8_t radius, uint16_t color)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	460a      	mov	r2, r1
 8005d16:	71fb      	strb	r3, [r7, #7]
 8005d18:	4613      	mov	r3, r2
 8005d1a:	80bb      	strh	r3, [r7, #4]
    int x, y, w = _width, h = _height, r2 = radius * 2;
 8005d1c:	4b18      	ldr	r3, [pc, #96]	; (8005d80 <testFilledCircles+0x74>)
 8005d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	4b17      	ldr	r3, [pc, #92]	; (8005d84 <testFilledCircles+0x78>)
 8005d26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	79fb      	ldrb	r3, [r7, #7]
 8005d2e:	005b      	lsls	r3, r3, #1
 8005d30:	60fb      	str	r3, [r7, #12]
    Displ_CLS(BLACK);
 8005d32:	2000      	movs	r0, #0
 8005d34:	f7fe fdc8 	bl	80048c8 <Displ_CLS>
    for (x = radius; x < w; x += r2) {
 8005d38:	79fb      	ldrb	r3, [r7, #7]
 8005d3a:	61fb      	str	r3, [r7, #28]
 8005d3c:	e017      	b.n	8005d6e <testFilledCircles+0x62>
        for (y = radius; y < h; y += r2) {
 8005d3e:	79fb      	ldrb	r3, [r7, #7]
 8005d40:	61bb      	str	r3, [r7, #24]
 8005d42:	e00c      	b.n	8005d5e <testFilledCircles+0x52>
        	Displ_fillCircle(x, y, radius, color);
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	b218      	sxth	r0, r3
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	b219      	sxth	r1, r3
 8005d4c:	79fb      	ldrb	r3, [r7, #7]
 8005d4e:	b21a      	sxth	r2, r3
 8005d50:	88bb      	ldrh	r3, [r7, #4]
 8005d52:	f7fe ff6f 	bl	8004c34 <Displ_fillCircle>
        for (y = radius; y < h; y += r2) {
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	61bb      	str	r3, [r7, #24]
 8005d5e:	69ba      	ldr	r2, [r7, #24]
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	dbee      	blt.n	8005d44 <testFilledCircles+0x38>
    for (x = radius; x < w; x += r2) {
 8005d66:	69fa      	ldr	r2, [r7, #28]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	61fb      	str	r3, [r7, #28]
 8005d6e:	69fa      	ldr	r2, [r7, #28]
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	dbe3      	blt.n	8005d3e <testFilledCircles+0x32>
        }
    }
}
 8005d76:	bf00      	nop
 8005d78:	bf00      	nop
 8005d7a:	3720      	adds	r7, #32
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20007526 	.word	0x20007526
 8005d84:	20007528 	.word	0x20007528

08005d88 <testCircles>:




void testCircles(uint8_t radius, uint16_t color)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b088      	sub	sp, #32
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	460a      	mov	r2, r1
 8005d92:	71fb      	strb	r3, [r7, #7]
 8005d94:	4613      	mov	r3, r2
 8005d96:	80bb      	strh	r3, [r7, #4]
    int           x, y, r2 = radius * 2,
 8005d98:	79fb      	ldrb	r3, [r7, #7]
 8005d9a:	005b      	lsls	r3, r3, #1
 8005d9c:	617b      	str	r3, [r7, #20]
                        w = _width  + radius,
 8005d9e:	4b19      	ldr	r3, [pc, #100]	; (8005e04 <testCircles+0x7c>)
 8005da0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005da4:	461a      	mov	r2, r3
 8005da6:	79fb      	ldrb	r3, [r7, #7]
 8005da8:	4413      	add	r3, r2
 8005daa:	613b      	str	r3, [r7, #16]
                        h = _height + radius;
 8005dac:	4b16      	ldr	r3, [pc, #88]	; (8005e08 <testCircles+0x80>)
 8005dae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005db2:	461a      	mov	r2, r3
 8005db4:	79fb      	ldrb	r3, [r7, #7]
 8005db6:	4413      	add	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]
    // Screen is not cleared for this one -- this is
    // intentional and does not affect the reported time.
    for (x = 0; x < w; x += r2) {
 8005dba:	2300      	movs	r3, #0
 8005dbc:	61fb      	str	r3, [r7, #28]
 8005dbe:	e017      	b.n	8005df0 <testCircles+0x68>
        for (y = 0; y < h; y += r2) {
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	61bb      	str	r3, [r7, #24]
 8005dc4:	e00c      	b.n	8005de0 <testCircles+0x58>
            Displ_drawCircle(x, y, radius, color);
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	b218      	sxth	r0, r3
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	b219      	sxth	r1, r3
 8005dce:	79fb      	ldrb	r3, [r7, #7]
 8005dd0:	b21a      	sxth	r2, r3
 8005dd2:	88bb      	ldrh	r3, [r7, #4]
 8005dd4:	f7fe fca4 	bl	8004720 <Displ_drawCircle>
        for (y = 0; y < h; y += r2) {
 8005dd8:	69ba      	ldr	r2, [r7, #24]
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	4413      	add	r3, r2
 8005dde:	61bb      	str	r3, [r7, #24]
 8005de0:	69ba      	ldr	r2, [r7, #24]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	dbee      	blt.n	8005dc6 <testCircles+0x3e>
    for (x = 0; x < w; x += r2) {
 8005de8:	69fa      	ldr	r2, [r7, #28]
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	4413      	add	r3, r2
 8005dee:	61fb      	str	r3, [r7, #28]
 8005df0:	69fa      	ldr	r2, [r7, #28]
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	dbe3      	blt.n	8005dc0 <testCircles+0x38>
        }
    }
}
 8005df8:	bf00      	nop
 8005dfa:	bf00      	nop
 8005dfc:	3720      	adds	r7, #32
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	20007526 	.word	0x20007526
 8005e08:	20007528 	.word	0x20007528

08005e0c <testTriangles>:




void testTriangles()
{
 8005e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e0e:	b089      	sub	sp, #36	; 0x24
 8005e10:	af04      	add	r7, sp, #16
    int           n, i, cx = _width  / 2 - 1,
 8005e12:	4b2e      	ldr	r3, [pc, #184]	; (8005ecc <testTriangles+0xc0>)
 8005e14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e18:	0fda      	lsrs	r2, r3, #31
 8005e1a:	4413      	add	r3, r2
 8005e1c:	105b      	asrs	r3, r3, #1
 8005e1e:	b21b      	sxth	r3, r3
 8005e20:	3b01      	subs	r3, #1
 8005e22:	60bb      	str	r3, [r7, #8]
                        cy = _height / 2 - 1;
 8005e24:	4b2a      	ldr	r3, [pc, #168]	; (8005ed0 <testTriangles+0xc4>)
 8005e26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e2a:	0fda      	lsrs	r2, r3, #31
 8005e2c:	4413      	add	r3, r2
 8005e2e:	105b      	asrs	r3, r3, #1
 8005e30:	b21b      	sxth	r3, r3
 8005e32:	3b01      	subs	r3, #1
 8005e34:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 8005e36:	2000      	movs	r0, #0
 8005e38:	f7fe fd46 	bl	80048c8 <Displ_CLS>
    n     = min(cx, cy);
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	4293      	cmp	r3, r2
 8005e42:	bfa8      	it	ge
 8005e44:	4613      	movge	r3, r2
 8005e46:	603b      	str	r3, [r7, #0]
    for (i = 0; i < n; i += 5) {
 8005e48:	2300      	movs	r3, #0
 8005e4a:	60fb      	str	r3, [r7, #12]
 8005e4c:	e035      	b.n	8005eba <testTriangles+0xae>
    	Displ_drawTriangle(
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	b218      	sxth	r0, r3
            cx    , cy - i, // peak
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005e5e:	b21c      	sxth	r4, r3
            cx - i, cy + i, // bottom left
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005e6c:	b21d      	sxth	r5, r3
            cx - i, cy + i, // bottom left
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	b29a      	uxth	r2, r3
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	4413      	add	r3, r2
 8005e78:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005e7a:	b21e      	sxth	r6, r3
            cx + i, cy + i, // bottom right
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	4413      	add	r3, r2
 8005e86:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005e88:	b21b      	sxth	r3, r3
            cx + i, cy + i, // bottom right
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	b291      	uxth	r1, r2
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	b292      	uxth	r2, r2
 8005e92:	440a      	add	r2, r1
 8005e94:	b292      	uxth	r2, r2
    	Displ_drawTriangle(
 8005e96:	b212      	sxth	r2, r2
            color565(0, 0, i));
 8005e98:	68f9      	ldr	r1, [r7, #12]
 8005e9a:	10c9      	asrs	r1, r1, #3
 8005e9c:	b289      	uxth	r1, r1
    	Displ_drawTriangle(
 8005e9e:	f001 011f 	and.w	r1, r1, #31
 8005ea2:	b289      	uxth	r1, r1
 8005ea4:	9102      	str	r1, [sp, #8]
 8005ea6:	9201      	str	r2, [sp, #4]
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	4633      	mov	r3, r6
 8005eac:	462a      	mov	r2, r5
 8005eae:	4621      	mov	r1, r4
 8005eb0:	f7ff f867 	bl	8004f82 <Displ_drawTriangle>
    for (i = 0; i < n; i += 5) {
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3305      	adds	r3, #5
 8005eb8:	60fb      	str	r3, [r7, #12]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	dbc5      	blt.n	8005e4e <testTriangles+0x42>
    }
}
 8005ec2:	bf00      	nop
 8005ec4:	bf00      	nop
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ecc:	20007526 	.word	0x20007526
 8005ed0:	20007528 	.word	0x20007528

08005ed4 <testFilledTriangles>:





void testFilledTriangles() {
 8005ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ed6:	b089      	sub	sp, #36	; 0x24
 8005ed8:	af04      	add	r7, sp, #16
    int           i, cx = _width  / 2 - 1,
 8005eda:	4b53      	ldr	r3, [pc, #332]	; (8006028 <testFilledTriangles+0x154>)
 8005edc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ee0:	0fda      	lsrs	r2, r3, #31
 8005ee2:	4413      	add	r3, r2
 8005ee4:	105b      	asrs	r3, r3, #1
 8005ee6:	b21b      	sxth	r3, r3
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	60bb      	str	r3, [r7, #8]
                     cy = _height / 2 - 1;
 8005eec:	4b4f      	ldr	r3, [pc, #316]	; (800602c <testFilledTriangles+0x158>)
 8005eee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ef2:	0fda      	lsrs	r2, r3, #31
 8005ef4:	4413      	add	r3, r2
 8005ef6:	105b      	asrs	r3, r3, #1
 8005ef8:	b21b      	sxth	r3, r3
 8005efa:	3b01      	subs	r3, #1
 8005efc:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 8005efe:	2000      	movs	r0, #0
 8005f00:	f7fe fce2 	bl	80048c8 <Displ_CLS>
    for (i = min(cx, cy); i > 10; i -= 5) {
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	bfa8      	it	ge
 8005f0c:	4613      	movge	r3, r2
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	e080      	b.n	8006014 <testFilledTriangles+0x140>
    	Displ_fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(0, i, i));
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	b21c      	sxth	r4, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	b21d      	sxth	r5, r3
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	b21e      	sxth	r6, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	4413      	add	r3, r2
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	fa0f fc83 	sxth.w	ip, r3
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	4413      	add	r3, r2
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	b21b      	sxth	r3, r3
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	b291      	uxth	r1, r2
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	b292      	uxth	r2, r2
 8005f58:	440a      	add	r2, r1
 8005f5a:	b292      	uxth	r2, r2
 8005f5c:	b212      	sxth	r2, r2
 8005f5e:	68f9      	ldr	r1, [r7, #12]
 8005f60:	00c9      	lsls	r1, r1, #3
 8005f62:	b209      	sxth	r1, r1
 8005f64:	f401 61fc 	and.w	r1, r1, #2016	; 0x7e0
 8005f68:	b208      	sxth	r0, r1
 8005f6a:	68f9      	ldr	r1, [r7, #12]
 8005f6c:	10c9      	asrs	r1, r1, #3
 8005f6e:	b209      	sxth	r1, r1
 8005f70:	f001 011f 	and.w	r1, r1, #31
 8005f74:	b209      	sxth	r1, r1
 8005f76:	4301      	orrs	r1, r0
 8005f78:	b209      	sxth	r1, r1
 8005f7a:	b289      	uxth	r1, r1
 8005f7c:	9102      	str	r1, [sp, #8]
 8005f7e:	9201      	str	r2, [sp, #4]
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	4663      	mov	r3, ip
 8005f84:	4632      	mov	r2, r6
 8005f86:	4629      	mov	r1, r5
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f7ff f834 	bl	8004ff6 <Displ_fillTriangle>
    	Displ_drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(i, i, 0));
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	b21c      	sxth	r4, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	b29a      	uxth	r2, r3
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	b21d      	sxth	r5, r3
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	b21e      	sxth	r6, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	4413      	add	r3, r2
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	fa0f fc83 	sxth.w	ip, r3
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	4413      	add	r3, r2
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	b21a      	sxth	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	b299      	uxth	r1, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	440b      	add	r3, r1
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	b219      	sxth	r1, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	021b      	lsls	r3, r3, #8
 8005fde:	b21b      	sxth	r3, r3
 8005fe0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005fe4:	f023 0307 	bic.w	r3, r3, #7
 8005fe8:	b218      	sxth	r0, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	00db      	lsls	r3, r3, #3
 8005fee:	b21b      	sxth	r3, r3
 8005ff0:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8005ff4:	b21b      	sxth	r3, r3
 8005ff6:	4303      	orrs	r3, r0
 8005ff8:	b21b      	sxth	r3, r3
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	9302      	str	r3, [sp, #8]
 8005ffe:	9101      	str	r1, [sp, #4]
 8006000:	9200      	str	r2, [sp, #0]
 8006002:	4663      	mov	r3, ip
 8006004:	4632      	mov	r2, r6
 8006006:	4629      	mov	r1, r5
 8006008:	4620      	mov	r0, r4
 800600a:	f7fe ffba 	bl	8004f82 <Displ_drawTriangle>
    for (i = min(cx, cy); i > 10; i -= 5) {
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	3b05      	subs	r3, #5
 8006012:	60fb      	str	r3, [r7, #12]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2b0a      	cmp	r3, #10
 8006018:	f73f af7b 	bgt.w	8005f12 <testFilledTriangles+0x3e>
    }
}
 800601c:	bf00      	nop
 800601e:	bf00      	nop
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006026:	bf00      	nop
 8006028:	20007526 	.word	0x20007526
 800602c:	20007528 	.word	0x20007528

08006030 <testRoundRects>:





void testRoundRects() {
 8006030:	b5b0      	push	{r4, r5, r7, lr}
 8006032:	b08a      	sub	sp, #40	; 0x28
 8006034:	af02      	add	r7, sp, #8
    int           w, i, i2, red, step,
                  cx = _width  / 2 - 1,
 8006036:	4b33      	ldr	r3, [pc, #204]	; (8006104 <testRoundRects+0xd4>)
 8006038:	f9b3 3000 	ldrsh.w	r3, [r3]
 800603c:	0fda      	lsrs	r2, r3, #31
 800603e:	4413      	add	r3, r2
 8006040:	105b      	asrs	r3, r3, #1
 8006042:	b21b      	sxth	r3, r3
 8006044:	3b01      	subs	r3, #1
 8006046:	617b      	str	r3, [r7, #20]
                  cy = _height / 2 - 1;
 8006048:	4b2f      	ldr	r3, [pc, #188]	; (8006108 <testRoundRects+0xd8>)
 800604a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800604e:	0fda      	lsrs	r2, r3, #31
 8006050:	4413      	add	r3, r2
 8006052:	105b      	asrs	r3, r3, #1
 8006054:	b21b      	sxth	r3, r3
 8006056:	3b01      	subs	r3, #1
 8006058:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 800605a:	2000      	movs	r0, #0
 800605c:	f7fe fc34 	bl	80048c8 <Displ_CLS>
    w     = min(_width, _height);
 8006060:	4b29      	ldr	r3, [pc, #164]	; (8006108 <testRoundRects+0xd8>)
 8006062:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006066:	4b27      	ldr	r3, [pc, #156]	; (8006104 <testRoundRects+0xd4>)
 8006068:	f9b3 3000 	ldrsh.w	r3, [r3]
 800606c:	4293      	cmp	r3, r2
 800606e:	bfa8      	it	ge
 8006070:	4613      	movge	r3, r2
 8006072:	b21b      	sxth	r3, r3
 8006074:	60fb      	str	r3, [r7, #12]
    red = 0;
 8006076:	2300      	movs	r3, #0
 8006078:	61bb      	str	r3, [r7, #24]
    step = (256 * 6) / w;
 800607a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	fb92 f3f3 	sdiv	r3, r2, r3
 8006084:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < w; i += 6) {
 8006086:	2300      	movs	r3, #0
 8006088:	61fb      	str	r3, [r7, #28]
 800608a:	e031      	b.n	80060f0 <testRoundRects+0xc0>
        i2 = i / 2;
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	0fda      	lsrs	r2, r3, #31
 8006090:	4413      	add	r3, r2
 8006092:	105b      	asrs	r3, r3, #1
 8006094:	607b      	str	r3, [r7, #4]
        red += step;
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	4413      	add	r3, r2
 800609c:	61bb      	str	r3, [r7, #24]
        Displ_drawRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(red, 0, 0));
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	b218      	sxth	r0, r3
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	b219      	sxth	r1, r3
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	b21c      	sxth	r4, r3
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	b21d      	sxth	r5, r3
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	da00      	bge.n	80060ca <testRoundRects+0x9a>
 80060c8:	3307      	adds	r3, #7
 80060ca:	10db      	asrs	r3, r3, #3
 80060cc:	b21a      	sxth	r2, r3
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	021b      	lsls	r3, r3, #8
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80060d8:	f023 0307 	bic.w	r3, r3, #7
 80060dc:	b29b      	uxth	r3, r3
 80060de:	9301      	str	r3, [sp, #4]
 80060e0:	9200      	str	r2, [sp, #0]
 80060e2:	462b      	mov	r3, r5
 80060e4:	4622      	mov	r2, r4
 80060e6:	f7ff fa27 	bl	8005538 <Displ_drawRoundRect>
    for (i = 0; i < w; i += 6) {
 80060ea:	69fb      	ldr	r3, [r7, #28]
 80060ec:	3306      	adds	r3, #6
 80060ee:	61fb      	str	r3, [r7, #28]
 80060f0:	69fa      	ldr	r2, [r7, #28]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	dbc9      	blt.n	800608c <testRoundRects+0x5c>
    }
}
 80060f8:	bf00      	nop
 80060fa:	bf00      	nop
 80060fc:	3720      	adds	r7, #32
 80060fe:	46bd      	mov	sp, r7
 8006100:	bdb0      	pop	{r4, r5, r7, pc}
 8006102:	bf00      	nop
 8006104:	20007526 	.word	0x20007526
 8006108:	20007528 	.word	0x20007528

0800610c <testFilledRoundRects>:





void testFilledRoundRects() {
 800610c:	b5b0      	push	{r4, r5, r7, lr}
 800610e:	b088      	sub	sp, #32
 8006110:	af02      	add	r7, sp, #8
    int           i, i2, green, step,
                  cx = _width  / 2 - 1,
 8006112:	4b36      	ldr	r3, [pc, #216]	; (80061ec <testFilledRoundRects+0xe0>)
 8006114:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006118:	0fda      	lsrs	r2, r3, #31
 800611a:	4413      	add	r3, r2
 800611c:	105b      	asrs	r3, r3, #1
 800611e:	b21b      	sxth	r3, r3
 8006120:	3b01      	subs	r3, #1
 8006122:	60fb      	str	r3, [r7, #12]
                  cy = _height / 2 - 1;
 8006124:	4b32      	ldr	r3, [pc, #200]	; (80061f0 <testFilledRoundRects+0xe4>)
 8006126:	f9b3 3000 	ldrsh.w	r3, [r3]
 800612a:	0fda      	lsrs	r2, r3, #31
 800612c:	4413      	add	r3, r2
 800612e:	105b      	asrs	r3, r3, #1
 8006130:	b21b      	sxth	r3, r3
 8006132:	3b01      	subs	r3, #1
 8006134:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 8006136:	2000      	movs	r0, #0
 8006138:	f7fe fbc6 	bl	80048c8 <Displ_CLS>
    green = 256;
 800613c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006140:	613b      	str	r3, [r7, #16]
    step = (256 * 6) / min(_width, _height);
 8006142:	4b2b      	ldr	r3, [pc, #172]	; (80061f0 <testFilledRoundRects+0xe4>)
 8006144:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006148:	4b28      	ldr	r3, [pc, #160]	; (80061ec <testFilledRoundRects+0xe0>)
 800614a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800614e:	4293      	cmp	r3, r2
 8006150:	bfa8      	it	ge
 8006152:	4613      	movge	r3, r2
 8006154:	b21b      	sxth	r3, r3
 8006156:	461a      	mov	r2, r3
 8006158:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800615c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006160:	607b      	str	r3, [r7, #4]
    for (i = min(_width, _height); i > 20; i -= 6) {
 8006162:	4b23      	ldr	r3, [pc, #140]	; (80061f0 <testFilledRoundRects+0xe4>)
 8006164:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006168:	4b20      	ldr	r3, [pc, #128]	; (80061ec <testFilledRoundRects+0xe0>)
 800616a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800616e:	4293      	cmp	r3, r2
 8006170:	bfa8      	it	ge
 8006172:	4613      	movge	r3, r2
 8006174:	b21b      	sxth	r3, r3
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	e02f      	b.n	80061da <testFilledRoundRects+0xce>
        i2 = i / 2;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	0fda      	lsrs	r2, r3, #31
 800617e:	4413      	add	r3, r2
 8006180:	105b      	asrs	r3, r3, #1
 8006182:	603b      	str	r3, [r7, #0]
        green -= step;
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	613b      	str	r3, [r7, #16]
        Displ_fillRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(0, green, 0));
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	b29a      	uxth	r2, r3
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	b29b      	uxth	r3, r3
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	b29b      	uxth	r3, r3
 8006198:	b218      	sxth	r0, r3
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	b29a      	uxth	r2, r3
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	b219      	sxth	r1, r3
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	b21c      	sxth	r4, r3
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	b21d      	sxth	r5, r3
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	da00      	bge.n	80061b8 <testFilledRoundRects+0xac>
 80061b6:	3307      	adds	r3, #7
 80061b8:	10db      	asrs	r3, r3, #3
 80061ba:	b21b      	sxth	r3, r3
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	00d2      	lsls	r2, r2, #3
 80061c0:	b292      	uxth	r2, r2
 80061c2:	f402 62fc 	and.w	r2, r2, #2016	; 0x7e0
 80061c6:	b292      	uxth	r2, r2
 80061c8:	9201      	str	r2, [sp, #4]
 80061ca:	9300      	str	r3, [sp, #0]
 80061cc:	462b      	mov	r3, r5
 80061ce:	4622      	mov	r2, r4
 80061d0:	f7ff faa7 	bl	8005722 <Displ_fillRoundRect>
    for (i = min(_width, _height); i > 20; i -= 6) {
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	3b06      	subs	r3, #6
 80061d8:	617b      	str	r3, [r7, #20]
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b14      	cmp	r3, #20
 80061de:	dccc      	bgt.n	800617a <testFilledRoundRects+0x6e>
    }
}
 80061e0:	bf00      	nop
 80061e2:	bf00      	nop
 80061e4:	3718      	adds	r7, #24
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bdb0      	pop	{r4, r5, r7, pc}
 80061ea:	bf00      	nop
 80061ec:	20007526 	.word	0x20007526
 80061f0:	20007528 	.word	0x20007528

080061f4 <testFillScreen>:




void testFillScreen()
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	af00      	add	r7, sp, #0
	Displ_CLS(RED);
 80061f8:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80061fc:	f7fe fb64 	bl	80048c8 <Displ_CLS>
	Displ_CLS(GREEN);
 8006200:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8006204:	f7fe fb60 	bl	80048c8 <Displ_CLS>
	Displ_CLS(BLUE);
 8006208:	201f      	movs	r0, #31
 800620a:	f7fe fb5d 	bl	80048c8 <Displ_CLS>
	Displ_CLS(YELLOW);
 800620e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8006212:	f7fe fb59 	bl	80048c8 <Displ_CLS>
	Displ_CLS(BLACK);
 8006216:	2000      	movs	r0, #0
 8006218:	f7fe fb56 	bl	80048c8 <Displ_CLS>
}
 800621c:	bf00      	nop
 800621e:	bd80      	pop	{r7, pc}

08006220 <Displ_TestAll>:





void Displ_TestAll (){
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
	testFillScreen();
 8006224:	f7ff ffe6 	bl	80061f4 <testFillScreen>
	testLines(CYAN);
 8006228:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800622c:	f7ff fb5c 	bl	80058e8 <testLines>
	testFastLines(RED, BLUE);
 8006230:	211f      	movs	r1, #31
 8006232:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8006236:	f7ff fc59 	bl	8005aec <testFastLines>
	testRects(GREEN);
 800623a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800623e:	f7ff fca3 	bl	8005b88 <testRects>
	testFilledRects(YELLOW, MAGENTA);
 8006242:	f64f 011f 	movw	r1, #63519	; 0xf81f
 8006246:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800624a:	f7ff fcf1 	bl	8005c30 <testFilledRects>
	testFilledCircles(10, MAGENTA);
 800624e:	f64f 011f 	movw	r1, #63519	; 0xf81f
 8006252:	200a      	movs	r0, #10
 8006254:	f7ff fd5a 	bl	8005d0c <testFilledCircles>
	testCircles(10, WHITE);
 8006258:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800625c:	200a      	movs	r0, #10
 800625e:	f7ff fd93 	bl	8005d88 <testCircles>
	testTriangles();
 8006262:	f7ff fdd3 	bl	8005e0c <testTriangles>
	testFilledTriangles();
 8006266:	f7ff fe35 	bl	8005ed4 <testFilledTriangles>
	testRoundRects();
 800626a:	f7ff fee1 	bl	8006030 <testRoundRects>
	testFilledRoundRects();
 800626e:	f7ff ff4d 	bl	800610c <testFilledRoundRects>
}
 8006272:	bf00      	nop
 8006274:	bd80      	pop	{r7, pc}
	...

08006278 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006278:	f8df d034 	ldr.w	sp, [pc, #52]	; 80062b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800627c:	480d      	ldr	r0, [pc, #52]	; (80062b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800627e:	490e      	ldr	r1, [pc, #56]	; (80062b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006280:	4a0e      	ldr	r2, [pc, #56]	; (80062bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006284:	e002      	b.n	800628c <LoopCopyDataInit>

08006286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800628a:	3304      	adds	r3, #4

0800628c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800628c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800628e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006290:	d3f9      	bcc.n	8006286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006292:	4a0b      	ldr	r2, [pc, #44]	; (80062c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006294:	4c0b      	ldr	r4, [pc, #44]	; (80062c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006298:	e001      	b.n	800629e <LoopFillZerobss>

0800629a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800629a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800629c:	3204      	adds	r2, #4

0800629e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800629e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80062a0:	d3fb      	bcc.n	800629a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80062a2:	f7fd fd87 	bl	8003db4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80062a6:	f005 fa6b 	bl	800b780 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80062aa:	f7fc fbff 	bl	8002aac <main>
  bx  lr    
 80062ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80062b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80062b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80062b8:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80062bc:	08010948 	.word	0x08010948
  ldr r2, =_sbss
 80062c0:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80062c4:	20007e84 	.word	0x20007e84

080062c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80062c8:	e7fe      	b.n	80062c8 <ADC_IRQHandler>
	...

080062cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80062d0:	4b0e      	ldr	r3, [pc, #56]	; (800630c <HAL_Init+0x40>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a0d      	ldr	r2, [pc, #52]	; (800630c <HAL_Init+0x40>)
 80062d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80062dc:	4b0b      	ldr	r3, [pc, #44]	; (800630c <HAL_Init+0x40>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a0a      	ldr	r2, [pc, #40]	; (800630c <HAL_Init+0x40>)
 80062e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80062e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80062e8:	4b08      	ldr	r3, [pc, #32]	; (800630c <HAL_Init+0x40>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a07      	ldr	r2, [pc, #28]	; (800630c <HAL_Init+0x40>)
 80062ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80062f4:	2003      	movs	r0, #3
 80062f6:	f000 fd53 	bl	8006da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80062fa:	2000      	movs	r0, #0
 80062fc:	f000 f808 	bl	8006310 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006300:	f7fd f994 	bl	800362c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	40023c00 	.word	0x40023c00

08006310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006318:	4b12      	ldr	r3, [pc, #72]	; (8006364 <HAL_InitTick+0x54>)
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	4b12      	ldr	r3, [pc, #72]	; (8006368 <HAL_InitTick+0x58>)
 800631e:	781b      	ldrb	r3, [r3, #0]
 8006320:	4619      	mov	r1, r3
 8006322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006326:	fbb3 f3f1 	udiv	r3, r3, r1
 800632a:	fbb2 f3f3 	udiv	r3, r2, r3
 800632e:	4618      	mov	r0, r3
 8006330:	f000 fd6b 	bl	8006e0a <HAL_SYSTICK_Config>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d001      	beq.n	800633e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e00e      	b.n	800635c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b0f      	cmp	r3, #15
 8006342:	d80a      	bhi.n	800635a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006344:	2200      	movs	r2, #0
 8006346:	6879      	ldr	r1, [r7, #4]
 8006348:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800634c:	f000 fd33 	bl	8006db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006350:	4a06      	ldr	r2, [pc, #24]	; (800636c <HAL_InitTick+0x5c>)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006356:	2300      	movs	r3, #0
 8006358:	e000      	b.n	800635c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
}
 800635c:	4618      	mov	r0, r3
 800635e:	3708      	adds	r7, #8
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	20000024 	.word	0x20000024
 8006368:	20000034 	.word	0x20000034
 800636c:	20000030 	.word	0x20000030

08006370 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006374:	4b06      	ldr	r3, [pc, #24]	; (8006390 <HAL_IncTick+0x20>)
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	461a      	mov	r2, r3
 800637a:	4b06      	ldr	r3, [pc, #24]	; (8006394 <HAL_IncTick+0x24>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4413      	add	r3, r2
 8006380:	4a04      	ldr	r2, [pc, #16]	; (8006394 <HAL_IncTick+0x24>)
 8006382:	6013      	str	r3, [r2, #0]
}
 8006384:	bf00      	nop
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	20000034 	.word	0x20000034
 8006394:	20007d34 	.word	0x20007d34

08006398 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006398:	b480      	push	{r7}
 800639a:	af00      	add	r7, sp, #0
  return uwTick;
 800639c:	4b03      	ldr	r3, [pc, #12]	; (80063ac <HAL_GetTick+0x14>)
 800639e:	681b      	ldr	r3, [r3, #0]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	20007d34 	.word	0x20007d34

080063b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80063b8:	f7ff ffee 	bl	8006398 <HAL_GetTick>
 80063bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063c8:	d005      	beq.n	80063d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80063ca:	4b0a      	ldr	r3, [pc, #40]	; (80063f4 <HAL_Delay+0x44>)
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	461a      	mov	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	4413      	add	r3, r2
 80063d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80063d6:	bf00      	nop
 80063d8:	f7ff ffde 	bl	8006398 <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d8f7      	bhi.n	80063d8 <HAL_Delay+0x28>
  {
  }
}
 80063e8:	bf00      	nop
 80063ea:	bf00      	nop
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	20000034 	.word	0x20000034

080063f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e033      	b.n	8006476 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006412:	2b00      	cmp	r3, #0
 8006414:	d109      	bne.n	800642a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7fd f930 	bl	800367c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b00      	cmp	r3, #0
 8006434:	d118      	bne.n	8006468 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800643e:	f023 0302 	bic.w	r3, r3, #2
 8006442:	f043 0202 	orr.w	r2, r3, #2
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 fa5a 	bl	8006904 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	f023 0303 	bic.w	r3, r3, #3
 800645e:	f043 0201 	orr.w	r2, r3, #1
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	641a      	str	r2, [r3, #64]	; 0x40
 8006466:	e001      	b.n	800646c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006474:	7bfb      	ldrb	r3, [r7, #15]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800648c:	2300      	movs	r3, #0
 800648e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006496:	2b01      	cmp	r3, #1
 8006498:	d101      	bne.n	800649e <HAL_ADC_Start_DMA+0x1e>
 800649a:	2302      	movs	r3, #2
 800649c:	e0e9      	b.n	8006672 <HAL_ADC_Start_DMA+0x1f2>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d018      	beq.n	80064e6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689a      	ldr	r2, [r3, #8]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0201 	orr.w	r2, r2, #1
 80064c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80064c4:	4b6d      	ldr	r3, [pc, #436]	; (800667c <HAL_ADC_Start_DMA+0x1fc>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a6d      	ldr	r2, [pc, #436]	; (8006680 <HAL_ADC_Start_DMA+0x200>)
 80064ca:	fba2 2303 	umull	r2, r3, r2, r3
 80064ce:	0c9a      	lsrs	r2, r3, #18
 80064d0:	4613      	mov	r3, r2
 80064d2:	005b      	lsls	r3, r3, #1
 80064d4:	4413      	add	r3, r2
 80064d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80064d8:	e002      	b.n	80064e0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	3b01      	subs	r3, #1
 80064de:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1f9      	bne.n	80064da <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064f4:	d107      	bne.n	8006506 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689a      	ldr	r2, [r3, #8]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006504:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	2b01      	cmp	r3, #1
 8006512:	f040 80a1 	bne.w	8006658 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800651e:	f023 0301 	bic.w	r3, r3, #1
 8006522:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006534:	2b00      	cmp	r3, #0
 8006536:	d007      	beq.n	8006548 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006540:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006554:	d106      	bne.n	8006564 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800655a:	f023 0206 	bic.w	r2, r3, #6
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	645a      	str	r2, [r3, #68]	; 0x44
 8006562:	e002      	b.n	800656a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006572:	4b44      	ldr	r3, [pc, #272]	; (8006684 <HAL_ADC_Start_DMA+0x204>)
 8006574:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800657a:	4a43      	ldr	r2, [pc, #268]	; (8006688 <HAL_ADC_Start_DMA+0x208>)
 800657c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006582:	4a42      	ldr	r2, [pc, #264]	; (800668c <HAL_ADC_Start_DMA+0x20c>)
 8006584:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	4a41      	ldr	r2, [pc, #260]	; (8006690 <HAL_ADC_Start_DMA+0x210>)
 800658c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006596:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80065a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689a      	ldr	r2, [r3, #8]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	334c      	adds	r3, #76	; 0x4c
 80065c2:	4619      	mov	r1, r3
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f000 fcda 	bl	8006f80 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	f003 031f 	and.w	r3, r3, #31
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d12a      	bne.n	800662e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a2d      	ldr	r2, [pc, #180]	; (8006694 <HAL_ADC_Start_DMA+0x214>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d015      	beq.n	800660e <HAL_ADC_Start_DMA+0x18e>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a2c      	ldr	r2, [pc, #176]	; (8006698 <HAL_ADC_Start_DMA+0x218>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d105      	bne.n	80065f8 <HAL_ADC_Start_DMA+0x178>
 80065ec:	4b25      	ldr	r3, [pc, #148]	; (8006684 <HAL_ADC_Start_DMA+0x204>)
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f003 031f 	and.w	r3, r3, #31
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00a      	beq.n	800660e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a27      	ldr	r2, [pc, #156]	; (800669c <HAL_ADC_Start_DMA+0x21c>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d136      	bne.n	8006670 <HAL_ADC_Start_DMA+0x1f0>
 8006602:	4b20      	ldr	r3, [pc, #128]	; (8006684 <HAL_ADC_Start_DMA+0x204>)
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f003 0310 	and.w	r3, r3, #16
 800660a:	2b00      	cmp	r3, #0
 800660c:	d130      	bne.n	8006670 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d129      	bne.n	8006670 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800662a:	609a      	str	r2, [r3, #8]
 800662c:	e020      	b.n	8006670 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a18      	ldr	r2, [pc, #96]	; (8006694 <HAL_ADC_Start_DMA+0x214>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d11b      	bne.n	8006670 <HAL_ADC_Start_DMA+0x1f0>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006642:	2b00      	cmp	r3, #0
 8006644:	d114      	bne.n	8006670 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006654:	609a      	str	r2, [r3, #8]
 8006656:	e00b      	b.n	8006670 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665c:	f043 0210 	orr.w	r2, r3, #16
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006668:	f043 0201 	orr.w	r2, r3, #1
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3718      	adds	r7, #24
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	20000024 	.word	0x20000024
 8006680:	431bde83 	.word	0x431bde83
 8006684:	40012300 	.word	0x40012300
 8006688:	08006afd 	.word	0x08006afd
 800668c:	08006bb7 	.word	0x08006bb7
 8006690:	08006bd3 	.word	0x08006bd3
 8006694:	40012000 	.word	0x40012000
 8006698:	40012100 	.word	0x40012100
 800669c:	40012200 	.word	0x40012200

080066a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b085      	sub	sp, #20
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80066aa:	2300      	movs	r3, #0
 80066ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d101      	bne.n	80066bc <HAL_ADC_ConfigChannel+0x1c>
 80066b8:	2302      	movs	r3, #2
 80066ba:	e113      	b.n	80068e4 <HAL_ADC_ConfigChannel+0x244>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2b09      	cmp	r3, #9
 80066ca:	d925      	bls.n	8006718 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68d9      	ldr	r1, [r3, #12]
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	461a      	mov	r2, r3
 80066da:	4613      	mov	r3, r2
 80066dc:	005b      	lsls	r3, r3, #1
 80066de:	4413      	add	r3, r2
 80066e0:	3b1e      	subs	r3, #30
 80066e2:	2207      	movs	r2, #7
 80066e4:	fa02 f303 	lsl.w	r3, r2, r3
 80066e8:	43da      	mvns	r2, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	400a      	ands	r2, r1
 80066f0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68d9      	ldr	r1, [r3, #12]
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	689a      	ldr	r2, [r3, #8]
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	b29b      	uxth	r3, r3
 8006702:	4618      	mov	r0, r3
 8006704:	4603      	mov	r3, r0
 8006706:	005b      	lsls	r3, r3, #1
 8006708:	4403      	add	r3, r0
 800670a:	3b1e      	subs	r3, #30
 800670c:	409a      	lsls	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	60da      	str	r2, [r3, #12]
 8006716:	e022      	b.n	800675e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6919      	ldr	r1, [r3, #16]
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	b29b      	uxth	r3, r3
 8006724:	461a      	mov	r2, r3
 8006726:	4613      	mov	r3, r2
 8006728:	005b      	lsls	r3, r3, #1
 800672a:	4413      	add	r3, r2
 800672c:	2207      	movs	r2, #7
 800672e:	fa02 f303 	lsl.w	r3, r2, r3
 8006732:	43da      	mvns	r2, r3
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	400a      	ands	r2, r1
 800673a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6919      	ldr	r1, [r3, #16]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	689a      	ldr	r2, [r3, #8]
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	b29b      	uxth	r3, r3
 800674c:	4618      	mov	r0, r3
 800674e:	4603      	mov	r3, r0
 8006750:	005b      	lsls	r3, r3, #1
 8006752:	4403      	add	r3, r0
 8006754:	409a      	lsls	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	2b06      	cmp	r3, #6
 8006764:	d824      	bhi.n	80067b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	4613      	mov	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	3b05      	subs	r3, #5
 8006778:	221f      	movs	r2, #31
 800677a:	fa02 f303 	lsl.w	r3, r2, r3
 800677e:	43da      	mvns	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	400a      	ands	r2, r1
 8006786:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	b29b      	uxth	r3, r3
 8006794:	4618      	mov	r0, r3
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685a      	ldr	r2, [r3, #4]
 800679a:	4613      	mov	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	4413      	add	r3, r2
 80067a0:	3b05      	subs	r3, #5
 80067a2:	fa00 f203 	lsl.w	r2, r0, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	430a      	orrs	r2, r1
 80067ac:	635a      	str	r2, [r3, #52]	; 0x34
 80067ae:	e04c      	b.n	800684a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	2b0c      	cmp	r3, #12
 80067b6:	d824      	bhi.n	8006802 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	685a      	ldr	r2, [r3, #4]
 80067c2:	4613      	mov	r3, r2
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	3b23      	subs	r3, #35	; 0x23
 80067ca:	221f      	movs	r2, #31
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	43da      	mvns	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	400a      	ands	r2, r1
 80067d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	4618      	mov	r0, r3
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	4613      	mov	r3, r2
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4413      	add	r3, r2
 80067f2:	3b23      	subs	r3, #35	; 0x23
 80067f4:	fa00 f203 	lsl.w	r2, r0, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	430a      	orrs	r2, r1
 80067fe:	631a      	str	r2, [r3, #48]	; 0x30
 8006800:	e023      	b.n	800684a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	4613      	mov	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4413      	add	r3, r2
 8006812:	3b41      	subs	r3, #65	; 0x41
 8006814:	221f      	movs	r2, #31
 8006816:	fa02 f303 	lsl.w	r3, r2, r3
 800681a:	43da      	mvns	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	400a      	ands	r2, r1
 8006822:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	b29b      	uxth	r3, r3
 8006830:	4618      	mov	r0, r3
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	685a      	ldr	r2, [r3, #4]
 8006836:	4613      	mov	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	4413      	add	r3, r2
 800683c:	3b41      	subs	r3, #65	; 0x41
 800683e:	fa00 f203 	lsl.w	r2, r0, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	430a      	orrs	r2, r1
 8006848:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800684a:	4b29      	ldr	r3, [pc, #164]	; (80068f0 <HAL_ADC_ConfigChannel+0x250>)
 800684c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a28      	ldr	r2, [pc, #160]	; (80068f4 <HAL_ADC_ConfigChannel+0x254>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d10f      	bne.n	8006878 <HAL_ADC_ConfigChannel+0x1d8>
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2b12      	cmp	r3, #18
 800685e:	d10b      	bne.n	8006878 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a1d      	ldr	r2, [pc, #116]	; (80068f4 <HAL_ADC_ConfigChannel+0x254>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d12b      	bne.n	80068da <HAL_ADC_ConfigChannel+0x23a>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a1c      	ldr	r2, [pc, #112]	; (80068f8 <HAL_ADC_ConfigChannel+0x258>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d003      	beq.n	8006894 <HAL_ADC_ConfigChannel+0x1f4>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b11      	cmp	r3, #17
 8006892:	d122      	bne.n	80068da <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a11      	ldr	r2, [pc, #68]	; (80068f8 <HAL_ADC_ConfigChannel+0x258>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d111      	bne.n	80068da <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80068b6:	4b11      	ldr	r3, [pc, #68]	; (80068fc <HAL_ADC_ConfigChannel+0x25c>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a11      	ldr	r2, [pc, #68]	; (8006900 <HAL_ADC_ConfigChannel+0x260>)
 80068bc:	fba2 2303 	umull	r2, r3, r2, r3
 80068c0:	0c9a      	lsrs	r2, r3, #18
 80068c2:	4613      	mov	r3, r2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	4413      	add	r3, r2
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80068cc:	e002      	b.n	80068d4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	3b01      	subs	r3, #1
 80068d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1f9      	bne.n	80068ce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr
 80068f0:	40012300 	.word	0x40012300
 80068f4:	40012000 	.word	0x40012000
 80068f8:	10000012 	.word	0x10000012
 80068fc:	20000024 	.word	0x20000024
 8006900:	431bde83 	.word	0x431bde83

08006904 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800690c:	4b79      	ldr	r3, [pc, #484]	; (8006af4 <ADC_Init+0x1f0>)
 800690e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	685a      	ldr	r2, [r3, #4]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	431a      	orrs	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006938:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	6859      	ldr	r1, [r3, #4]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	021a      	lsls	r2, r3, #8
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	430a      	orrs	r2, r1
 800694c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800695c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6859      	ldr	r1, [r3, #4]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	689a      	ldr	r2, [r3, #8]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	430a      	orrs	r2, r1
 800696e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	689a      	ldr	r2, [r3, #8]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800697e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6899      	ldr	r1, [r3, #8]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	430a      	orrs	r2, r1
 8006990:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006996:	4a58      	ldr	r2, [pc, #352]	; (8006af8 <ADC_Init+0x1f4>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d022      	beq.n	80069e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80069aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6899      	ldr	r1, [r3, #8]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	430a      	orrs	r2, r1
 80069bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	689a      	ldr	r2, [r3, #8]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80069cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6899      	ldr	r1, [r3, #8]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	430a      	orrs	r2, r1
 80069de:	609a      	str	r2, [r3, #8]
 80069e0:	e00f      	b.n	8006a02 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80069f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	689a      	ldr	r2, [r3, #8]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a00:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689a      	ldr	r2, [r3, #8]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f022 0202 	bic.w	r2, r2, #2
 8006a10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	6899      	ldr	r1, [r3, #8]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	7e1b      	ldrb	r3, [r3, #24]
 8006a1c:	005a      	lsls	r2, r3, #1
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d01b      	beq.n	8006a68 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	685a      	ldr	r2, [r3, #4]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a3e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	685a      	ldr	r2, [r3, #4]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006a4e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6859      	ldr	r1, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	035a      	lsls	r2, r3, #13
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	605a      	str	r2, [r3, #4]
 8006a66:	e007      	b.n	8006a78 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a76:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006a86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	69db      	ldr	r3, [r3, #28]
 8006a92:	3b01      	subs	r3, #1
 8006a94:	051a      	lsls	r2, r3, #20
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	430a      	orrs	r2, r1
 8006a9c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	689a      	ldr	r2, [r3, #8]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006aac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	6899      	ldr	r1, [r3, #8]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006aba:	025a      	lsls	r2, r3, #9
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689a      	ldr	r2, [r3, #8]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ad2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	6899      	ldr	r1, [r3, #8]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	029a      	lsls	r2, r3, #10
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	430a      	orrs	r2, r1
 8006ae6:	609a      	str	r2, [r3, #8]
}
 8006ae8:	bf00      	nop
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr
 8006af4:	40012300 	.word	0x40012300
 8006af8:	0f000001 	.word	0x0f000001

08006afc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b08:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d13c      	bne.n	8006b90 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d12b      	bne.n	8006b88 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d127      	bne.n	8006b88 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b3e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d006      	beq.n	8006b54 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d119      	bne.n	8006b88 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f022 0220 	bic.w	r2, r2, #32
 8006b62:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d105      	bne.n	8006b88 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b80:	f043 0201 	orr.w	r2, r3, #1
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006b88:	68f8      	ldr	r0, [r7, #12]
 8006b8a:	f7fc fc69 	bl	8003460 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006b8e:	e00e      	b.n	8006bae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b94:	f003 0310 	and.w	r3, r3, #16
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d003      	beq.n	8006ba4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f7fc fc9f 	bl	80034e0 <HAL_ADC_ErrorCallback>
}
 8006ba2:	e004      	b.n	8006bae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	4798      	blx	r3
}
 8006bae:	bf00      	nop
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b084      	sub	sp, #16
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f7fc fc6b 	bl	80034a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006bca:	bf00      	nop
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006bd2:	b580      	push	{r7, lr}
 8006bd4:	b084      	sub	sp, #16
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bde:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2240      	movs	r2, #64	; 0x40
 8006be4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bea:	f043 0204 	orr.w	r2, r3, #4
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006bf2:	68f8      	ldr	r0, [r7, #12]
 8006bf4:	f7fc fc74 	bl	80034e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006bf8:	bf00      	nop
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f003 0307 	and.w	r3, r3, #7
 8006c0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006c10:	4b0c      	ldr	r3, [pc, #48]	; (8006c44 <__NVIC_SetPriorityGrouping+0x44>)
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006c16:	68ba      	ldr	r2, [r7, #8]
 8006c18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006c28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006c32:	4a04      	ldr	r2, [pc, #16]	; (8006c44 <__NVIC_SetPriorityGrouping+0x44>)
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	60d3      	str	r3, [r2, #12]
}
 8006c38:	bf00      	nop
 8006c3a:	3714      	adds	r7, #20
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	e000ed00 	.word	0xe000ed00

08006c48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006c4c:	4b04      	ldr	r3, [pc, #16]	; (8006c60 <__NVIC_GetPriorityGrouping+0x18>)
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	0a1b      	lsrs	r3, r3, #8
 8006c52:	f003 0307 	and.w	r3, r3, #7
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr
 8006c60:	e000ed00 	.word	0xe000ed00

08006c64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	db0b      	blt.n	8006c8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c76:	79fb      	ldrb	r3, [r7, #7]
 8006c78:	f003 021f 	and.w	r2, r3, #31
 8006c7c:	4907      	ldr	r1, [pc, #28]	; (8006c9c <__NVIC_EnableIRQ+0x38>)
 8006c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c82:	095b      	lsrs	r3, r3, #5
 8006c84:	2001      	movs	r0, #1
 8006c86:	fa00 f202 	lsl.w	r2, r0, r2
 8006c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006c8e:	bf00      	nop
 8006c90:	370c      	adds	r7, #12
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	e000e100 	.word	0xe000e100

08006ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	6039      	str	r1, [r7, #0]
 8006caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	db0a      	blt.n	8006cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	b2da      	uxtb	r2, r3
 8006cb8:	490c      	ldr	r1, [pc, #48]	; (8006cec <__NVIC_SetPriority+0x4c>)
 8006cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cbe:	0112      	lsls	r2, r2, #4
 8006cc0:	b2d2      	uxtb	r2, r2
 8006cc2:	440b      	add	r3, r1
 8006cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006cc8:	e00a      	b.n	8006ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	b2da      	uxtb	r2, r3
 8006cce:	4908      	ldr	r1, [pc, #32]	; (8006cf0 <__NVIC_SetPriority+0x50>)
 8006cd0:	79fb      	ldrb	r3, [r7, #7]
 8006cd2:	f003 030f 	and.w	r3, r3, #15
 8006cd6:	3b04      	subs	r3, #4
 8006cd8:	0112      	lsls	r2, r2, #4
 8006cda:	b2d2      	uxtb	r2, r2
 8006cdc:	440b      	add	r3, r1
 8006cde:	761a      	strb	r2, [r3, #24]
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	e000e100 	.word	0xe000e100
 8006cf0:	e000ed00 	.word	0xe000ed00

08006cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b089      	sub	sp, #36	; 0x24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f003 0307 	and.w	r3, r3, #7
 8006d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	f1c3 0307 	rsb	r3, r3, #7
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	bf28      	it	cs
 8006d12:	2304      	movcs	r3, #4
 8006d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	3304      	adds	r3, #4
 8006d1a:	2b06      	cmp	r3, #6
 8006d1c:	d902      	bls.n	8006d24 <NVIC_EncodePriority+0x30>
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	3b03      	subs	r3, #3
 8006d22:	e000      	b.n	8006d26 <NVIC_EncodePriority+0x32>
 8006d24:	2300      	movs	r3, #0
 8006d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d2c:	69bb      	ldr	r3, [r7, #24]
 8006d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d32:	43da      	mvns	r2, r3
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	401a      	ands	r2, r3
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006d3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	fa01 f303 	lsl.w	r3, r1, r3
 8006d46:	43d9      	mvns	r1, r3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006d4c:	4313      	orrs	r3, r2
         );
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3724      	adds	r7, #36	; 0x24
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
	...

08006d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	3b01      	subs	r3, #1
 8006d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006d6c:	d301      	bcc.n	8006d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e00f      	b.n	8006d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d72:	4a0a      	ldr	r2, [pc, #40]	; (8006d9c <SysTick_Config+0x40>)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	3b01      	subs	r3, #1
 8006d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006d7a:	210f      	movs	r1, #15
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d80:	f7ff ff8e 	bl	8006ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d84:	4b05      	ldr	r3, [pc, #20]	; (8006d9c <SysTick_Config+0x40>)
 8006d86:	2200      	movs	r2, #0
 8006d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d8a:	4b04      	ldr	r3, [pc, #16]	; (8006d9c <SysTick_Config+0x40>)
 8006d8c:	2207      	movs	r2, #7
 8006d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3708      	adds	r7, #8
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	e000e010 	.word	0xe000e010

08006da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f7ff ff29 	bl	8006c00 <__NVIC_SetPriorityGrouping>
}
 8006dae:	bf00      	nop
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b086      	sub	sp, #24
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	60b9      	str	r1, [r7, #8]
 8006dc0:	607a      	str	r2, [r7, #4]
 8006dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006dc8:	f7ff ff3e 	bl	8006c48 <__NVIC_GetPriorityGrouping>
 8006dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	68b9      	ldr	r1, [r7, #8]
 8006dd2:	6978      	ldr	r0, [r7, #20]
 8006dd4:	f7ff ff8e 	bl	8006cf4 <NVIC_EncodePriority>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006dde:	4611      	mov	r1, r2
 8006de0:	4618      	mov	r0, r3
 8006de2:	f7ff ff5d 	bl	8006ca0 <__NVIC_SetPriority>
}
 8006de6:	bf00      	nop
 8006de8:	3718      	adds	r7, #24
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b082      	sub	sp, #8
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	4603      	mov	r3, r0
 8006df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7ff ff31 	bl	8006c64 <__NVIC_EnableIRQ>
}
 8006e02:	bf00      	nop
 8006e04:	3708      	adds	r7, #8
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b082      	sub	sp, #8
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7ff ffa2 	bl	8006d5c <SysTick_Config>
 8006e18:	4603      	mov	r3, r0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3708      	adds	r7, #8
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
	...

08006e24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006e30:	f7ff fab2 	bl	8006398 <HAL_GetTick>
 8006e34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d101      	bne.n	8006e40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e099      	b.n	8006f74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f022 0201 	bic.w	r2, r2, #1
 8006e5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e60:	e00f      	b.n	8006e82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e62:	f7ff fa99 	bl	8006398 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b05      	cmp	r3, #5
 8006e6e:	d908      	bls.n	8006e82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2220      	movs	r2, #32
 8006e74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2203      	movs	r2, #3
 8006e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	e078      	b.n	8006f74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0301 	and.w	r3, r3, #1
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d1e8      	bne.n	8006e62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	4b38      	ldr	r3, [pc, #224]	; (8006f7c <HAL_DMA_Init+0x158>)
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006eae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	691b      	ldr	r3, [r3, #16]
 8006eb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006eba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	699b      	ldr	r3, [r3, #24]
 8006ec0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ec6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed8:	2b04      	cmp	r3, #4
 8006eda:	d107      	bne.n	8006eec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f023 0307 	bic.w	r3, r3, #7
 8006f02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f12:	2b04      	cmp	r3, #4
 8006f14:	d117      	bne.n	8006f46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00e      	beq.n	8006f46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 fb01 	bl	8007530 <DMA_CheckFifoParam>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d008      	beq.n	8006f46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2240      	movs	r2, #64	; 0x40
 8006f38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006f42:	2301      	movs	r3, #1
 8006f44:	e016      	b.n	8006f74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 fab8 	bl	80074c4 <DMA_CalcBaseAndBitshift>
 8006f54:	4603      	mov	r3, r0
 8006f56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f5c:	223f      	movs	r2, #63	; 0x3f
 8006f5e:	409a      	lsls	r2, r3
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3718      	adds	r7, #24
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	f010803f 	.word	0xf010803f

08006f80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d101      	bne.n	8006fa6 <HAL_DMA_Start_IT+0x26>
 8006fa2:	2302      	movs	r3, #2
 8006fa4:	e040      	b.n	8007028 <HAL_DMA_Start_IT+0xa8>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d12f      	bne.n	800701a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2202      	movs	r2, #2
 8006fbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	68b9      	ldr	r1, [r7, #8]
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f000 fa4a 	bl	8007468 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fd8:	223f      	movs	r2, #63	; 0x3f
 8006fda:	409a      	lsls	r2, r3
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f042 0216 	orr.w	r2, r2, #22
 8006fee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d007      	beq.n	8007008 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f042 0208 	orr.w	r2, r2, #8
 8007006:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f042 0201 	orr.w	r2, r2, #1
 8007016:	601a      	str	r2, [r3, #0]
 8007018:	e005      	b.n	8007026 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007022:	2302      	movs	r3, #2
 8007024:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007026:	7dfb      	ldrb	r3, [r7, #23]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3718      	adds	r7, #24
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800703c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800703e:	f7ff f9ab 	bl	8006398 <HAL_GetTick>
 8007042:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800704a:	b2db      	uxtb	r3, r3
 800704c:	2b02      	cmp	r3, #2
 800704e:	d008      	beq.n	8007062 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2280      	movs	r2, #128	; 0x80
 8007054:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e052      	b.n	8007108 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 0216 	bic.w	r2, r2, #22
 8007070:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	695a      	ldr	r2, [r3, #20]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007080:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007086:	2b00      	cmp	r3, #0
 8007088:	d103      	bne.n	8007092 <HAL_DMA_Abort+0x62>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800708e:	2b00      	cmp	r3, #0
 8007090:	d007      	beq.n	80070a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f022 0208 	bic.w	r2, r2, #8
 80070a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f022 0201 	bic.w	r2, r2, #1
 80070b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070b2:	e013      	b.n	80070dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80070b4:	f7ff f970 	bl	8006398 <HAL_GetTick>
 80070b8:	4602      	mov	r2, r0
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	2b05      	cmp	r3, #5
 80070c0:	d90c      	bls.n	80070dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2220      	movs	r2, #32
 80070c6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2203      	movs	r2, #3
 80070cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80070d8:	2303      	movs	r3, #3
 80070da:	e015      	b.n	8007108 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 0301 	and.w	r3, r3, #1
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e4      	bne.n	80070b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070ee:	223f      	movs	r2, #63	; 0x3f
 80070f0:	409a      	lsls	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b02      	cmp	r3, #2
 8007122:	d004      	beq.n	800712e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2280      	movs	r2, #128	; 0x80
 8007128:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e00c      	b.n	8007148 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2205      	movs	r2, #5
 8007132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 0201 	bic.w	r2, r2, #1
 8007144:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800715c:	2300      	movs	r3, #0
 800715e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007160:	4b8e      	ldr	r3, [pc, #568]	; (800739c <HAL_DMA_IRQHandler+0x248>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a8e      	ldr	r2, [pc, #568]	; (80073a0 <HAL_DMA_IRQHandler+0x24c>)
 8007166:	fba2 2303 	umull	r2, r3, r2, r3
 800716a:	0a9b      	lsrs	r3, r3, #10
 800716c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007172:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800717e:	2208      	movs	r2, #8
 8007180:	409a      	lsls	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	4013      	ands	r3, r2
 8007186:	2b00      	cmp	r3, #0
 8007188:	d01a      	beq.n	80071c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0304 	and.w	r3, r3, #4
 8007194:	2b00      	cmp	r3, #0
 8007196:	d013      	beq.n	80071c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f022 0204 	bic.w	r2, r2, #4
 80071a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071ac:	2208      	movs	r2, #8
 80071ae:	409a      	lsls	r2, r3
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b8:	f043 0201 	orr.w	r2, r3, #1
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071c4:	2201      	movs	r2, #1
 80071c6:	409a      	lsls	r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	4013      	ands	r3, r2
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d012      	beq.n	80071f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00b      	beq.n	80071f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071e2:	2201      	movs	r2, #1
 80071e4:	409a      	lsls	r2, r3
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ee:	f043 0202 	orr.w	r2, r3, #2
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071fa:	2204      	movs	r2, #4
 80071fc:	409a      	lsls	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	4013      	ands	r3, r2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d012      	beq.n	800722c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 0302 	and.w	r3, r3, #2
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00b      	beq.n	800722c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007218:	2204      	movs	r2, #4
 800721a:	409a      	lsls	r2, r3
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007224:	f043 0204 	orr.w	r2, r3, #4
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007230:	2210      	movs	r2, #16
 8007232:	409a      	lsls	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	4013      	ands	r3, r2
 8007238:	2b00      	cmp	r3, #0
 800723a:	d043      	beq.n	80072c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0308 	and.w	r3, r3, #8
 8007246:	2b00      	cmp	r3, #0
 8007248:	d03c      	beq.n	80072c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800724e:	2210      	movs	r2, #16
 8007250:	409a      	lsls	r2, r3
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d018      	beq.n	8007296 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d108      	bne.n	8007284 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007276:	2b00      	cmp	r3, #0
 8007278:	d024      	beq.n	80072c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	4798      	blx	r3
 8007282:	e01f      	b.n	80072c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007288:	2b00      	cmp	r3, #0
 800728a:	d01b      	beq.n	80072c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	4798      	blx	r3
 8007294:	e016      	b.n	80072c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d107      	bne.n	80072b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f022 0208 	bic.w	r2, r2, #8
 80072b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d003      	beq.n	80072c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072c8:	2220      	movs	r2, #32
 80072ca:	409a      	lsls	r2, r3
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	4013      	ands	r3, r2
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	f000 808f 	beq.w	80073f4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0310 	and.w	r3, r3, #16
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 8087 	beq.w	80073f4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072ea:	2220      	movs	r2, #32
 80072ec:	409a      	lsls	r2, r3
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b05      	cmp	r3, #5
 80072fc:	d136      	bne.n	800736c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f022 0216 	bic.w	r2, r2, #22
 800730c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	695a      	ldr	r2, [r3, #20]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800731c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007322:	2b00      	cmp	r3, #0
 8007324:	d103      	bne.n	800732e <HAL_DMA_IRQHandler+0x1da>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800732a:	2b00      	cmp	r3, #0
 800732c:	d007      	beq.n	800733e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0208 	bic.w	r2, r2, #8
 800733c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007342:	223f      	movs	r2, #63	; 0x3f
 8007344:	409a      	lsls	r2, r3
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2201      	movs	r2, #1
 800734e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800735e:	2b00      	cmp	r3, #0
 8007360:	d07e      	beq.n	8007460 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	4798      	blx	r3
        }
        return;
 800736a:	e079      	b.n	8007460 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007376:	2b00      	cmp	r3, #0
 8007378:	d01d      	beq.n	80073b6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10d      	bne.n	80073a4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800738c:	2b00      	cmp	r3, #0
 800738e:	d031      	beq.n	80073f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	4798      	blx	r3
 8007398:	e02c      	b.n	80073f4 <HAL_DMA_IRQHandler+0x2a0>
 800739a:	bf00      	nop
 800739c:	20000024 	.word	0x20000024
 80073a0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d023      	beq.n	80073f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	4798      	blx	r3
 80073b4:	e01e      	b.n	80073f4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10f      	bne.n	80073e4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0210 	bic.w	r2, r2, #16
 80073d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d032      	beq.n	8007462 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007400:	f003 0301 	and.w	r3, r3, #1
 8007404:	2b00      	cmp	r3, #0
 8007406:	d022      	beq.n	800744e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2205      	movs	r2, #5
 800740c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f022 0201 	bic.w	r2, r2, #1
 800741e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	3301      	adds	r3, #1
 8007424:	60bb      	str	r3, [r7, #8]
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	429a      	cmp	r2, r3
 800742a:	d307      	bcc.n	800743c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1f2      	bne.n	8007420 <HAL_DMA_IRQHandler+0x2cc>
 800743a:	e000      	b.n	800743e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800743c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2201      	movs	r2, #1
 8007442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007452:	2b00      	cmp	r3, #0
 8007454:	d005      	beq.n	8007462 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	4798      	blx	r3
 800745e:	e000      	b.n	8007462 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007460:	bf00      	nop
    }
  }
}
 8007462:	3718      	adds	r7, #24
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
 8007474:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007484:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	2b40      	cmp	r3, #64	; 0x40
 8007494:	d108      	bne.n	80074a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68ba      	ldr	r2, [r7, #8]
 80074a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80074a6:	e007      	b.n	80074b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68ba      	ldr	r2, [r7, #8]
 80074ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	60da      	str	r2, [r3, #12]
}
 80074b8:	bf00      	nop
 80074ba:	3714      	adds	r7, #20
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	3b10      	subs	r3, #16
 80074d4:	4a14      	ldr	r2, [pc, #80]	; (8007528 <DMA_CalcBaseAndBitshift+0x64>)
 80074d6:	fba2 2303 	umull	r2, r3, r2, r3
 80074da:	091b      	lsrs	r3, r3, #4
 80074dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80074de:	4a13      	ldr	r2, [pc, #76]	; (800752c <DMA_CalcBaseAndBitshift+0x68>)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	4413      	add	r3, r2
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2b03      	cmp	r3, #3
 80074f0:	d909      	bls.n	8007506 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80074fa:	f023 0303 	bic.w	r3, r3, #3
 80074fe:	1d1a      	adds	r2, r3, #4
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	659a      	str	r2, [r3, #88]	; 0x58
 8007504:	e007      	b.n	8007516 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800750e:	f023 0303 	bic.w	r3, r3, #3
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800751a:	4618      	mov	r0, r3
 800751c:	3714      	adds	r7, #20
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	aaaaaaab 	.word	0xaaaaaaab
 800752c:	080105a4 	.word	0x080105a4

08007530 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007538:	2300      	movs	r3, #0
 800753a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007540:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d11f      	bne.n	800758a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	2b03      	cmp	r3, #3
 800754e:	d856      	bhi.n	80075fe <DMA_CheckFifoParam+0xce>
 8007550:	a201      	add	r2, pc, #4	; (adr r2, 8007558 <DMA_CheckFifoParam+0x28>)
 8007552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007556:	bf00      	nop
 8007558:	08007569 	.word	0x08007569
 800755c:	0800757b 	.word	0x0800757b
 8007560:	08007569 	.word	0x08007569
 8007564:	080075ff 	.word	0x080075ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800756c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007570:	2b00      	cmp	r3, #0
 8007572:	d046      	beq.n	8007602 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007578:	e043      	b.n	8007602 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007582:	d140      	bne.n	8007606 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007588:	e03d      	b.n	8007606 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007592:	d121      	bne.n	80075d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	2b03      	cmp	r3, #3
 8007598:	d837      	bhi.n	800760a <DMA_CheckFifoParam+0xda>
 800759a:	a201      	add	r2, pc, #4	; (adr r2, 80075a0 <DMA_CheckFifoParam+0x70>)
 800759c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a0:	080075b1 	.word	0x080075b1
 80075a4:	080075b7 	.word	0x080075b7
 80075a8:	080075b1 	.word	0x080075b1
 80075ac:	080075c9 	.word	0x080075c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	73fb      	strb	r3, [r7, #15]
      break;
 80075b4:	e030      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d025      	beq.n	800760e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075c6:	e022      	b.n	800760e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075cc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80075d0:	d11f      	bne.n	8007612 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80075d6:	e01c      	b.n	8007612 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b02      	cmp	r3, #2
 80075dc:	d903      	bls.n	80075e6 <DMA_CheckFifoParam+0xb6>
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	2b03      	cmp	r3, #3
 80075e2:	d003      	beq.n	80075ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80075e4:	e018      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	73fb      	strb	r3, [r7, #15]
      break;
 80075ea:	e015      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00e      	beq.n	8007616 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	73fb      	strb	r3, [r7, #15]
      break;
 80075fc:	e00b      	b.n	8007616 <DMA_CheckFifoParam+0xe6>
      break;
 80075fe:	bf00      	nop
 8007600:	e00a      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      break;
 8007602:	bf00      	nop
 8007604:	e008      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      break;
 8007606:	bf00      	nop
 8007608:	e006      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      break;
 800760a:	bf00      	nop
 800760c:	e004      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      break;
 800760e:	bf00      	nop
 8007610:	e002      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      break;   
 8007612:	bf00      	nop
 8007614:	e000      	b.n	8007618 <DMA_CheckFifoParam+0xe8>
      break;
 8007616:	bf00      	nop
    }
  } 
  
  return status; 
 8007618:	7bfb      	ldrb	r3, [r7, #15]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop

08007628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007628:	b480      	push	{r7}
 800762a:	b089      	sub	sp, #36	; 0x24
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007632:	2300      	movs	r3, #0
 8007634:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007636:	2300      	movs	r3, #0
 8007638:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800763a:	2300      	movs	r3, #0
 800763c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800763e:	2300      	movs	r3, #0
 8007640:	61fb      	str	r3, [r7, #28]
 8007642:	e165      	b.n	8007910 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007644:	2201      	movs	r2, #1
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	fa02 f303 	lsl.w	r3, r2, r3
 800764c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	4013      	ands	r3, r2
 8007656:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007658:	693a      	ldr	r2, [r7, #16]
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	429a      	cmp	r2, r3
 800765e:	f040 8154 	bne.w	800790a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f003 0303 	and.w	r3, r3, #3
 800766a:	2b01      	cmp	r3, #1
 800766c:	d005      	beq.n	800767a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007676:	2b02      	cmp	r3, #2
 8007678:	d130      	bne.n	80076dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	005b      	lsls	r3, r3, #1
 8007684:	2203      	movs	r2, #3
 8007686:	fa02 f303 	lsl.w	r3, r2, r3
 800768a:	43db      	mvns	r3, r3
 800768c:	69ba      	ldr	r2, [r7, #24]
 800768e:	4013      	ands	r3, r2
 8007690:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	68da      	ldr	r2, [r3, #12]
 8007696:	69fb      	ldr	r3, [r7, #28]
 8007698:	005b      	lsls	r3, r3, #1
 800769a:	fa02 f303 	lsl.w	r3, r2, r3
 800769e:	69ba      	ldr	r2, [r7, #24]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	69ba      	ldr	r2, [r7, #24]
 80076a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80076b0:	2201      	movs	r2, #1
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	fa02 f303 	lsl.w	r3, r2, r3
 80076b8:	43db      	mvns	r3, r3
 80076ba:	69ba      	ldr	r2, [r7, #24]
 80076bc:	4013      	ands	r3, r2
 80076be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	091b      	lsrs	r3, r3, #4
 80076c6:	f003 0201 	and.w	r2, r3, #1
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	fa02 f303 	lsl.w	r3, r2, r3
 80076d0:	69ba      	ldr	r2, [r7, #24]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f003 0303 	and.w	r3, r3, #3
 80076e4:	2b03      	cmp	r3, #3
 80076e6:	d017      	beq.n	8007718 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	005b      	lsls	r3, r3, #1
 80076f2:	2203      	movs	r2, #3
 80076f4:	fa02 f303 	lsl.w	r3, r2, r3
 80076f8:	43db      	mvns	r3, r3
 80076fa:	69ba      	ldr	r2, [r7, #24]
 80076fc:	4013      	ands	r3, r2
 80076fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	689a      	ldr	r2, [r3, #8]
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	005b      	lsls	r3, r3, #1
 8007708:	fa02 f303 	lsl.w	r3, r2, r3
 800770c:	69ba      	ldr	r2, [r7, #24]
 800770e:	4313      	orrs	r3, r2
 8007710:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	69ba      	ldr	r2, [r7, #24]
 8007716:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f003 0303 	and.w	r3, r3, #3
 8007720:	2b02      	cmp	r3, #2
 8007722:	d123      	bne.n	800776c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	08da      	lsrs	r2, r3, #3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	3208      	adds	r2, #8
 800772c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007730:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	f003 0307 	and.w	r3, r3, #7
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	220f      	movs	r2, #15
 800773c:	fa02 f303 	lsl.w	r3, r2, r3
 8007740:	43db      	mvns	r3, r3
 8007742:	69ba      	ldr	r2, [r7, #24]
 8007744:	4013      	ands	r3, r2
 8007746:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	691a      	ldr	r2, [r3, #16]
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	f003 0307 	and.w	r3, r3, #7
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	fa02 f303 	lsl.w	r3, r2, r3
 8007758:	69ba      	ldr	r2, [r7, #24]
 800775a:	4313      	orrs	r3, r2
 800775c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	08da      	lsrs	r2, r3, #3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	3208      	adds	r2, #8
 8007766:	69b9      	ldr	r1, [r7, #24]
 8007768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	005b      	lsls	r3, r3, #1
 8007776:	2203      	movs	r2, #3
 8007778:	fa02 f303 	lsl.w	r3, r2, r3
 800777c:	43db      	mvns	r3, r3
 800777e:	69ba      	ldr	r2, [r7, #24]
 8007780:	4013      	ands	r3, r2
 8007782:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f003 0203 	and.w	r2, r3, #3
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	005b      	lsls	r3, r3, #1
 8007790:	fa02 f303 	lsl.w	r3, r2, r3
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	4313      	orrs	r3, r2
 8007798:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f000 80ae 	beq.w	800790a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80077ae:	2300      	movs	r3, #0
 80077b0:	60fb      	str	r3, [r7, #12]
 80077b2:	4b5d      	ldr	r3, [pc, #372]	; (8007928 <HAL_GPIO_Init+0x300>)
 80077b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077b6:	4a5c      	ldr	r2, [pc, #368]	; (8007928 <HAL_GPIO_Init+0x300>)
 80077b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80077bc:	6453      	str	r3, [r2, #68]	; 0x44
 80077be:	4b5a      	ldr	r3, [pc, #360]	; (8007928 <HAL_GPIO_Init+0x300>)
 80077c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077c6:	60fb      	str	r3, [r7, #12]
 80077c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80077ca:	4a58      	ldr	r2, [pc, #352]	; (800792c <HAL_GPIO_Init+0x304>)
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	089b      	lsrs	r3, r3, #2
 80077d0:	3302      	adds	r3, #2
 80077d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	f003 0303 	and.w	r3, r3, #3
 80077de:	009b      	lsls	r3, r3, #2
 80077e0:	220f      	movs	r2, #15
 80077e2:	fa02 f303 	lsl.w	r3, r2, r3
 80077e6:	43db      	mvns	r3, r3
 80077e8:	69ba      	ldr	r2, [r7, #24]
 80077ea:	4013      	ands	r3, r2
 80077ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a4f      	ldr	r2, [pc, #316]	; (8007930 <HAL_GPIO_Init+0x308>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d025      	beq.n	8007842 <HAL_GPIO_Init+0x21a>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a4e      	ldr	r2, [pc, #312]	; (8007934 <HAL_GPIO_Init+0x30c>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d01f      	beq.n	800783e <HAL_GPIO_Init+0x216>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a4d      	ldr	r2, [pc, #308]	; (8007938 <HAL_GPIO_Init+0x310>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d019      	beq.n	800783a <HAL_GPIO_Init+0x212>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a4c      	ldr	r2, [pc, #304]	; (800793c <HAL_GPIO_Init+0x314>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d013      	beq.n	8007836 <HAL_GPIO_Init+0x20e>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a4b      	ldr	r2, [pc, #300]	; (8007940 <HAL_GPIO_Init+0x318>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d00d      	beq.n	8007832 <HAL_GPIO_Init+0x20a>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a4a      	ldr	r2, [pc, #296]	; (8007944 <HAL_GPIO_Init+0x31c>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d007      	beq.n	800782e <HAL_GPIO_Init+0x206>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a49      	ldr	r2, [pc, #292]	; (8007948 <HAL_GPIO_Init+0x320>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d101      	bne.n	800782a <HAL_GPIO_Init+0x202>
 8007826:	2306      	movs	r3, #6
 8007828:	e00c      	b.n	8007844 <HAL_GPIO_Init+0x21c>
 800782a:	2307      	movs	r3, #7
 800782c:	e00a      	b.n	8007844 <HAL_GPIO_Init+0x21c>
 800782e:	2305      	movs	r3, #5
 8007830:	e008      	b.n	8007844 <HAL_GPIO_Init+0x21c>
 8007832:	2304      	movs	r3, #4
 8007834:	e006      	b.n	8007844 <HAL_GPIO_Init+0x21c>
 8007836:	2303      	movs	r3, #3
 8007838:	e004      	b.n	8007844 <HAL_GPIO_Init+0x21c>
 800783a:	2302      	movs	r3, #2
 800783c:	e002      	b.n	8007844 <HAL_GPIO_Init+0x21c>
 800783e:	2301      	movs	r3, #1
 8007840:	e000      	b.n	8007844 <HAL_GPIO_Init+0x21c>
 8007842:	2300      	movs	r3, #0
 8007844:	69fa      	ldr	r2, [r7, #28]
 8007846:	f002 0203 	and.w	r2, r2, #3
 800784a:	0092      	lsls	r2, r2, #2
 800784c:	4093      	lsls	r3, r2
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	4313      	orrs	r3, r2
 8007852:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007854:	4935      	ldr	r1, [pc, #212]	; (800792c <HAL_GPIO_Init+0x304>)
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	089b      	lsrs	r3, r3, #2
 800785a:	3302      	adds	r3, #2
 800785c:	69ba      	ldr	r2, [r7, #24]
 800785e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007862:	4b3a      	ldr	r3, [pc, #232]	; (800794c <HAL_GPIO_Init+0x324>)
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	43db      	mvns	r3, r3
 800786c:	69ba      	ldr	r2, [r7, #24]
 800786e:	4013      	ands	r3, r2
 8007870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800787a:	2b00      	cmp	r3, #0
 800787c:	d003      	beq.n	8007886 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800787e:	69ba      	ldr	r2, [r7, #24]
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	4313      	orrs	r3, r2
 8007884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007886:	4a31      	ldr	r2, [pc, #196]	; (800794c <HAL_GPIO_Init+0x324>)
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800788c:	4b2f      	ldr	r3, [pc, #188]	; (800794c <HAL_GPIO_Init+0x324>)
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	43db      	mvns	r3, r3
 8007896:	69ba      	ldr	r2, [r7, #24]
 8007898:	4013      	ands	r3, r2
 800789a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d003      	beq.n	80078b0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80078a8:	69ba      	ldr	r2, [r7, #24]
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80078b0:	4a26      	ldr	r2, [pc, #152]	; (800794c <HAL_GPIO_Init+0x324>)
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80078b6:	4b25      	ldr	r3, [pc, #148]	; (800794c <HAL_GPIO_Init+0x324>)
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	43db      	mvns	r3, r3
 80078c0:	69ba      	ldr	r2, [r7, #24]
 80078c2:	4013      	ands	r3, r2
 80078c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80078d2:	69ba      	ldr	r2, [r7, #24]
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80078da:	4a1c      	ldr	r2, [pc, #112]	; (800794c <HAL_GPIO_Init+0x324>)
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80078e0:	4b1a      	ldr	r3, [pc, #104]	; (800794c <HAL_GPIO_Init+0x324>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	43db      	mvns	r3, r3
 80078ea:	69ba      	ldr	r2, [r7, #24]
 80078ec:	4013      	ands	r3, r2
 80078ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d003      	beq.n	8007904 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80078fc:	69ba      	ldr	r2, [r7, #24]
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	4313      	orrs	r3, r2
 8007902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007904:	4a11      	ldr	r2, [pc, #68]	; (800794c <HAL_GPIO_Init+0x324>)
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	3301      	adds	r3, #1
 800790e:	61fb      	str	r3, [r7, #28]
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	2b0f      	cmp	r3, #15
 8007914:	f67f ae96 	bls.w	8007644 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007918:	bf00      	nop
 800791a:	bf00      	nop
 800791c:	3724      	adds	r7, #36	; 0x24
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	40023800 	.word	0x40023800
 800792c:	40013800 	.word	0x40013800
 8007930:	40020000 	.word	0x40020000
 8007934:	40020400 	.word	0x40020400
 8007938:	40020800 	.word	0x40020800
 800793c:	40020c00 	.word	0x40020c00
 8007940:	40021000 	.word	0x40021000
 8007944:	40021400 	.word	0x40021400
 8007948:	40021800 	.word	0x40021800
 800794c:	40013c00 	.word	0x40013c00

08007950 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	460b      	mov	r3, r1
 800795a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	691a      	ldr	r2, [r3, #16]
 8007960:	887b      	ldrh	r3, [r7, #2]
 8007962:	4013      	ands	r3, r2
 8007964:	2b00      	cmp	r3, #0
 8007966:	d002      	beq.n	800796e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007968:	2301      	movs	r3, #1
 800796a:	73fb      	strb	r3, [r7, #15]
 800796c:	e001      	b.n	8007972 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800796e:	2300      	movs	r3, #0
 8007970:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007972:	7bfb      	ldrb	r3, [r7, #15]
}
 8007974:	4618      	mov	r0, r3
 8007976:	3714      	adds	r7, #20
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	460b      	mov	r3, r1
 800798a:	807b      	strh	r3, [r7, #2]
 800798c:	4613      	mov	r3, r2
 800798e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007990:	787b      	ldrb	r3, [r7, #1]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d003      	beq.n	800799e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007996:	887a      	ldrh	r2, [r7, #2]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800799c:	e003      	b.n	80079a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800799e:	887b      	ldrh	r3, [r7, #2]
 80079a0:	041a      	lsls	r2, r3, #16
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	619a      	str	r2, [r3, #24]
}
 80079a6:	bf00      	nop
 80079a8:	370c      	adds	r7, #12
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr

080079b2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b085      	sub	sp, #20
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
 80079ba:	460b      	mov	r3, r1
 80079bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	695b      	ldr	r3, [r3, #20]
 80079c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80079c4:	887a      	ldrh	r2, [r7, #2]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	4013      	ands	r3, r2
 80079ca:	041a      	lsls	r2, r3, #16
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	43d9      	mvns	r1, r3
 80079d0:	887b      	ldrh	r3, [r7, #2]
 80079d2:	400b      	ands	r3, r1
 80079d4:	431a      	orrs	r2, r3
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	619a      	str	r2, [r3, #24]
}
 80079da:	bf00      	nop
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
	...

080079e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b082      	sub	sp, #8
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	4603      	mov	r3, r0
 80079f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80079f2:	4b08      	ldr	r3, [pc, #32]	; (8007a14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80079f4:	695a      	ldr	r2, [r3, #20]
 80079f6:	88fb      	ldrh	r3, [r7, #6]
 80079f8:	4013      	ands	r3, r2
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d006      	beq.n	8007a0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80079fe:	4a05      	ldr	r2, [pc, #20]	; (8007a14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a00:	88fb      	ldrh	r3, [r7, #6]
 8007a02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007a04:	88fb      	ldrh	r3, [r7, #6]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 f806 	bl	8007a18 <HAL_GPIO_EXTI_Callback>
  }
}
 8007a0c:	bf00      	nop
 8007a0e:	3708      	adds	r7, #8
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	40013c00 	.word	0x40013c00

08007a18 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	4603      	mov	r3, r0
 8007a20:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007a22:	bf00      	nop
 8007a24:	370c      	adds	r7, #12
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr
	...

08007a30 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b082      	sub	sp, #8
 8007a34:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	603b      	str	r3, [r7, #0]
 8007a3e:	4b20      	ldr	r3, [pc, #128]	; (8007ac0 <HAL_PWREx_EnableOverDrive+0x90>)
 8007a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a42:	4a1f      	ldr	r2, [pc, #124]	; (8007ac0 <HAL_PWREx_EnableOverDrive+0x90>)
 8007a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a48:	6413      	str	r3, [r2, #64]	; 0x40
 8007a4a:	4b1d      	ldr	r3, [pc, #116]	; (8007ac0 <HAL_PWREx_EnableOverDrive+0x90>)
 8007a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a52:	603b      	str	r3, [r7, #0]
 8007a54:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007a56:	4b1b      	ldr	r3, [pc, #108]	; (8007ac4 <HAL_PWREx_EnableOverDrive+0x94>)
 8007a58:	2201      	movs	r2, #1
 8007a5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a5c:	f7fe fc9c 	bl	8006398 <HAL_GetTick>
 8007a60:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007a62:	e009      	b.n	8007a78 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007a64:	f7fe fc98 	bl	8006398 <HAL_GetTick>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a72:	d901      	bls.n	8007a78 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007a74:	2303      	movs	r3, #3
 8007a76:	e01f      	b.n	8007ab8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007a78:	4b13      	ldr	r3, [pc, #76]	; (8007ac8 <HAL_PWREx_EnableOverDrive+0x98>)
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a84:	d1ee      	bne.n	8007a64 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007a86:	4b11      	ldr	r3, [pc, #68]	; (8007acc <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a88:	2201      	movs	r2, #1
 8007a8a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a8c:	f7fe fc84 	bl	8006398 <HAL_GetTick>
 8007a90:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a92:	e009      	b.n	8007aa8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007a94:	f7fe fc80 	bl	8006398 <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007aa2:	d901      	bls.n	8007aa8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	e007      	b.n	8007ab8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007aa8:	4b07      	ldr	r3, [pc, #28]	; (8007ac8 <HAL_PWREx_EnableOverDrive+0x98>)
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ab0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ab4:	d1ee      	bne.n	8007a94 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3708      	adds	r7, #8
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	40023800 	.word	0x40023800
 8007ac4:	420e0040 	.word	0x420e0040
 8007ac8:	40007000 	.word	0x40007000
 8007acc:	420e0044 	.word	0x420e0044

08007ad0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d101      	bne.n	8007ae4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e0cc      	b.n	8007c7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ae4:	4b68      	ldr	r3, [pc, #416]	; (8007c88 <HAL_RCC_ClockConfig+0x1b8>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 030f 	and.w	r3, r3, #15
 8007aec:	683a      	ldr	r2, [r7, #0]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d90c      	bls.n	8007b0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007af2:	4b65      	ldr	r3, [pc, #404]	; (8007c88 <HAL_RCC_ClockConfig+0x1b8>)
 8007af4:	683a      	ldr	r2, [r7, #0]
 8007af6:	b2d2      	uxtb	r2, r2
 8007af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007afa:	4b63      	ldr	r3, [pc, #396]	; (8007c88 <HAL_RCC_ClockConfig+0x1b8>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f003 030f 	and.w	r3, r3, #15
 8007b02:	683a      	ldr	r2, [r7, #0]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d001      	beq.n	8007b0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e0b8      	b.n	8007c7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f003 0302 	and.w	r3, r3, #2
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d020      	beq.n	8007b5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f003 0304 	and.w	r3, r3, #4
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d005      	beq.n	8007b30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b24:	4b59      	ldr	r3, [pc, #356]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	4a58      	ldr	r2, [pc, #352]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007b2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 0308 	and.w	r3, r3, #8
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d005      	beq.n	8007b48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b3c:	4b53      	ldr	r3, [pc, #332]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	4a52      	ldr	r2, [pc, #328]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007b46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b48:	4b50      	ldr	r3, [pc, #320]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	494d      	ldr	r1, [pc, #308]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 0301 	and.w	r3, r3, #1
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d044      	beq.n	8007bf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d107      	bne.n	8007b7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b6e:	4b47      	ldr	r3, [pc, #284]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d119      	bne.n	8007bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e07f      	b.n	8007c7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	2b02      	cmp	r3, #2
 8007b84:	d003      	beq.n	8007b8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b8a:	2b03      	cmp	r3, #3
 8007b8c:	d107      	bne.n	8007b9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b8e:	4b3f      	ldr	r3, [pc, #252]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d109      	bne.n	8007bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e06f      	b.n	8007c7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b9e:	4b3b      	ldr	r3, [pc, #236]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 0302 	and.w	r3, r3, #2
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e067      	b.n	8007c7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007bae:	4b37      	ldr	r3, [pc, #220]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f023 0203 	bic.w	r2, r3, #3
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	4934      	ldr	r1, [pc, #208]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007bc0:	f7fe fbea 	bl	8006398 <HAL_GetTick>
 8007bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bc6:	e00a      	b.n	8007bde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bc8:	f7fe fbe6 	bl	8006398 <HAL_GetTick>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	1ad3      	subs	r3, r2, r3
 8007bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d901      	bls.n	8007bde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e04f      	b.n	8007c7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bde:	4b2b      	ldr	r3, [pc, #172]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	f003 020c 	and.w	r2, r3, #12
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d1eb      	bne.n	8007bc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007bf0:	4b25      	ldr	r3, [pc, #148]	; (8007c88 <HAL_RCC_ClockConfig+0x1b8>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 030f 	and.w	r3, r3, #15
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d20c      	bcs.n	8007c18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bfe:	4b22      	ldr	r3, [pc, #136]	; (8007c88 <HAL_RCC_ClockConfig+0x1b8>)
 8007c00:	683a      	ldr	r2, [r7, #0]
 8007c02:	b2d2      	uxtb	r2, r2
 8007c04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c06:	4b20      	ldr	r3, [pc, #128]	; (8007c88 <HAL_RCC_ClockConfig+0x1b8>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f003 030f 	and.w	r3, r3, #15
 8007c0e:	683a      	ldr	r2, [r7, #0]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d001      	beq.n	8007c18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e032      	b.n	8007c7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 0304 	and.w	r3, r3, #4
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d008      	beq.n	8007c36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c24:	4b19      	ldr	r3, [pc, #100]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	4916      	ldr	r1, [pc, #88]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007c32:	4313      	orrs	r3, r2
 8007c34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 0308 	and.w	r3, r3, #8
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d009      	beq.n	8007c56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c42:	4b12      	ldr	r3, [pc, #72]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	691b      	ldr	r3, [r3, #16]
 8007c4e:	00db      	lsls	r3, r3, #3
 8007c50:	490e      	ldr	r1, [pc, #56]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007c52:	4313      	orrs	r3, r2
 8007c54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007c56:	f000 f855 	bl	8007d04 <HAL_RCC_GetSysClockFreq>
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	4b0b      	ldr	r3, [pc, #44]	; (8007c8c <HAL_RCC_ClockConfig+0x1bc>)
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	091b      	lsrs	r3, r3, #4
 8007c62:	f003 030f 	and.w	r3, r3, #15
 8007c66:	490a      	ldr	r1, [pc, #40]	; (8007c90 <HAL_RCC_ClockConfig+0x1c0>)
 8007c68:	5ccb      	ldrb	r3, [r1, r3]
 8007c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8007c6e:	4a09      	ldr	r2, [pc, #36]	; (8007c94 <HAL_RCC_ClockConfig+0x1c4>)
 8007c70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007c72:	4b09      	ldr	r3, [pc, #36]	; (8007c98 <HAL_RCC_ClockConfig+0x1c8>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7fe fb4a 	bl	8006310 <HAL_InitTick>

  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	40023c00 	.word	0x40023c00
 8007c8c:	40023800 	.word	0x40023800
 8007c90:	0801058c 	.word	0x0801058c
 8007c94:	20000024 	.word	0x20000024
 8007c98:	20000030 	.word	0x20000030

08007c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ca0:	4b03      	ldr	r3, [pc, #12]	; (8007cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	20000024 	.word	0x20000024

08007cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007cb8:	f7ff fff0 	bl	8007c9c <HAL_RCC_GetHCLKFreq>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	4b05      	ldr	r3, [pc, #20]	; (8007cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	0a9b      	lsrs	r3, r3, #10
 8007cc4:	f003 0307 	and.w	r3, r3, #7
 8007cc8:	4903      	ldr	r1, [pc, #12]	; (8007cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cca:	5ccb      	ldrb	r3, [r1, r3]
 8007ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	40023800 	.word	0x40023800
 8007cd8:	0801059c 	.word	0x0801059c

08007cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007ce0:	f7ff ffdc 	bl	8007c9c <HAL_RCC_GetHCLKFreq>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	4b05      	ldr	r3, [pc, #20]	; (8007cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	0b5b      	lsrs	r3, r3, #13
 8007cec:	f003 0307 	and.w	r3, r3, #7
 8007cf0:	4903      	ldr	r1, [pc, #12]	; (8007d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007cf2:	5ccb      	ldrb	r3, [r1, r3]
 8007cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	bd80      	pop	{r7, pc}
 8007cfc:	40023800 	.word	0x40023800
 8007d00:	0801059c 	.word	0x0801059c

08007d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d08:	b0ae      	sub	sp, #184	; 0xb8
 8007d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007d12:	2300      	movs	r3, #0
 8007d14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007d24:	2300      	movs	r3, #0
 8007d26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d2a:	4bcb      	ldr	r3, [pc, #812]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	f003 030c 	and.w	r3, r3, #12
 8007d32:	2b0c      	cmp	r3, #12
 8007d34:	f200 8206 	bhi.w	8008144 <HAL_RCC_GetSysClockFreq+0x440>
 8007d38:	a201      	add	r2, pc, #4	; (adr r2, 8007d40 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d3e:	bf00      	nop
 8007d40:	08007d75 	.word	0x08007d75
 8007d44:	08008145 	.word	0x08008145
 8007d48:	08008145 	.word	0x08008145
 8007d4c:	08008145 	.word	0x08008145
 8007d50:	08007d7d 	.word	0x08007d7d
 8007d54:	08008145 	.word	0x08008145
 8007d58:	08008145 	.word	0x08008145
 8007d5c:	08008145 	.word	0x08008145
 8007d60:	08007d85 	.word	0x08007d85
 8007d64:	08008145 	.word	0x08008145
 8007d68:	08008145 	.word	0x08008145
 8007d6c:	08008145 	.word	0x08008145
 8007d70:	08007f75 	.word	0x08007f75
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d74:	4bb9      	ldr	r3, [pc, #740]	; (800805c <HAL_RCC_GetSysClockFreq+0x358>)
 8007d76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007d7a:	e1e7      	b.n	800814c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d7c:	4bb8      	ldr	r3, [pc, #736]	; (8008060 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007d82:	e1e3      	b.n	800814c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d84:	4bb4      	ldr	r3, [pc, #720]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d90:	4bb1      	ldr	r3, [pc, #708]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d071      	beq.n	8007e80 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d9c:	4bae      	ldr	r3, [pc, #696]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	099b      	lsrs	r3, r3, #6
 8007da2:	2200      	movs	r2, #0
 8007da4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007da8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007db8:	2300      	movs	r3, #0
 8007dba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007dbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007dc2:	4622      	mov	r2, r4
 8007dc4:	462b      	mov	r3, r5
 8007dc6:	f04f 0000 	mov.w	r0, #0
 8007dca:	f04f 0100 	mov.w	r1, #0
 8007dce:	0159      	lsls	r1, r3, #5
 8007dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007dd4:	0150      	lsls	r0, r2, #5
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	460b      	mov	r3, r1
 8007dda:	4621      	mov	r1, r4
 8007ddc:	1a51      	subs	r1, r2, r1
 8007dde:	6439      	str	r1, [r7, #64]	; 0x40
 8007de0:	4629      	mov	r1, r5
 8007de2:	eb63 0301 	sbc.w	r3, r3, r1
 8007de6:	647b      	str	r3, [r7, #68]	; 0x44
 8007de8:	f04f 0200 	mov.w	r2, #0
 8007dec:	f04f 0300 	mov.w	r3, #0
 8007df0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007df4:	4649      	mov	r1, r9
 8007df6:	018b      	lsls	r3, r1, #6
 8007df8:	4641      	mov	r1, r8
 8007dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007dfe:	4641      	mov	r1, r8
 8007e00:	018a      	lsls	r2, r1, #6
 8007e02:	4641      	mov	r1, r8
 8007e04:	1a51      	subs	r1, r2, r1
 8007e06:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e08:	4649      	mov	r1, r9
 8007e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8007e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e10:	f04f 0200 	mov.w	r2, #0
 8007e14:	f04f 0300 	mov.w	r3, #0
 8007e18:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	00cb      	lsls	r3, r1, #3
 8007e20:	4641      	mov	r1, r8
 8007e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e26:	4641      	mov	r1, r8
 8007e28:	00ca      	lsls	r2, r1, #3
 8007e2a:	4610      	mov	r0, r2
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	4603      	mov	r3, r0
 8007e30:	4622      	mov	r2, r4
 8007e32:	189b      	adds	r3, r3, r2
 8007e34:	633b      	str	r3, [r7, #48]	; 0x30
 8007e36:	462b      	mov	r3, r5
 8007e38:	460a      	mov	r2, r1
 8007e3a:	eb42 0303 	adc.w	r3, r2, r3
 8007e3e:	637b      	str	r3, [r7, #52]	; 0x34
 8007e40:	f04f 0200 	mov.w	r2, #0
 8007e44:	f04f 0300 	mov.w	r3, #0
 8007e48:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	024b      	lsls	r3, r1, #9
 8007e50:	4621      	mov	r1, r4
 8007e52:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007e56:	4621      	mov	r1, r4
 8007e58:	024a      	lsls	r2, r1, #9
 8007e5a:	4610      	mov	r0, r2
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e62:	2200      	movs	r2, #0
 8007e64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007e68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007e6c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007e70:	f7f8 ff0a 	bl	8000c88 <__aeabi_uldivmod>
 8007e74:	4602      	mov	r2, r0
 8007e76:	460b      	mov	r3, r1
 8007e78:	4613      	mov	r3, r2
 8007e7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e7e:	e067      	b.n	8007f50 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e80:	4b75      	ldr	r3, [pc, #468]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	099b      	lsrs	r3, r3, #6
 8007e86:	2200      	movs	r2, #0
 8007e88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007e8c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007e90:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007e94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e98:	67bb      	str	r3, [r7, #120]	; 0x78
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007e9e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007ea2:	4622      	mov	r2, r4
 8007ea4:	462b      	mov	r3, r5
 8007ea6:	f04f 0000 	mov.w	r0, #0
 8007eaa:	f04f 0100 	mov.w	r1, #0
 8007eae:	0159      	lsls	r1, r3, #5
 8007eb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007eb4:	0150      	lsls	r0, r2, #5
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4621      	mov	r1, r4
 8007ebc:	1a51      	subs	r1, r2, r1
 8007ebe:	62b9      	str	r1, [r7, #40]	; 0x28
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	eb63 0301 	sbc.w	r3, r3, r1
 8007ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ec8:	f04f 0200 	mov.w	r2, #0
 8007ecc:	f04f 0300 	mov.w	r3, #0
 8007ed0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007ed4:	4649      	mov	r1, r9
 8007ed6:	018b      	lsls	r3, r1, #6
 8007ed8:	4641      	mov	r1, r8
 8007eda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ede:	4641      	mov	r1, r8
 8007ee0:	018a      	lsls	r2, r1, #6
 8007ee2:	4641      	mov	r1, r8
 8007ee4:	ebb2 0a01 	subs.w	sl, r2, r1
 8007ee8:	4649      	mov	r1, r9
 8007eea:	eb63 0b01 	sbc.w	fp, r3, r1
 8007eee:	f04f 0200 	mov.w	r2, #0
 8007ef2:	f04f 0300 	mov.w	r3, #0
 8007ef6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007efa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007efe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f02:	4692      	mov	sl, r2
 8007f04:	469b      	mov	fp, r3
 8007f06:	4623      	mov	r3, r4
 8007f08:	eb1a 0303 	adds.w	r3, sl, r3
 8007f0c:	623b      	str	r3, [r7, #32]
 8007f0e:	462b      	mov	r3, r5
 8007f10:	eb4b 0303 	adc.w	r3, fp, r3
 8007f14:	627b      	str	r3, [r7, #36]	; 0x24
 8007f16:	f04f 0200 	mov.w	r2, #0
 8007f1a:	f04f 0300 	mov.w	r3, #0
 8007f1e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007f22:	4629      	mov	r1, r5
 8007f24:	028b      	lsls	r3, r1, #10
 8007f26:	4621      	mov	r1, r4
 8007f28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	028a      	lsls	r2, r1, #10
 8007f30:	4610      	mov	r0, r2
 8007f32:	4619      	mov	r1, r3
 8007f34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f38:	2200      	movs	r2, #0
 8007f3a:	673b      	str	r3, [r7, #112]	; 0x70
 8007f3c:	677a      	str	r2, [r7, #116]	; 0x74
 8007f3e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007f42:	f7f8 fea1 	bl	8000c88 <__aeabi_uldivmod>
 8007f46:	4602      	mov	r2, r0
 8007f48:	460b      	mov	r3, r1
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f50:	4b41      	ldr	r3, [pc, #260]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	0c1b      	lsrs	r3, r3, #16
 8007f56:	f003 0303 	and.w	r3, r3, #3
 8007f5a:	3301      	adds	r3, #1
 8007f5c:	005b      	lsls	r3, r3, #1
 8007f5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007f62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007f66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007f72:	e0eb      	b.n	800814c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f74:	4b38      	ldr	r3, [pc, #224]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f80:	4b35      	ldr	r3, [pc, #212]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d06b      	beq.n	8008064 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f8c:	4b32      	ldr	r3, [pc, #200]	; (8008058 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	099b      	lsrs	r3, r3, #6
 8007f92:	2200      	movs	r2, #0
 8007f94:	66bb      	str	r3, [r7, #104]	; 0x68
 8007f96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007f98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f9e:	663b      	str	r3, [r7, #96]	; 0x60
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	667b      	str	r3, [r7, #100]	; 0x64
 8007fa4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007fa8:	4622      	mov	r2, r4
 8007faa:	462b      	mov	r3, r5
 8007fac:	f04f 0000 	mov.w	r0, #0
 8007fb0:	f04f 0100 	mov.w	r1, #0
 8007fb4:	0159      	lsls	r1, r3, #5
 8007fb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fba:	0150      	lsls	r0, r2, #5
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	4621      	mov	r1, r4
 8007fc2:	1a51      	subs	r1, r2, r1
 8007fc4:	61b9      	str	r1, [r7, #24]
 8007fc6:	4629      	mov	r1, r5
 8007fc8:	eb63 0301 	sbc.w	r3, r3, r1
 8007fcc:	61fb      	str	r3, [r7, #28]
 8007fce:	f04f 0200 	mov.w	r2, #0
 8007fd2:	f04f 0300 	mov.w	r3, #0
 8007fd6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007fda:	4659      	mov	r1, fp
 8007fdc:	018b      	lsls	r3, r1, #6
 8007fde:	4651      	mov	r1, sl
 8007fe0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007fe4:	4651      	mov	r1, sl
 8007fe6:	018a      	lsls	r2, r1, #6
 8007fe8:	4651      	mov	r1, sl
 8007fea:	ebb2 0801 	subs.w	r8, r2, r1
 8007fee:	4659      	mov	r1, fp
 8007ff0:	eb63 0901 	sbc.w	r9, r3, r1
 8007ff4:	f04f 0200 	mov.w	r2, #0
 8007ff8:	f04f 0300 	mov.w	r3, #0
 8007ffc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008000:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008004:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008008:	4690      	mov	r8, r2
 800800a:	4699      	mov	r9, r3
 800800c:	4623      	mov	r3, r4
 800800e:	eb18 0303 	adds.w	r3, r8, r3
 8008012:	613b      	str	r3, [r7, #16]
 8008014:	462b      	mov	r3, r5
 8008016:	eb49 0303 	adc.w	r3, r9, r3
 800801a:	617b      	str	r3, [r7, #20]
 800801c:	f04f 0200 	mov.w	r2, #0
 8008020:	f04f 0300 	mov.w	r3, #0
 8008024:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008028:	4629      	mov	r1, r5
 800802a:	024b      	lsls	r3, r1, #9
 800802c:	4621      	mov	r1, r4
 800802e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008032:	4621      	mov	r1, r4
 8008034:	024a      	lsls	r2, r1, #9
 8008036:	4610      	mov	r0, r2
 8008038:	4619      	mov	r1, r3
 800803a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800803e:	2200      	movs	r2, #0
 8008040:	65bb      	str	r3, [r7, #88]	; 0x58
 8008042:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008044:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008048:	f7f8 fe1e 	bl	8000c88 <__aeabi_uldivmod>
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	4613      	mov	r3, r2
 8008052:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008056:	e065      	b.n	8008124 <HAL_RCC_GetSysClockFreq+0x420>
 8008058:	40023800 	.word	0x40023800
 800805c:	00f42400 	.word	0x00f42400
 8008060:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008064:	4b3d      	ldr	r3, [pc, #244]	; (800815c <HAL_RCC_GetSysClockFreq+0x458>)
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	099b      	lsrs	r3, r3, #6
 800806a:	2200      	movs	r2, #0
 800806c:	4618      	mov	r0, r3
 800806e:	4611      	mov	r1, r2
 8008070:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008074:	653b      	str	r3, [r7, #80]	; 0x50
 8008076:	2300      	movs	r3, #0
 8008078:	657b      	str	r3, [r7, #84]	; 0x54
 800807a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800807e:	4642      	mov	r2, r8
 8008080:	464b      	mov	r3, r9
 8008082:	f04f 0000 	mov.w	r0, #0
 8008086:	f04f 0100 	mov.w	r1, #0
 800808a:	0159      	lsls	r1, r3, #5
 800808c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008090:	0150      	lsls	r0, r2, #5
 8008092:	4602      	mov	r2, r0
 8008094:	460b      	mov	r3, r1
 8008096:	4641      	mov	r1, r8
 8008098:	1a51      	subs	r1, r2, r1
 800809a:	60b9      	str	r1, [r7, #8]
 800809c:	4649      	mov	r1, r9
 800809e:	eb63 0301 	sbc.w	r3, r3, r1
 80080a2:	60fb      	str	r3, [r7, #12]
 80080a4:	f04f 0200 	mov.w	r2, #0
 80080a8:	f04f 0300 	mov.w	r3, #0
 80080ac:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80080b0:	4659      	mov	r1, fp
 80080b2:	018b      	lsls	r3, r1, #6
 80080b4:	4651      	mov	r1, sl
 80080b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80080ba:	4651      	mov	r1, sl
 80080bc:	018a      	lsls	r2, r1, #6
 80080be:	4651      	mov	r1, sl
 80080c0:	1a54      	subs	r4, r2, r1
 80080c2:	4659      	mov	r1, fp
 80080c4:	eb63 0501 	sbc.w	r5, r3, r1
 80080c8:	f04f 0200 	mov.w	r2, #0
 80080cc:	f04f 0300 	mov.w	r3, #0
 80080d0:	00eb      	lsls	r3, r5, #3
 80080d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080d6:	00e2      	lsls	r2, r4, #3
 80080d8:	4614      	mov	r4, r2
 80080da:	461d      	mov	r5, r3
 80080dc:	4643      	mov	r3, r8
 80080de:	18e3      	adds	r3, r4, r3
 80080e0:	603b      	str	r3, [r7, #0]
 80080e2:	464b      	mov	r3, r9
 80080e4:	eb45 0303 	adc.w	r3, r5, r3
 80080e8:	607b      	str	r3, [r7, #4]
 80080ea:	f04f 0200 	mov.w	r2, #0
 80080ee:	f04f 0300 	mov.w	r3, #0
 80080f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80080f6:	4629      	mov	r1, r5
 80080f8:	028b      	lsls	r3, r1, #10
 80080fa:	4621      	mov	r1, r4
 80080fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008100:	4621      	mov	r1, r4
 8008102:	028a      	lsls	r2, r1, #10
 8008104:	4610      	mov	r0, r2
 8008106:	4619      	mov	r1, r3
 8008108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800810c:	2200      	movs	r2, #0
 800810e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008110:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008112:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008116:	f7f8 fdb7 	bl	8000c88 <__aeabi_uldivmod>
 800811a:	4602      	mov	r2, r0
 800811c:	460b      	mov	r3, r1
 800811e:	4613      	mov	r3, r2
 8008120:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008124:	4b0d      	ldr	r3, [pc, #52]	; (800815c <HAL_RCC_GetSysClockFreq+0x458>)
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	0f1b      	lsrs	r3, r3, #28
 800812a:	f003 0307 	and.w	r3, r3, #7
 800812e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008132:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008136:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800813a:	fbb2 f3f3 	udiv	r3, r2, r3
 800813e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008142:	e003      	b.n	800814c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008144:	4b06      	ldr	r3, [pc, #24]	; (8008160 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008146:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800814a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800814c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008150:	4618      	mov	r0, r3
 8008152:	37b8      	adds	r7, #184	; 0xb8
 8008154:	46bd      	mov	sp, r7
 8008156:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800815a:	bf00      	nop
 800815c:	40023800 	.word	0x40023800
 8008160:	00f42400 	.word	0x00f42400

08008164 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d101      	bne.n	8008176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e28d      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	2b00      	cmp	r3, #0
 8008180:	f000 8083 	beq.w	800828a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008184:	4b94      	ldr	r3, [pc, #592]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	f003 030c 	and.w	r3, r3, #12
 800818c:	2b04      	cmp	r3, #4
 800818e:	d019      	beq.n	80081c4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008190:	4b91      	ldr	r3, [pc, #580]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008198:	2b08      	cmp	r3, #8
 800819a:	d106      	bne.n	80081aa <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800819c:	4b8e      	ldr	r3, [pc, #568]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081a8:	d00c      	beq.n	80081c4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081aa:	4b8b      	ldr	r3, [pc, #556]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80081b2:	2b0c      	cmp	r3, #12
 80081b4:	d112      	bne.n	80081dc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081b6:	4b88      	ldr	r3, [pc, #544]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081c2:	d10b      	bne.n	80081dc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081c4:	4b84      	ldr	r3, [pc, #528]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d05b      	beq.n	8008288 <HAL_RCC_OscConfig+0x124>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d157      	bne.n	8008288 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80081d8:	2301      	movs	r3, #1
 80081da:	e25a      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081e4:	d106      	bne.n	80081f4 <HAL_RCC_OscConfig+0x90>
 80081e6:	4b7c      	ldr	r3, [pc, #496]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a7b      	ldr	r2, [pc, #492]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80081ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081f0:	6013      	str	r3, [r2, #0]
 80081f2:	e01d      	b.n	8008230 <HAL_RCC_OscConfig+0xcc>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081fc:	d10c      	bne.n	8008218 <HAL_RCC_OscConfig+0xb4>
 80081fe:	4b76      	ldr	r3, [pc, #472]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a75      	ldr	r2, [pc, #468]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008204:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008208:	6013      	str	r3, [r2, #0]
 800820a:	4b73      	ldr	r3, [pc, #460]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a72      	ldr	r2, [pc, #456]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008214:	6013      	str	r3, [r2, #0]
 8008216:	e00b      	b.n	8008230 <HAL_RCC_OscConfig+0xcc>
 8008218:	4b6f      	ldr	r3, [pc, #444]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a6e      	ldr	r2, [pc, #440]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800821e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008222:	6013      	str	r3, [r2, #0]
 8008224:	4b6c      	ldr	r3, [pc, #432]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a6b      	ldr	r2, [pc, #428]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800822a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800822e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d013      	beq.n	8008260 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008238:	f7fe f8ae 	bl	8006398 <HAL_GetTick>
 800823c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800823e:	e008      	b.n	8008252 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008240:	f7fe f8aa 	bl	8006398 <HAL_GetTick>
 8008244:	4602      	mov	r2, r0
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	1ad3      	subs	r3, r2, r3
 800824a:	2b64      	cmp	r3, #100	; 0x64
 800824c:	d901      	bls.n	8008252 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800824e:	2303      	movs	r3, #3
 8008250:	e21f      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008252:	4b61      	ldr	r3, [pc, #388]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800825a:	2b00      	cmp	r3, #0
 800825c:	d0f0      	beq.n	8008240 <HAL_RCC_OscConfig+0xdc>
 800825e:	e014      	b.n	800828a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008260:	f7fe f89a 	bl	8006398 <HAL_GetTick>
 8008264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008266:	e008      	b.n	800827a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008268:	f7fe f896 	bl	8006398 <HAL_GetTick>
 800826c:	4602      	mov	r2, r0
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	2b64      	cmp	r3, #100	; 0x64
 8008274:	d901      	bls.n	800827a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	e20b      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800827a:	4b57      	ldr	r3, [pc, #348]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1f0      	bne.n	8008268 <HAL_RCC_OscConfig+0x104>
 8008286:	e000      	b.n	800828a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 0302 	and.w	r3, r3, #2
 8008292:	2b00      	cmp	r3, #0
 8008294:	d06f      	beq.n	8008376 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008296:	4b50      	ldr	r3, [pc, #320]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f003 030c 	and.w	r3, r3, #12
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d017      	beq.n	80082d2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082a2:	4b4d      	ldr	r3, [pc, #308]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80082aa:	2b08      	cmp	r3, #8
 80082ac:	d105      	bne.n	80082ba <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082ae:	4b4a      	ldr	r3, [pc, #296]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00b      	beq.n	80082d2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082ba:	4b47      	ldr	r3, [pc, #284]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80082c2:	2b0c      	cmp	r3, #12
 80082c4:	d11c      	bne.n	8008300 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082c6:	4b44      	ldr	r3, [pc, #272]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d116      	bne.n	8008300 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082d2:	4b41      	ldr	r3, [pc, #260]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f003 0302 	and.w	r3, r3, #2
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d005      	beq.n	80082ea <HAL_RCC_OscConfig+0x186>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d001      	beq.n	80082ea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80082e6:	2301      	movs	r3, #1
 80082e8:	e1d3      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082ea:	4b3b      	ldr	r3, [pc, #236]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	00db      	lsls	r3, r3, #3
 80082f8:	4937      	ldr	r1, [pc, #220]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80082fa:	4313      	orrs	r3, r2
 80082fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082fe:	e03a      	b.n	8008376 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d020      	beq.n	800834a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008308:	4b34      	ldr	r3, [pc, #208]	; (80083dc <HAL_RCC_OscConfig+0x278>)
 800830a:	2201      	movs	r2, #1
 800830c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800830e:	f7fe f843 	bl	8006398 <HAL_GetTick>
 8008312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008314:	e008      	b.n	8008328 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008316:	f7fe f83f 	bl	8006398 <HAL_GetTick>
 800831a:	4602      	mov	r2, r0
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	1ad3      	subs	r3, r2, r3
 8008320:	2b02      	cmp	r3, #2
 8008322:	d901      	bls.n	8008328 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008324:	2303      	movs	r3, #3
 8008326:	e1b4      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008328:	4b2b      	ldr	r3, [pc, #172]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 0302 	and.w	r3, r3, #2
 8008330:	2b00      	cmp	r3, #0
 8008332:	d0f0      	beq.n	8008316 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008334:	4b28      	ldr	r3, [pc, #160]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	691b      	ldr	r3, [r3, #16]
 8008340:	00db      	lsls	r3, r3, #3
 8008342:	4925      	ldr	r1, [pc, #148]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 8008344:	4313      	orrs	r3, r2
 8008346:	600b      	str	r3, [r1, #0]
 8008348:	e015      	b.n	8008376 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800834a:	4b24      	ldr	r3, [pc, #144]	; (80083dc <HAL_RCC_OscConfig+0x278>)
 800834c:	2200      	movs	r2, #0
 800834e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008350:	f7fe f822 	bl	8006398 <HAL_GetTick>
 8008354:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008356:	e008      	b.n	800836a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008358:	f7fe f81e 	bl	8006398 <HAL_GetTick>
 800835c:	4602      	mov	r2, r0
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	1ad3      	subs	r3, r2, r3
 8008362:	2b02      	cmp	r3, #2
 8008364:	d901      	bls.n	800836a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008366:	2303      	movs	r3, #3
 8008368:	e193      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800836a:	4b1b      	ldr	r3, [pc, #108]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 0302 	and.w	r3, r3, #2
 8008372:	2b00      	cmp	r3, #0
 8008374:	d1f0      	bne.n	8008358 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f003 0308 	and.w	r3, r3, #8
 800837e:	2b00      	cmp	r3, #0
 8008380:	d036      	beq.n	80083f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	695b      	ldr	r3, [r3, #20]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d016      	beq.n	80083b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800838a:	4b15      	ldr	r3, [pc, #84]	; (80083e0 <HAL_RCC_OscConfig+0x27c>)
 800838c:	2201      	movs	r2, #1
 800838e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008390:	f7fe f802 	bl	8006398 <HAL_GetTick>
 8008394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008396:	e008      	b.n	80083aa <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008398:	f7fd fffe 	bl	8006398 <HAL_GetTick>
 800839c:	4602      	mov	r2, r0
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	1ad3      	subs	r3, r2, r3
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d901      	bls.n	80083aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e173      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083aa:	4b0b      	ldr	r3, [pc, #44]	; (80083d8 <HAL_RCC_OscConfig+0x274>)
 80083ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083ae:	f003 0302 	and.w	r3, r3, #2
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d0f0      	beq.n	8008398 <HAL_RCC_OscConfig+0x234>
 80083b6:	e01b      	b.n	80083f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083b8:	4b09      	ldr	r3, [pc, #36]	; (80083e0 <HAL_RCC_OscConfig+0x27c>)
 80083ba:	2200      	movs	r2, #0
 80083bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083be:	f7fd ffeb 	bl	8006398 <HAL_GetTick>
 80083c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083c4:	e00e      	b.n	80083e4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083c6:	f7fd ffe7 	bl	8006398 <HAL_GetTick>
 80083ca:	4602      	mov	r2, r0
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	1ad3      	subs	r3, r2, r3
 80083d0:	2b02      	cmp	r3, #2
 80083d2:	d907      	bls.n	80083e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80083d4:	2303      	movs	r3, #3
 80083d6:	e15c      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
 80083d8:	40023800 	.word	0x40023800
 80083dc:	42470000 	.word	0x42470000
 80083e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083e4:	4b8a      	ldr	r3, [pc, #552]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80083e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083e8:	f003 0302 	and.w	r3, r3, #2
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1ea      	bne.n	80083c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0304 	and.w	r3, r3, #4
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 8097 	beq.w	800852c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80083fe:	2300      	movs	r3, #0
 8008400:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008402:	4b83      	ldr	r3, [pc, #524]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800840a:	2b00      	cmp	r3, #0
 800840c:	d10f      	bne.n	800842e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800840e:	2300      	movs	r3, #0
 8008410:	60bb      	str	r3, [r7, #8]
 8008412:	4b7f      	ldr	r3, [pc, #508]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008416:	4a7e      	ldr	r2, [pc, #504]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800841c:	6413      	str	r3, [r2, #64]	; 0x40
 800841e:	4b7c      	ldr	r3, [pc, #496]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008426:	60bb      	str	r3, [r7, #8]
 8008428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800842a:	2301      	movs	r3, #1
 800842c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800842e:	4b79      	ldr	r3, [pc, #484]	; (8008614 <HAL_RCC_OscConfig+0x4b0>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008436:	2b00      	cmp	r3, #0
 8008438:	d118      	bne.n	800846c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800843a:	4b76      	ldr	r3, [pc, #472]	; (8008614 <HAL_RCC_OscConfig+0x4b0>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a75      	ldr	r2, [pc, #468]	; (8008614 <HAL_RCC_OscConfig+0x4b0>)
 8008440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008446:	f7fd ffa7 	bl	8006398 <HAL_GetTick>
 800844a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800844c:	e008      	b.n	8008460 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800844e:	f7fd ffa3 	bl	8006398 <HAL_GetTick>
 8008452:	4602      	mov	r2, r0
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	2b02      	cmp	r3, #2
 800845a:	d901      	bls.n	8008460 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800845c:	2303      	movs	r3, #3
 800845e:	e118      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008460:	4b6c      	ldr	r3, [pc, #432]	; (8008614 <HAL_RCC_OscConfig+0x4b0>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008468:	2b00      	cmp	r3, #0
 800846a:	d0f0      	beq.n	800844e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d106      	bne.n	8008482 <HAL_RCC_OscConfig+0x31e>
 8008474:	4b66      	ldr	r3, [pc, #408]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008478:	4a65      	ldr	r2, [pc, #404]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 800847a:	f043 0301 	orr.w	r3, r3, #1
 800847e:	6713      	str	r3, [r2, #112]	; 0x70
 8008480:	e01c      	b.n	80084bc <HAL_RCC_OscConfig+0x358>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	2b05      	cmp	r3, #5
 8008488:	d10c      	bne.n	80084a4 <HAL_RCC_OscConfig+0x340>
 800848a:	4b61      	ldr	r3, [pc, #388]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 800848c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800848e:	4a60      	ldr	r2, [pc, #384]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008490:	f043 0304 	orr.w	r3, r3, #4
 8008494:	6713      	str	r3, [r2, #112]	; 0x70
 8008496:	4b5e      	ldr	r3, [pc, #376]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800849a:	4a5d      	ldr	r2, [pc, #372]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 800849c:	f043 0301 	orr.w	r3, r3, #1
 80084a0:	6713      	str	r3, [r2, #112]	; 0x70
 80084a2:	e00b      	b.n	80084bc <HAL_RCC_OscConfig+0x358>
 80084a4:	4b5a      	ldr	r3, [pc, #360]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80084a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a8:	4a59      	ldr	r2, [pc, #356]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80084aa:	f023 0301 	bic.w	r3, r3, #1
 80084ae:	6713      	str	r3, [r2, #112]	; 0x70
 80084b0:	4b57      	ldr	r3, [pc, #348]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80084b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b4:	4a56      	ldr	r2, [pc, #344]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80084b6:	f023 0304 	bic.w	r3, r3, #4
 80084ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d015      	beq.n	80084f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084c4:	f7fd ff68 	bl	8006398 <HAL_GetTick>
 80084c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084ca:	e00a      	b.n	80084e2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084cc:	f7fd ff64 	bl	8006398 <HAL_GetTick>
 80084d0:	4602      	mov	r2, r0
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	1ad3      	subs	r3, r2, r3
 80084d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80084da:	4293      	cmp	r3, r2
 80084dc:	d901      	bls.n	80084e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	e0d7      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084e2:	4b4b      	ldr	r3, [pc, #300]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80084e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084e6:	f003 0302 	and.w	r3, r3, #2
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d0ee      	beq.n	80084cc <HAL_RCC_OscConfig+0x368>
 80084ee:	e014      	b.n	800851a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084f0:	f7fd ff52 	bl	8006398 <HAL_GetTick>
 80084f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084f6:	e00a      	b.n	800850e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084f8:	f7fd ff4e 	bl	8006398 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	f241 3288 	movw	r2, #5000	; 0x1388
 8008506:	4293      	cmp	r3, r2
 8008508:	d901      	bls.n	800850e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e0c1      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800850e:	4b40      	ldr	r3, [pc, #256]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008512:	f003 0302 	and.w	r3, r3, #2
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1ee      	bne.n	80084f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800851a:	7dfb      	ldrb	r3, [r7, #23]
 800851c:	2b01      	cmp	r3, #1
 800851e:	d105      	bne.n	800852c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008520:	4b3b      	ldr	r3, [pc, #236]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008524:	4a3a      	ldr	r2, [pc, #232]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800852a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	699b      	ldr	r3, [r3, #24]
 8008530:	2b00      	cmp	r3, #0
 8008532:	f000 80ad 	beq.w	8008690 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008536:	4b36      	ldr	r3, [pc, #216]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	f003 030c 	and.w	r3, r3, #12
 800853e:	2b08      	cmp	r3, #8
 8008540:	d060      	beq.n	8008604 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	699b      	ldr	r3, [r3, #24]
 8008546:	2b02      	cmp	r3, #2
 8008548:	d145      	bne.n	80085d6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800854a:	4b33      	ldr	r3, [pc, #204]	; (8008618 <HAL_RCC_OscConfig+0x4b4>)
 800854c:	2200      	movs	r2, #0
 800854e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008550:	f7fd ff22 	bl	8006398 <HAL_GetTick>
 8008554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008556:	e008      	b.n	800856a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008558:	f7fd ff1e 	bl	8006398 <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	2b02      	cmp	r3, #2
 8008564:	d901      	bls.n	800856a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008566:	2303      	movs	r3, #3
 8008568:	e093      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800856a:	4b29      	ldr	r3, [pc, #164]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1f0      	bne.n	8008558 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	69da      	ldr	r2, [r3, #28]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6a1b      	ldr	r3, [r3, #32]
 800857e:	431a      	orrs	r2, r3
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008584:	019b      	lsls	r3, r3, #6
 8008586:	431a      	orrs	r2, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800858c:	085b      	lsrs	r3, r3, #1
 800858e:	3b01      	subs	r3, #1
 8008590:	041b      	lsls	r3, r3, #16
 8008592:	431a      	orrs	r2, r3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008598:	061b      	lsls	r3, r3, #24
 800859a:	431a      	orrs	r2, r3
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a0:	071b      	lsls	r3, r3, #28
 80085a2:	491b      	ldr	r1, [pc, #108]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80085a4:	4313      	orrs	r3, r2
 80085a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085a8:	4b1b      	ldr	r3, [pc, #108]	; (8008618 <HAL_RCC_OscConfig+0x4b4>)
 80085aa:	2201      	movs	r2, #1
 80085ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085ae:	f7fd fef3 	bl	8006398 <HAL_GetTick>
 80085b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085b4:	e008      	b.n	80085c8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085b6:	f7fd feef 	bl	8006398 <HAL_GetTick>
 80085ba:	4602      	mov	r2, r0
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	1ad3      	subs	r3, r2, r3
 80085c0:	2b02      	cmp	r3, #2
 80085c2:	d901      	bls.n	80085c8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80085c4:	2303      	movs	r3, #3
 80085c6:	e064      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085c8:	4b11      	ldr	r3, [pc, #68]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d0f0      	beq.n	80085b6 <HAL_RCC_OscConfig+0x452>
 80085d4:	e05c      	b.n	8008690 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085d6:	4b10      	ldr	r3, [pc, #64]	; (8008618 <HAL_RCC_OscConfig+0x4b4>)
 80085d8:	2200      	movs	r2, #0
 80085da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085dc:	f7fd fedc 	bl	8006398 <HAL_GetTick>
 80085e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085e2:	e008      	b.n	80085f6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085e4:	f7fd fed8 	bl	8006398 <HAL_GetTick>
 80085e8:	4602      	mov	r2, r0
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	1ad3      	subs	r3, r2, r3
 80085ee:	2b02      	cmp	r3, #2
 80085f0:	d901      	bls.n	80085f6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80085f2:	2303      	movs	r3, #3
 80085f4:	e04d      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085f6:	4b06      	ldr	r3, [pc, #24]	; (8008610 <HAL_RCC_OscConfig+0x4ac>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1f0      	bne.n	80085e4 <HAL_RCC_OscConfig+0x480>
 8008602:	e045      	b.n	8008690 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	2b01      	cmp	r3, #1
 800860a:	d107      	bne.n	800861c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e040      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
 8008610:	40023800 	.word	0x40023800
 8008614:	40007000 	.word	0x40007000
 8008618:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800861c:	4b1f      	ldr	r3, [pc, #124]	; (800869c <HAL_RCC_OscConfig+0x538>)
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	699b      	ldr	r3, [r3, #24]
 8008626:	2b01      	cmp	r3, #1
 8008628:	d030      	beq.n	800868c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008634:	429a      	cmp	r2, r3
 8008636:	d129      	bne.n	800868c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008642:	429a      	cmp	r2, r3
 8008644:	d122      	bne.n	800868c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800864c:	4013      	ands	r3, r2
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008652:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008654:	4293      	cmp	r3, r2
 8008656:	d119      	bne.n	800868c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008662:	085b      	lsrs	r3, r3, #1
 8008664:	3b01      	subs	r3, #1
 8008666:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008668:	429a      	cmp	r2, r3
 800866a:	d10f      	bne.n	800868c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008676:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008678:	429a      	cmp	r2, r3
 800867a:	d107      	bne.n	800868c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008686:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008688:	429a      	cmp	r2, r3
 800868a:	d001      	beq.n	8008690 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e000      	b.n	8008692 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	40023800 	.word	0x40023800

080086a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b082      	sub	sp, #8
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e07b      	b.n	80087aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d108      	bne.n	80086cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086c2:	d009      	beq.n	80086d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2200      	movs	r2, #0
 80086c8:	61da      	str	r2, [r3, #28]
 80086ca:	e005      	b.n	80086d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2200      	movs	r2, #0
 80086dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d106      	bne.n	80086f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f7fb f8d6 	bl	80038a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800870e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008720:	431a      	orrs	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	68db      	ldr	r3, [r3, #12]
 8008726:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800872a:	431a      	orrs	r2, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	691b      	ldr	r3, [r3, #16]
 8008730:	f003 0302 	and.w	r3, r3, #2
 8008734:	431a      	orrs	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	431a      	orrs	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	699b      	ldr	r3, [r3, #24]
 8008744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008748:	431a      	orrs	r2, r3
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	69db      	ldr	r3, [r3, #28]
 800874e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008752:	431a      	orrs	r2, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6a1b      	ldr	r3, [r3, #32]
 8008758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800875c:	ea42 0103 	orr.w	r1, r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008764:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	430a      	orrs	r2, r1
 800876e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	699b      	ldr	r3, [r3, #24]
 8008774:	0c1b      	lsrs	r3, r3, #16
 8008776:	f003 0104 	and.w	r1, r3, #4
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	f003 0210 	and.w	r2, r3, #16
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	430a      	orrs	r2, r1
 8008788:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	69da      	ldr	r2, [r3, #28]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008798:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80087a8:	2300      	movs	r3, #0
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3708      	adds	r7, #8
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b088      	sub	sp, #32
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	60f8      	str	r0, [r7, #12]
 80087ba:	60b9      	str	r1, [r7, #8]
 80087bc:	603b      	str	r3, [r7, #0]
 80087be:	4613      	mov	r3, r2
 80087c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80087c2:	2300      	movs	r3, #0
 80087c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d101      	bne.n	80087d4 <HAL_SPI_Transmit+0x22>
 80087d0:	2302      	movs	r3, #2
 80087d2:	e126      	b.n	8008a22 <HAL_SPI_Transmit+0x270>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087dc:	f7fd fddc 	bl	8006398 <HAL_GetTick>
 80087e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80087e2:	88fb      	ldrh	r3, [r7, #6]
 80087e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d002      	beq.n	80087f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80087f2:	2302      	movs	r3, #2
 80087f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80087f6:	e10b      	b.n	8008a10 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d002      	beq.n	8008804 <HAL_SPI_Transmit+0x52>
 80087fe:	88fb      	ldrh	r3, [r7, #6]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d102      	bne.n	800880a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008808:	e102      	b.n	8008a10 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2203      	movs	r2, #3
 800880e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2200      	movs	r2, #0
 8008816:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	68ba      	ldr	r2, [r7, #8]
 800881c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	88fa      	ldrh	r2, [r7, #6]
 8008822:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	88fa      	ldrh	r2, [r7, #6]
 8008828:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008850:	d10f      	bne.n	8008872 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008860:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008870:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800887c:	2b40      	cmp	r3, #64	; 0x40
 800887e:	d007      	beq.n	8008890 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800888e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008898:	d14b      	bne.n	8008932 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d002      	beq.n	80088a8 <HAL_SPI_Transmit+0xf6>
 80088a2:	8afb      	ldrh	r3, [r7, #22]
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d13e      	bne.n	8008926 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ac:	881a      	ldrh	r2, [r3, #0]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088b8:	1c9a      	adds	r2, r3, #2
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	3b01      	subs	r3, #1
 80088c6:	b29a      	uxth	r2, r3
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80088cc:	e02b      	b.n	8008926 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	f003 0302 	and.w	r3, r3, #2
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d112      	bne.n	8008902 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e0:	881a      	ldrh	r2, [r3, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ec:	1c9a      	adds	r2, r3, #2
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	3b01      	subs	r3, #1
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8008900:	e011      	b.n	8008926 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008902:	f7fd fd49 	bl	8006398 <HAL_GetTick>
 8008906:	4602      	mov	r2, r0
 8008908:	69bb      	ldr	r3, [r7, #24]
 800890a:	1ad3      	subs	r3, r2, r3
 800890c:	683a      	ldr	r2, [r7, #0]
 800890e:	429a      	cmp	r2, r3
 8008910:	d803      	bhi.n	800891a <HAL_SPI_Transmit+0x168>
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008918:	d102      	bne.n	8008920 <HAL_SPI_Transmit+0x16e>
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d102      	bne.n	8008926 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8008920:	2303      	movs	r3, #3
 8008922:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008924:	e074      	b.n	8008a10 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800892a:	b29b      	uxth	r3, r3
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1ce      	bne.n	80088ce <HAL_SPI_Transmit+0x11c>
 8008930:	e04c      	b.n	80089cc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d002      	beq.n	8008940 <HAL_SPI_Transmit+0x18e>
 800893a:	8afb      	ldrh	r3, [r7, #22]
 800893c:	2b01      	cmp	r3, #1
 800893e:	d140      	bne.n	80089c2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	330c      	adds	r3, #12
 800894a:	7812      	ldrb	r2, [r2, #0]
 800894c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800895c:	b29b      	uxth	r3, r3
 800895e:	3b01      	subs	r3, #1
 8008960:	b29a      	uxth	r2, r3
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008966:	e02c      	b.n	80089c2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f003 0302 	and.w	r3, r3, #2
 8008972:	2b02      	cmp	r3, #2
 8008974:	d113      	bne.n	800899e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	330c      	adds	r3, #12
 8008980:	7812      	ldrb	r2, [r2, #0]
 8008982:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008988:	1c5a      	adds	r2, r3, #1
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008992:	b29b      	uxth	r3, r3
 8008994:	3b01      	subs	r3, #1
 8008996:	b29a      	uxth	r2, r3
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	86da      	strh	r2, [r3, #54]	; 0x36
 800899c:	e011      	b.n	80089c2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800899e:	f7fd fcfb 	bl	8006398 <HAL_GetTick>
 80089a2:	4602      	mov	r2, r0
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	1ad3      	subs	r3, r2, r3
 80089a8:	683a      	ldr	r2, [r7, #0]
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d803      	bhi.n	80089b6 <HAL_SPI_Transmit+0x204>
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089b4:	d102      	bne.n	80089bc <HAL_SPI_Transmit+0x20a>
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d102      	bne.n	80089c2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80089bc:	2303      	movs	r3, #3
 80089be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80089c0:	e026      	b.n	8008a10 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089c6:	b29b      	uxth	r3, r3
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1cd      	bne.n	8008968 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089cc:	69ba      	ldr	r2, [r7, #24]
 80089ce:	6839      	ldr	r1, [r7, #0]
 80089d0:	68f8      	ldr	r0, [r7, #12]
 80089d2:	f000 fafd 	bl	8008fd0 <SPI_EndRxTxTransaction>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d002      	beq.n	80089e2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2220      	movs	r2, #32
 80089e0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10a      	bne.n	8008a00 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80089ea:	2300      	movs	r3, #0
 80089ec:	613b      	str	r3, [r7, #16]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	68db      	ldr	r3, [r3, #12]
 80089f4:	613b      	str	r3, [r7, #16]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	613b      	str	r3, [r7, #16]
 80089fe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d002      	beq.n	8008a0e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	77fb      	strb	r3, [r7, #31]
 8008a0c:	e000      	b.n	8008a10 <HAL_SPI_Transmit+0x25e>
  }

error:
 8008a0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008a20:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3720      	adds	r7, #32
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
	...

08008a2c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b086      	sub	sp, #24
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	4613      	mov	r3, r2
 8008a38:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d101      	bne.n	8008a4c <HAL_SPI_Transmit_DMA+0x20>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	e09b      	b.n	8008b84 <HAL_SPI_Transmit_DMA+0x158>
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d002      	beq.n	8008a66 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8008a60:	2302      	movs	r3, #2
 8008a62:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008a64:	e089      	b.n	8008b7a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <HAL_SPI_Transmit_DMA+0x46>
 8008a6c:	88fb      	ldrh	r3, [r7, #6]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d102      	bne.n	8008a78 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008a76:	e080      	b.n	8008b7a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2203      	movs	r2, #3
 8008a7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2200      	movs	r2, #0
 8008a84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	88fa      	ldrh	r2, [r7, #6]
 8008a90:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	88fa      	ldrh	r2, [r7, #6]
 8008a96:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2200      	movs	r2, #0
 8008aae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008abe:	d10f      	bne.n	8008ae0 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ace:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ade:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ae4:	4a29      	ldr	r2, [pc, #164]	; (8008b8c <HAL_SPI_Transmit_DMA+0x160>)
 8008ae6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008aec:	4a28      	ldr	r2, [pc, #160]	; (8008b90 <HAL_SPI_Transmit_DMA+0x164>)
 8008aee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008af4:	4a27      	ldr	r2, [pc, #156]	; (8008b94 <HAL_SPI_Transmit_DMA+0x168>)
 8008af6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008afc:	2200      	movs	r2, #0
 8008afe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b08:	4619      	mov	r1, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	330c      	adds	r3, #12
 8008b10:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b16:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008b18:	f7fe fa32 	bl	8006f80 <HAL_DMA_Start_IT>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00c      	beq.n	8008b3c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b26:	f043 0210 	orr.w	r2, r3, #16
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8008b3a:	e01e      	b.n	8008b7a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b46:	2b40      	cmp	r3, #64	; 0x40
 8008b48:	d007      	beq.n	8008b5a <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b58:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	685a      	ldr	r2, [r3, #4]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f042 0220 	orr.w	r2, r2, #32
 8008b68:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	685a      	ldr	r2, [r3, #4]
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f042 0202 	orr.w	r2, r2, #2
 8008b78:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3718      	adds	r7, #24
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	08008e3d 	.word	0x08008e3d
 8008b90:	08008d95 	.word	0x08008d95
 8008b94:	08008e59 	.word	0x08008e59

08008b98 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b088      	sub	sp, #32
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d10e      	bne.n	8008bd8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d009      	beq.n	8008bd8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d004      	beq.n	8008bd8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	4798      	blx	r3
    return;
 8008bd6:	e0ce      	b.n	8008d76 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	f003 0302 	and.w	r3, r3, #2
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d009      	beq.n	8008bf6 <HAL_SPI_IRQHandler+0x5e>
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d004      	beq.n	8008bf6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	4798      	blx	r3
    return;
 8008bf4:	e0bf      	b.n	8008d76 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	f003 0320 	and.w	r3, r3, #32
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d10a      	bne.n	8008c16 <HAL_SPI_IRQHandler+0x7e>
 8008c00:	69bb      	ldr	r3, [r7, #24]
 8008c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d105      	bne.n	8008c16 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f000 80b0 	beq.w	8008d76 <HAL_SPI_IRQHandler+0x1de>
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	f003 0320 	and.w	r3, r3, #32
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f000 80aa 	beq.w	8008d76 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d023      	beq.n	8008c74 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	2b03      	cmp	r3, #3
 8008c36:	d011      	beq.n	8008c5c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c3c:	f043 0204 	orr.w	r2, r3, #4
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008c44:	2300      	movs	r3, #0
 8008c46:	617b      	str	r3, [r7, #20]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	617b      	str	r3, [r7, #20]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	617b      	str	r3, [r7, #20]
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	e00b      	b.n	8008c74 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	613b      	str	r3, [r7, #16]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68db      	ldr	r3, [r3, #12]
 8008c66:	613b      	str	r3, [r7, #16]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	613b      	str	r3, [r7, #16]
 8008c70:	693b      	ldr	r3, [r7, #16]
        return;
 8008c72:	e080      	b.n	8008d76 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008c74:	69bb      	ldr	r3, [r7, #24]
 8008c76:	f003 0320 	and.w	r3, r3, #32
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d014      	beq.n	8008ca8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c82:	f043 0201 	orr.w	r2, r3, #1
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60fb      	str	r3, [r7, #12]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	60fb      	str	r3, [r7, #12]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ca4:	601a      	str	r2, [r3, #0]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00c      	beq.n	8008ccc <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cb6:	f043 0208 	orr.w	r2, r3, #8
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	60bb      	str	r3, [r7, #8]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	60bb      	str	r3, [r7, #8]
 8008cca:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d04f      	beq.n	8008d74 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	685a      	ldr	r2, [r3, #4]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008ce2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008cec:	69fb      	ldr	r3, [r7, #28]
 8008cee:	f003 0302 	and.w	r3, r3, #2
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d104      	bne.n	8008d00 <HAL_SPI_IRQHandler+0x168>
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	f003 0301 	and.w	r3, r3, #1
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d034      	beq.n	8008d6a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	685a      	ldr	r2, [r3, #4]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f022 0203 	bic.w	r2, r2, #3
 8008d0e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d011      	beq.n	8008d3c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d1c:	4a17      	ldr	r2, [pc, #92]	; (8008d7c <HAL_SPI_IRQHandler+0x1e4>)
 8008d1e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d24:	4618      	mov	r0, r3
 8008d26:	f7fe f9f3 	bl	8007110 <HAL_DMA_Abort_IT>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d005      	beq.n	8008d3c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d34:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d016      	beq.n	8008d72 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d48:	4a0c      	ldr	r2, [pc, #48]	; (8008d7c <HAL_SPI_IRQHandler+0x1e4>)
 8008d4a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d50:	4618      	mov	r0, r3
 8008d52:	f7fe f9dd 	bl	8007110 <HAL_DMA_Abort_IT>
 8008d56:	4603      	mov	r3, r0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d00a      	beq.n	8008d72 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d60:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8008d68:	e003      	b.n	8008d72 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f7fb fbb8 	bl	80044e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008d70:	e000      	b.n	8008d74 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8008d72:	bf00      	nop
    return;
 8008d74:	bf00      	nop
  }
}
 8008d76:	3720      	adds	r7, #32
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	08008e99 	.word	0x08008e99

08008d80 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008d88:	bf00      	nop
 8008d8a:	370c      	adds	r7, #12
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr

08008d94 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b086      	sub	sp, #24
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008da0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008da2:	f7fd faf9 	bl	8006398 <HAL_GetTick>
 8008da6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008db6:	d03b      	beq.n	8008e30 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	685a      	ldr	r2, [r3, #4]
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f022 0220 	bic.w	r2, r2, #32
 8008dc6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	685a      	ldr	r2, [r3, #4]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f022 0202 	bic.w	r2, r2, #2
 8008dd6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008dd8:	693a      	ldr	r2, [r7, #16]
 8008dda:	2164      	movs	r1, #100	; 0x64
 8008ddc:	6978      	ldr	r0, [r7, #20]
 8008dde:	f000 f8f7 	bl	8008fd0 <SPI_EndRxTxTransaction>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d005      	beq.n	8008df4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dec:	f043 0220 	orr.w	r2, r3, #32
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d10a      	bne.n	8008e12 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68db      	ldr	r3, [r3, #12]
 8008e06:	60fb      	str	r3, [r7, #12]
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	60fb      	str	r3, [r7, #12]
 8008e10:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	2200      	movs	r2, #0
 8008e16:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d003      	beq.n	8008e30 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008e28:	6978      	ldr	r0, [r7, #20]
 8008e2a:	f7fb fb59 	bl	80044e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008e2e:	e002      	b.n	8008e36 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8008e30:	6978      	ldr	r0, [r7, #20]
 8008e32:	f7fb fb6b 	bl	800450c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008e36:	3718      	adds	r7, #24
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	bd80      	pop	{r7, pc}

08008e3c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e48:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f7ff ff98 	bl	8008d80 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008e50:	bf00      	nop
 8008e52:	3710      	adds	r7, #16
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e64:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	685a      	ldr	r2, [r3, #4]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f022 0203 	bic.w	r2, r2, #3
 8008e74:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e7a:	f043 0210 	orr.w	r2, r3, #16
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f7fb fb28 	bl	80044e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008e90:	bf00      	nop
 8008e92:	3710      	adds	r7, #16
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ea4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f7fb fb14 	bl	80044e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008eb8:	bf00      	nop
 8008eba:	3710      	adds	r7, #16
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b088      	sub	sp, #32
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	603b      	str	r3, [r7, #0]
 8008ecc:	4613      	mov	r3, r2
 8008ece:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008ed0:	f7fd fa62 	bl	8006398 <HAL_GetTick>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed8:	1a9b      	subs	r3, r3, r2
 8008eda:	683a      	ldr	r2, [r7, #0]
 8008edc:	4413      	add	r3, r2
 8008ede:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008ee0:	f7fd fa5a 	bl	8006398 <HAL_GetTick>
 8008ee4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008ee6:	4b39      	ldr	r3, [pc, #228]	; (8008fcc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	015b      	lsls	r3, r3, #5
 8008eec:	0d1b      	lsrs	r3, r3, #20
 8008eee:	69fa      	ldr	r2, [r7, #28]
 8008ef0:	fb02 f303 	mul.w	r3, r2, r3
 8008ef4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ef6:	e054      	b.n	8008fa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008efe:	d050      	beq.n	8008fa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f00:	f7fd fa4a 	bl	8006398 <HAL_GetTick>
 8008f04:	4602      	mov	r2, r0
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	1ad3      	subs	r3, r2, r3
 8008f0a:	69fa      	ldr	r2, [r7, #28]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d902      	bls.n	8008f16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d13d      	bne.n	8008f92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	685a      	ldr	r2, [r3, #4]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f2e:	d111      	bne.n	8008f54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	689b      	ldr	r3, [r3, #8]
 8008f34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f38:	d004      	beq.n	8008f44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f42:	d107      	bne.n	8008f54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f5c:	d10f      	bne.n	8008f7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f6c:	601a      	str	r2, [r3, #0]
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008f8e:	2303      	movs	r3, #3
 8008f90:	e017      	b.n	8008fc2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d101      	bne.n	8008f9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	689a      	ldr	r2, [r3, #8]
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	4013      	ands	r3, r2
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	bf0c      	ite	eq
 8008fb2:	2301      	moveq	r3, #1
 8008fb4:	2300      	movne	r3, #0
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	461a      	mov	r2, r3
 8008fba:	79fb      	ldrb	r3, [r7, #7]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d19b      	bne.n	8008ef8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008fc0:	2300      	movs	r3, #0
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3720      	adds	r7, #32
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	20000024 	.word	0x20000024

08008fd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b088      	sub	sp, #32
 8008fd4:	af02      	add	r7, sp, #8
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008fdc:	4b1b      	ldr	r3, [pc, #108]	; (800904c <SPI_EndRxTxTransaction+0x7c>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a1b      	ldr	r2, [pc, #108]	; (8009050 <SPI_EndRxTxTransaction+0x80>)
 8008fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fe6:	0d5b      	lsrs	r3, r3, #21
 8008fe8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008fec:	fb02 f303 	mul.w	r3, r2, r3
 8008ff0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ffa:	d112      	bne.n	8009022 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	9300      	str	r3, [sp, #0]
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	2200      	movs	r2, #0
 8009004:	2180      	movs	r1, #128	; 0x80
 8009006:	68f8      	ldr	r0, [r7, #12]
 8009008:	f7ff ff5a 	bl	8008ec0 <SPI_WaitFlagStateUntilTimeout>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d016      	beq.n	8009040 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009016:	f043 0220 	orr.w	r2, r3, #32
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800901e:	2303      	movs	r3, #3
 8009020:	e00f      	b.n	8009042 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d00a      	beq.n	800903e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	3b01      	subs	r3, #1
 800902c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009038:	2b80      	cmp	r3, #128	; 0x80
 800903a:	d0f2      	beq.n	8009022 <SPI_EndRxTxTransaction+0x52>
 800903c:	e000      	b.n	8009040 <SPI_EndRxTxTransaction+0x70>
        break;
 800903e:	bf00      	nop
  }

  return HAL_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3718      	adds	r7, #24
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	20000024 	.word	0x20000024
 8009050:	165e9f81 	.word	0x165e9f81

08009054 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b082      	sub	sp, #8
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e041      	b.n	80090ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800906c:	b2db      	uxtb	r3, r3
 800906e:	2b00      	cmp	r3, #0
 8009070:	d106      	bne.n	8009080 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7fa fcb4 	bl	80039e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2202      	movs	r2, #2
 8009084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	3304      	adds	r3, #4
 8009090:	4619      	mov	r1, r3
 8009092:	4610      	mov	r0, r2
 8009094:	f000 faa0 	bl	80095d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2201      	movs	r2, #1
 80090ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2201      	movs	r2, #1
 80090bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2201      	movs	r2, #1
 80090c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2201      	movs	r2, #1
 80090cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2201      	movs	r2, #1
 80090d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2201      	movs	r2, #1
 80090dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2201      	movs	r2, #1
 80090e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3708      	adds	r7, #8
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
	...

080090f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b01      	cmp	r3, #1
 8009106:	d001      	beq.n	800910c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	e04e      	b.n	80091aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2202      	movs	r2, #2
 8009110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68da      	ldr	r2, [r3, #12]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f042 0201 	orr.w	r2, r2, #1
 8009122:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a23      	ldr	r2, [pc, #140]	; (80091b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d022      	beq.n	8009174 <HAL_TIM_Base_Start_IT+0x80>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009136:	d01d      	beq.n	8009174 <HAL_TIM_Base_Start_IT+0x80>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a1f      	ldr	r2, [pc, #124]	; (80091bc <HAL_TIM_Base_Start_IT+0xc8>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d018      	beq.n	8009174 <HAL_TIM_Base_Start_IT+0x80>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a1e      	ldr	r2, [pc, #120]	; (80091c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d013      	beq.n	8009174 <HAL_TIM_Base_Start_IT+0x80>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a1c      	ldr	r2, [pc, #112]	; (80091c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d00e      	beq.n	8009174 <HAL_TIM_Base_Start_IT+0x80>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a1b      	ldr	r2, [pc, #108]	; (80091c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d009      	beq.n	8009174 <HAL_TIM_Base_Start_IT+0x80>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	4a19      	ldr	r2, [pc, #100]	; (80091cc <HAL_TIM_Base_Start_IT+0xd8>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d004      	beq.n	8009174 <HAL_TIM_Base_Start_IT+0x80>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4a18      	ldr	r2, [pc, #96]	; (80091d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d111      	bne.n	8009198 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	f003 0307 	and.w	r3, r3, #7
 800917e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2b06      	cmp	r3, #6
 8009184:	d010      	beq.n	80091a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f042 0201 	orr.w	r2, r2, #1
 8009194:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009196:	e007      	b.n	80091a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	681a      	ldr	r2, [r3, #0]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f042 0201 	orr.w	r2, r2, #1
 80091a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3714      	adds	r7, #20
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	40010000 	.word	0x40010000
 80091bc:	40000400 	.word	0x40000400
 80091c0:	40000800 	.word	0x40000800
 80091c4:	40000c00 	.word	0x40000c00
 80091c8:	40010400 	.word	0x40010400
 80091cc:	40014000 	.word	0x40014000
 80091d0:	40001800 	.word	0x40001800

080091d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b082      	sub	sp, #8
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	691b      	ldr	r3, [r3, #16]
 80091e2:	f003 0302 	and.w	r3, r3, #2
 80091e6:	2b02      	cmp	r3, #2
 80091e8:	d122      	bne.n	8009230 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	68db      	ldr	r3, [r3, #12]
 80091f0:	f003 0302 	and.w	r3, r3, #2
 80091f4:	2b02      	cmp	r3, #2
 80091f6:	d11b      	bne.n	8009230 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f06f 0202 	mvn.w	r2, #2
 8009200:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	699b      	ldr	r3, [r3, #24]
 800920e:	f003 0303 	and.w	r3, r3, #3
 8009212:	2b00      	cmp	r3, #0
 8009214:	d003      	beq.n	800921e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f000 f9bf 	bl	800959a <HAL_TIM_IC_CaptureCallback>
 800921c:	e005      	b.n	800922a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f000 f9b1 	bl	8009586 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f000 f9c2 	bl	80095ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2200      	movs	r2, #0
 800922e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	691b      	ldr	r3, [r3, #16]
 8009236:	f003 0304 	and.w	r3, r3, #4
 800923a:	2b04      	cmp	r3, #4
 800923c:	d122      	bne.n	8009284 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	f003 0304 	and.w	r3, r3, #4
 8009248:	2b04      	cmp	r3, #4
 800924a:	d11b      	bne.n	8009284 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f06f 0204 	mvn.w	r2, #4
 8009254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2202      	movs	r2, #2
 800925a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	699b      	ldr	r3, [r3, #24]
 8009262:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009266:	2b00      	cmp	r3, #0
 8009268:	d003      	beq.n	8009272 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 f995 	bl	800959a <HAL_TIM_IC_CaptureCallback>
 8009270:	e005      	b.n	800927e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 f987 	bl	8009586 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 f998 	bl	80095ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	691b      	ldr	r3, [r3, #16]
 800928a:	f003 0308 	and.w	r3, r3, #8
 800928e:	2b08      	cmp	r3, #8
 8009290:	d122      	bne.n	80092d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	f003 0308 	and.w	r3, r3, #8
 800929c:	2b08      	cmp	r3, #8
 800929e:	d11b      	bne.n	80092d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f06f 0208 	mvn.w	r2, #8
 80092a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2204      	movs	r2, #4
 80092ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	69db      	ldr	r3, [r3, #28]
 80092b6:	f003 0303 	and.w	r3, r3, #3
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d003      	beq.n	80092c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 f96b 	bl	800959a <HAL_TIM_IC_CaptureCallback>
 80092c4:	e005      	b.n	80092d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 f95d 	bl	8009586 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 f96e 	bl	80095ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	691b      	ldr	r3, [r3, #16]
 80092de:	f003 0310 	and.w	r3, r3, #16
 80092e2:	2b10      	cmp	r3, #16
 80092e4:	d122      	bne.n	800932c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	f003 0310 	and.w	r3, r3, #16
 80092f0:	2b10      	cmp	r3, #16
 80092f2:	d11b      	bne.n	800932c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f06f 0210 	mvn.w	r2, #16
 80092fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2208      	movs	r2, #8
 8009302:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	69db      	ldr	r3, [r3, #28]
 800930a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800930e:	2b00      	cmp	r3, #0
 8009310:	d003      	beq.n	800931a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 f941 	bl	800959a <HAL_TIM_IC_CaptureCallback>
 8009318:	e005      	b.n	8009326 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f933 	bl	8009586 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 f944 	bl	80095ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	691b      	ldr	r3, [r3, #16]
 8009332:	f003 0301 	and.w	r3, r3, #1
 8009336:	2b01      	cmp	r3, #1
 8009338:	d10e      	bne.n	8009358 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	68db      	ldr	r3, [r3, #12]
 8009340:	f003 0301 	and.w	r3, r3, #1
 8009344:	2b01      	cmp	r3, #1
 8009346:	d107      	bne.n	8009358 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f06f 0201 	mvn.w	r2, #1
 8009350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 f90d 	bl	8009572 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009362:	2b80      	cmp	r3, #128	; 0x80
 8009364:	d10e      	bne.n	8009384 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009370:	2b80      	cmp	r3, #128	; 0x80
 8009372:	d107      	bne.n	8009384 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800937c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 faea 	bl	8009958 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800938e:	2b40      	cmp	r3, #64	; 0x40
 8009390:	d10e      	bne.n	80093b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	68db      	ldr	r3, [r3, #12]
 8009398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800939c:	2b40      	cmp	r3, #64	; 0x40
 800939e:	d107      	bne.n	80093b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80093a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f909 	bl	80095c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	691b      	ldr	r3, [r3, #16]
 80093b6:	f003 0320 	and.w	r3, r3, #32
 80093ba:	2b20      	cmp	r3, #32
 80093bc:	d10e      	bne.n	80093dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	68db      	ldr	r3, [r3, #12]
 80093c4:	f003 0320 	and.w	r3, r3, #32
 80093c8:	2b20      	cmp	r3, #32
 80093ca:	d107      	bne.n	80093dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f06f 0220 	mvn.w	r2, #32
 80093d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 fab4 	bl	8009944 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80093dc:	bf00      	nop
 80093de:	3708      	adds	r7, #8
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}

080093e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b084      	sub	sp, #16
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80093ee:	2300      	movs	r3, #0
 80093f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d101      	bne.n	8009400 <HAL_TIM_ConfigClockSource+0x1c>
 80093fc:	2302      	movs	r3, #2
 80093fe:	e0b4      	b.n	800956a <HAL_TIM_ConfigClockSource+0x186>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2202      	movs	r2, #2
 800940c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	689b      	ldr	r3, [r3, #8]
 8009416:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800941e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009426:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	68ba      	ldr	r2, [r7, #8]
 800942e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009438:	d03e      	beq.n	80094b8 <HAL_TIM_ConfigClockSource+0xd4>
 800943a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800943e:	f200 8087 	bhi.w	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009446:	f000 8086 	beq.w	8009556 <HAL_TIM_ConfigClockSource+0x172>
 800944a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800944e:	d87f      	bhi.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009450:	2b70      	cmp	r3, #112	; 0x70
 8009452:	d01a      	beq.n	800948a <HAL_TIM_ConfigClockSource+0xa6>
 8009454:	2b70      	cmp	r3, #112	; 0x70
 8009456:	d87b      	bhi.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009458:	2b60      	cmp	r3, #96	; 0x60
 800945a:	d050      	beq.n	80094fe <HAL_TIM_ConfigClockSource+0x11a>
 800945c:	2b60      	cmp	r3, #96	; 0x60
 800945e:	d877      	bhi.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009460:	2b50      	cmp	r3, #80	; 0x50
 8009462:	d03c      	beq.n	80094de <HAL_TIM_ConfigClockSource+0xfa>
 8009464:	2b50      	cmp	r3, #80	; 0x50
 8009466:	d873      	bhi.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009468:	2b40      	cmp	r3, #64	; 0x40
 800946a:	d058      	beq.n	800951e <HAL_TIM_ConfigClockSource+0x13a>
 800946c:	2b40      	cmp	r3, #64	; 0x40
 800946e:	d86f      	bhi.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009470:	2b30      	cmp	r3, #48	; 0x30
 8009472:	d064      	beq.n	800953e <HAL_TIM_ConfigClockSource+0x15a>
 8009474:	2b30      	cmp	r3, #48	; 0x30
 8009476:	d86b      	bhi.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009478:	2b20      	cmp	r3, #32
 800947a:	d060      	beq.n	800953e <HAL_TIM_ConfigClockSource+0x15a>
 800947c:	2b20      	cmp	r3, #32
 800947e:	d867      	bhi.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
 8009480:	2b00      	cmp	r3, #0
 8009482:	d05c      	beq.n	800953e <HAL_TIM_ConfigClockSource+0x15a>
 8009484:	2b10      	cmp	r3, #16
 8009486:	d05a      	beq.n	800953e <HAL_TIM_ConfigClockSource+0x15a>
 8009488:	e062      	b.n	8009550 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6818      	ldr	r0, [r3, #0]
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	6899      	ldr	r1, [r3, #8]
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	685a      	ldr	r2, [r3, #4]
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	68db      	ldr	r3, [r3, #12]
 800949a:	f000 f9b7 	bl	800980c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80094ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	609a      	str	r2, [r3, #8]
      break;
 80094b6:	e04f      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6818      	ldr	r0, [r3, #0]
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	6899      	ldr	r1, [r3, #8]
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	685a      	ldr	r2, [r3, #4]
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	f000 f9a0 	bl	800980c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	689a      	ldr	r2, [r3, #8]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80094da:	609a      	str	r2, [r3, #8]
      break;
 80094dc:	e03c      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6818      	ldr	r0, [r3, #0]
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	6859      	ldr	r1, [r3, #4]
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	461a      	mov	r2, r3
 80094ec:	f000 f914 	bl	8009718 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2150      	movs	r1, #80	; 0x50
 80094f6:	4618      	mov	r0, r3
 80094f8:	f000 f96d 	bl	80097d6 <TIM_ITRx_SetConfig>
      break;
 80094fc:	e02c      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6818      	ldr	r0, [r3, #0]
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	6859      	ldr	r1, [r3, #4]
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	461a      	mov	r2, r3
 800950c:	f000 f933 	bl	8009776 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2160      	movs	r1, #96	; 0x60
 8009516:	4618      	mov	r0, r3
 8009518:	f000 f95d 	bl	80097d6 <TIM_ITRx_SetConfig>
      break;
 800951c:	e01c      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6818      	ldr	r0, [r3, #0]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	6859      	ldr	r1, [r3, #4]
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	461a      	mov	r2, r3
 800952c:	f000 f8f4 	bl	8009718 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2140      	movs	r1, #64	; 0x40
 8009536:	4618      	mov	r0, r3
 8009538:	f000 f94d 	bl	80097d6 <TIM_ITRx_SetConfig>
      break;
 800953c:	e00c      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4619      	mov	r1, r3
 8009548:	4610      	mov	r0, r2
 800954a:	f000 f944 	bl	80097d6 <TIM_ITRx_SetConfig>
      break;
 800954e:	e003      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	73fb      	strb	r3, [r7, #15]
      break;
 8009554:	e000      	b.n	8009558 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009556:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2201      	movs	r2, #1
 800955c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2200      	movs	r2, #0
 8009564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009568:	7bfb      	ldrb	r3, [r7, #15]
}
 800956a:	4618      	mov	r0, r3
 800956c:	3710      	adds	r7, #16
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}

08009572 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009572:	b480      	push	{r7}
 8009574:	b083      	sub	sp, #12
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800957a:	bf00      	nop
 800957c:	370c      	adds	r7, #12
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr

08009586 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009586:	b480      	push	{r7}
 8009588:	b083      	sub	sp, #12
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800958e:	bf00      	nop
 8009590:	370c      	adds	r7, #12
 8009592:	46bd      	mov	sp, r7
 8009594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009598:	4770      	bx	lr

0800959a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800959a:	b480      	push	{r7}
 800959c:	b083      	sub	sp, #12
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80095a2:	bf00      	nop
 80095a4:	370c      	adds	r7, #12
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr

080095ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80095ae:	b480      	push	{r7}
 80095b0:	b083      	sub	sp, #12
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80095b6:	bf00      	nop
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr

080095c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80095c2:	b480      	push	{r7}
 80095c4:	b083      	sub	sp, #12
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80095ca:	bf00      	nop
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr
	...

080095d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80095d8:	b480      	push	{r7}
 80095da:	b085      	sub	sp, #20
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a40      	ldr	r2, [pc, #256]	; (80096ec <TIM_Base_SetConfig+0x114>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d013      	beq.n	8009618 <TIM_Base_SetConfig+0x40>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095f6:	d00f      	beq.n	8009618 <TIM_Base_SetConfig+0x40>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	4a3d      	ldr	r2, [pc, #244]	; (80096f0 <TIM_Base_SetConfig+0x118>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d00b      	beq.n	8009618 <TIM_Base_SetConfig+0x40>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a3c      	ldr	r2, [pc, #240]	; (80096f4 <TIM_Base_SetConfig+0x11c>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d007      	beq.n	8009618 <TIM_Base_SetConfig+0x40>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4a3b      	ldr	r2, [pc, #236]	; (80096f8 <TIM_Base_SetConfig+0x120>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d003      	beq.n	8009618 <TIM_Base_SetConfig+0x40>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4a3a      	ldr	r2, [pc, #232]	; (80096fc <TIM_Base_SetConfig+0x124>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d108      	bne.n	800962a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800961e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	4313      	orrs	r3, r2
 8009628:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4a2f      	ldr	r2, [pc, #188]	; (80096ec <TIM_Base_SetConfig+0x114>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d02b      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009638:	d027      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	4a2c      	ldr	r2, [pc, #176]	; (80096f0 <TIM_Base_SetConfig+0x118>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d023      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	4a2b      	ldr	r2, [pc, #172]	; (80096f4 <TIM_Base_SetConfig+0x11c>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d01f      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a2a      	ldr	r2, [pc, #168]	; (80096f8 <TIM_Base_SetConfig+0x120>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d01b      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a29      	ldr	r2, [pc, #164]	; (80096fc <TIM_Base_SetConfig+0x124>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d017      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	4a28      	ldr	r2, [pc, #160]	; (8009700 <TIM_Base_SetConfig+0x128>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d013      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a27      	ldr	r2, [pc, #156]	; (8009704 <TIM_Base_SetConfig+0x12c>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d00f      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a26      	ldr	r2, [pc, #152]	; (8009708 <TIM_Base_SetConfig+0x130>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d00b      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4a25      	ldr	r2, [pc, #148]	; (800970c <TIM_Base_SetConfig+0x134>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d007      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	4a24      	ldr	r2, [pc, #144]	; (8009710 <TIM_Base_SetConfig+0x138>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d003      	beq.n	800968a <TIM_Base_SetConfig+0xb2>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	4a23      	ldr	r2, [pc, #140]	; (8009714 <TIM_Base_SetConfig+0x13c>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d108      	bne.n	800969c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009690:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	68fa      	ldr	r2, [r7, #12]
 8009698:	4313      	orrs	r3, r2
 800969a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	695b      	ldr	r3, [r3, #20]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	68fa      	ldr	r2, [r7, #12]
 80096ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	689a      	ldr	r2, [r3, #8]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a0a      	ldr	r2, [pc, #40]	; (80096ec <TIM_Base_SetConfig+0x114>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d003      	beq.n	80096d0 <TIM_Base_SetConfig+0xf8>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	4a0c      	ldr	r2, [pc, #48]	; (80096fc <TIM_Base_SetConfig+0x124>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d103      	bne.n	80096d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	691a      	ldr	r2, [r3, #16]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2201      	movs	r2, #1
 80096dc:	615a      	str	r2, [r3, #20]
}
 80096de:	bf00      	nop
 80096e0:	3714      	adds	r7, #20
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr
 80096ea:	bf00      	nop
 80096ec:	40010000 	.word	0x40010000
 80096f0:	40000400 	.word	0x40000400
 80096f4:	40000800 	.word	0x40000800
 80096f8:	40000c00 	.word	0x40000c00
 80096fc:	40010400 	.word	0x40010400
 8009700:	40014000 	.word	0x40014000
 8009704:	40014400 	.word	0x40014400
 8009708:	40014800 	.word	0x40014800
 800970c:	40001800 	.word	0x40001800
 8009710:	40001c00 	.word	0x40001c00
 8009714:	40002000 	.word	0x40002000

08009718 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009718:	b480      	push	{r7}
 800971a:	b087      	sub	sp, #28
 800971c:	af00      	add	r7, sp, #0
 800971e:	60f8      	str	r0, [r7, #12]
 8009720:	60b9      	str	r1, [r7, #8]
 8009722:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	6a1b      	ldr	r3, [r3, #32]
 8009728:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6a1b      	ldr	r3, [r3, #32]
 800972e:	f023 0201 	bic.w	r2, r3, #1
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	699b      	ldr	r3, [r3, #24]
 800973a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009742:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	011b      	lsls	r3, r3, #4
 8009748:	693a      	ldr	r2, [r7, #16]
 800974a:	4313      	orrs	r3, r2
 800974c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	f023 030a 	bic.w	r3, r3, #10
 8009754:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009756:	697a      	ldr	r2, [r7, #20]
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	4313      	orrs	r3, r2
 800975c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	693a      	ldr	r2, [r7, #16]
 8009762:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	697a      	ldr	r2, [r7, #20]
 8009768:	621a      	str	r2, [r3, #32]
}
 800976a:	bf00      	nop
 800976c:	371c      	adds	r7, #28
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009776:	b480      	push	{r7}
 8009778:	b087      	sub	sp, #28
 800977a:	af00      	add	r7, sp, #0
 800977c:	60f8      	str	r0, [r7, #12]
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	6a1b      	ldr	r3, [r3, #32]
 8009786:	f023 0210 	bic.w	r2, r3, #16
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	699b      	ldr	r3, [r3, #24]
 8009792:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6a1b      	ldr	r3, [r3, #32]
 8009798:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80097a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	031b      	lsls	r3, r3, #12
 80097a6:	697a      	ldr	r2, [r7, #20]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80097b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	011b      	lsls	r3, r3, #4
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	697a      	ldr	r2, [r7, #20]
 80097c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	693a      	ldr	r2, [r7, #16]
 80097c8:	621a      	str	r2, [r3, #32]
}
 80097ca:	bf00      	nop
 80097cc:	371c      	adds	r7, #28
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr

080097d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80097d6:	b480      	push	{r7}
 80097d8:	b085      	sub	sp, #20
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
 80097de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097ee:	683a      	ldr	r2, [r7, #0]
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	4313      	orrs	r3, r2
 80097f4:	f043 0307 	orr.w	r3, r3, #7
 80097f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	68fa      	ldr	r2, [r7, #12]
 80097fe:	609a      	str	r2, [r3, #8]
}
 8009800:	bf00      	nop
 8009802:	3714      	adds	r7, #20
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr

0800980c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800980c:	b480      	push	{r7}
 800980e:	b087      	sub	sp, #28
 8009810:	af00      	add	r7, sp, #0
 8009812:	60f8      	str	r0, [r7, #12]
 8009814:	60b9      	str	r1, [r7, #8]
 8009816:	607a      	str	r2, [r7, #4]
 8009818:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009826:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	021a      	lsls	r2, r3, #8
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	431a      	orrs	r2, r3
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	4313      	orrs	r3, r2
 8009834:	697a      	ldr	r2, [r7, #20]
 8009836:	4313      	orrs	r3, r2
 8009838:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	697a      	ldr	r2, [r7, #20]
 800983e:	609a      	str	r2, [r3, #8]
}
 8009840:	bf00      	nop
 8009842:	371c      	adds	r7, #28
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800985c:	2b01      	cmp	r3, #1
 800985e:	d101      	bne.n	8009864 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009860:	2302      	movs	r3, #2
 8009862:	e05a      	b.n	800991a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2201      	movs	r2, #1
 8009868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2202      	movs	r2, #2
 8009870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800988a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	4313      	orrs	r3, r2
 8009894:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a21      	ldr	r2, [pc, #132]	; (8009928 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d022      	beq.n	80098ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098b0:	d01d      	beq.n	80098ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a1d      	ldr	r2, [pc, #116]	; (800992c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d018      	beq.n	80098ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a1b      	ldr	r2, [pc, #108]	; (8009930 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d013      	beq.n	80098ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a1a      	ldr	r2, [pc, #104]	; (8009934 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d00e      	beq.n	80098ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a18      	ldr	r2, [pc, #96]	; (8009938 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d009      	beq.n	80098ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a17      	ldr	r2, [pc, #92]	; (800993c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d004      	beq.n	80098ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a15      	ldr	r2, [pc, #84]	; (8009940 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d10c      	bne.n	8009908 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80098f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	68ba      	ldr	r2, [r7, #8]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	68ba      	ldr	r2, [r7, #8]
 8009906:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2201      	movs	r2, #1
 800990c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009918:	2300      	movs	r3, #0
}
 800991a:	4618      	mov	r0, r3
 800991c:	3714      	adds	r7, #20
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	40010000 	.word	0x40010000
 800992c:	40000400 	.word	0x40000400
 8009930:	40000800 	.word	0x40000800
 8009934:	40000c00 	.word	0x40000c00
 8009938:	40010400 	.word	0x40010400
 800993c:	40014000 	.word	0x40014000
 8009940:	40001800 	.word	0x40001800

08009944 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009944:	b480      	push	{r7}
 8009946:	b083      	sub	sp, #12
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800994c:	bf00      	nop
 800994e:	370c      	adds	r7, #12
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr

08009958 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009958:	b480      	push	{r7}
 800995a:	b083      	sub	sp, #12
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009960:	bf00      	nop
 8009962:	370c      	adds	r7, #12
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr

0800996c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e03f      	b.n	80099fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009984:	b2db      	uxtb	r3, r3
 8009986:	2b00      	cmp	r3, #0
 8009988:	d106      	bne.n	8009998 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f7fa f84e 	bl	8003a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2224      	movs	r2, #36	; 0x24
 800999c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68da      	ldr	r2, [r3, #12]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80099ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 fddf 	bl	800a574 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	691a      	ldr	r2, [r3, #16]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80099c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	695a      	ldr	r2, [r3, #20]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80099d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	68da      	ldr	r2, [r3, #12]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2220      	movs	r2, #32
 80099f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2220      	movs	r2, #32
 80099f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80099fc:	2300      	movs	r3, #0
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b08a      	sub	sp, #40	; 0x28
 8009a0a:	af02      	add	r7, sp, #8
 8009a0c:	60f8      	str	r0, [r7, #12]
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	603b      	str	r3, [r7, #0]
 8009a12:	4613      	mov	r3, r2
 8009a14:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009a16:	2300      	movs	r3, #0
 8009a18:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	2b20      	cmp	r3, #32
 8009a24:	d17c      	bne.n	8009b20 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d002      	beq.n	8009a32 <HAL_UART_Transmit+0x2c>
 8009a2c:	88fb      	ldrh	r3, [r7, #6]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d101      	bne.n	8009a36 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e075      	b.n	8009b22 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d101      	bne.n	8009a44 <HAL_UART_Transmit+0x3e>
 8009a40:	2302      	movs	r3, #2
 8009a42:	e06e      	b.n	8009b22 <HAL_UART_Transmit+0x11c>
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2221      	movs	r2, #33	; 0x21
 8009a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a5a:	f7fc fc9d 	bl	8006398 <HAL_GetTick>
 8009a5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	88fa      	ldrh	r2, [r7, #6]
 8009a64:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	88fa      	ldrh	r2, [r7, #6]
 8009a6a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a74:	d108      	bne.n	8009a88 <HAL_UART_Transmit+0x82>
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d104      	bne.n	8009a88 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	61bb      	str	r3, [r7, #24]
 8009a86:	e003      	b.n	8009a90 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009a98:	e02a      	b.n	8009af0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	9300      	str	r3, [sp, #0]
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	2180      	movs	r1, #128	; 0x80
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f000 fb1f 	bl	800a0e8 <UART_WaitOnFlagUntilTimeout>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d001      	beq.n	8009ab4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009ab0:	2303      	movs	r3, #3
 8009ab2:	e036      	b.n	8009b22 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d10b      	bne.n	8009ad2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	881b      	ldrh	r3, [r3, #0]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ac8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009aca:	69bb      	ldr	r3, [r7, #24]
 8009acc:	3302      	adds	r3, #2
 8009ace:	61bb      	str	r3, [r7, #24]
 8009ad0:	e007      	b.n	8009ae2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	781a      	ldrb	r2, [r3, #0]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009adc:	69fb      	ldr	r3, [r7, #28]
 8009ade:	3301      	adds	r3, #1
 8009ae0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	3b01      	subs	r3, #1
 8009aea:	b29a      	uxth	r2, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d1cf      	bne.n	8009a9a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	9300      	str	r3, [sp, #0]
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	2200      	movs	r2, #0
 8009b02:	2140      	movs	r1, #64	; 0x40
 8009b04:	68f8      	ldr	r0, [r7, #12]
 8009b06:	f000 faef 	bl	800a0e8 <UART_WaitOnFlagUntilTimeout>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d001      	beq.n	8009b14 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e006      	b.n	8009b22 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2220      	movs	r2, #32
 8009b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	e000      	b.n	8009b22 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009b20:	2302      	movs	r3, #2
  }
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3720      	adds	r7, #32
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}

08009b2a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b2a:	b580      	push	{r7, lr}
 8009b2c:	b084      	sub	sp, #16
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	60f8      	str	r0, [r7, #12]
 8009b32:	60b9      	str	r1, [r7, #8]
 8009b34:	4613      	mov	r3, r2
 8009b36:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	2b20      	cmp	r3, #32
 8009b42:	d11d      	bne.n	8009b80 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d002      	beq.n	8009b50 <HAL_UART_Receive_IT+0x26>
 8009b4a:	88fb      	ldrh	r3, [r7, #6]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d101      	bne.n	8009b54 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009b50:	2301      	movs	r3, #1
 8009b52:	e016      	b.n	8009b82 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d101      	bne.n	8009b62 <HAL_UART_Receive_IT+0x38>
 8009b5e:	2302      	movs	r3, #2
 8009b60:	e00f      	b.n	8009b82 <HAL_UART_Receive_IT+0x58>
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2201      	movs	r2, #1
 8009b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009b70:	88fb      	ldrh	r3, [r7, #6]
 8009b72:	461a      	mov	r2, r3
 8009b74:	68b9      	ldr	r1, [r7, #8]
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 fb24 	bl	800a1c4 <UART_Start_Receive_IT>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	e000      	b.n	8009b82 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009b80:	2302      	movs	r3, #2
  }
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b0ba      	sub	sp, #232	; 0xe8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	68db      	ldr	r3, [r3, #12]
 8009ba4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	695b      	ldr	r3, [r3, #20]
 8009bae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bc2:	f003 030f 	and.w	r3, r3, #15
 8009bc6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009bca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d10f      	bne.n	8009bf2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bd6:	f003 0320 	and.w	r3, r3, #32
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d009      	beq.n	8009bf2 <HAL_UART_IRQHandler+0x66>
 8009bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009be2:	f003 0320 	and.w	r3, r3, #32
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d003      	beq.n	8009bf2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 fc07 	bl	800a3fe <UART_Receive_IT>
      return;
 8009bf0:	e256      	b.n	800a0a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009bf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f000 80de 	beq.w	8009db8 <HAL_UART_IRQHandler+0x22c>
 8009bfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c00:	f003 0301 	and.w	r3, r3, #1
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d106      	bne.n	8009c16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009c08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c0c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f000 80d1 	beq.w	8009db8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c1a:	f003 0301 	and.w	r3, r3, #1
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d00b      	beq.n	8009c3a <HAL_UART_IRQHandler+0xae>
 8009c22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d005      	beq.n	8009c3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c32:	f043 0201 	orr.w	r2, r3, #1
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c3e:	f003 0304 	and.w	r3, r3, #4
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00b      	beq.n	8009c5e <HAL_UART_IRQHandler+0xd2>
 8009c46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c4a:	f003 0301 	and.w	r3, r3, #1
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d005      	beq.n	8009c5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c56:	f043 0202 	orr.w	r2, r3, #2
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c62:	f003 0302 	and.w	r3, r3, #2
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d00b      	beq.n	8009c82 <HAL_UART_IRQHandler+0xf6>
 8009c6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c6e:	f003 0301 	and.w	r3, r3, #1
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d005      	beq.n	8009c82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c7a:	f043 0204 	orr.w	r2, r3, #4
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c86:	f003 0308 	and.w	r3, r3, #8
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d011      	beq.n	8009cb2 <HAL_UART_IRQHandler+0x126>
 8009c8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c92:	f003 0320 	and.w	r3, r3, #32
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d105      	bne.n	8009ca6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009c9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c9e:	f003 0301 	and.w	r3, r3, #1
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d005      	beq.n	8009cb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009caa:	f043 0208 	orr.w	r2, r3, #8
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	f000 81ed 	beq.w	800a096 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cc0:	f003 0320 	and.w	r3, r3, #32
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d008      	beq.n	8009cda <HAL_UART_IRQHandler+0x14e>
 8009cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ccc:	f003 0320 	and.w	r3, r3, #32
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d002      	beq.n	8009cda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f000 fb92 	bl	800a3fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	695b      	ldr	r3, [r3, #20]
 8009ce0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ce4:	2b40      	cmp	r3, #64	; 0x40
 8009ce6:	bf0c      	ite	eq
 8009ce8:	2301      	moveq	r3, #1
 8009cea:	2300      	movne	r3, #0
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf6:	f003 0308 	and.w	r3, r3, #8
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d103      	bne.n	8009d06 <HAL_UART_IRQHandler+0x17a>
 8009cfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d04f      	beq.n	8009da6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 fa9a 	bl	800a240 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	695b      	ldr	r3, [r3, #20]
 8009d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d16:	2b40      	cmp	r3, #64	; 0x40
 8009d18:	d141      	bne.n	8009d9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	3314      	adds	r3, #20
 8009d20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d28:	e853 3f00 	ldrex	r3, [r3]
 8009d2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009d34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	3314      	adds	r3, #20
 8009d42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009d46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009d4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009d52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009d56:	e841 2300 	strex	r3, r2, [r1]
 8009d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009d5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1d9      	bne.n	8009d1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d013      	beq.n	8009d96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d72:	4a7d      	ldr	r2, [pc, #500]	; (8009f68 <HAL_UART_IRQHandler+0x3dc>)
 8009d74:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f7fd f9c8 	bl	8007110 <HAL_DMA_Abort_IT>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d016      	beq.n	8009db4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009d90:	4610      	mov	r0, r2
 8009d92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d94:	e00e      	b.n	8009db4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 f990 	bl	800a0bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d9c:	e00a      	b.n	8009db4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f98c 	bl	800a0bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009da4:	e006      	b.n	8009db4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f988 	bl	800a0bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2200      	movs	r2, #0
 8009db0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009db2:	e170      	b.n	800a096 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009db4:	bf00      	nop
    return;
 8009db6:	e16e      	b.n	800a096 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	f040 814a 	bne.w	800a056 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009dc6:	f003 0310 	and.w	r3, r3, #16
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	f000 8143 	beq.w	800a056 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dd4:	f003 0310 	and.w	r3, r3, #16
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	f000 813c 	beq.w	800a056 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009dde:	2300      	movs	r3, #0
 8009de0:	60bb      	str	r3, [r7, #8]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	60bb      	str	r3, [r7, #8]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	60bb      	str	r3, [r7, #8]
 8009df2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	695b      	ldr	r3, [r3, #20]
 8009dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dfe:	2b40      	cmp	r3, #64	; 0x40
 8009e00:	f040 80b4 	bne.w	8009f6c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	f000 8140 	beq.w	800a09a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009e1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e22:	429a      	cmp	r2, r3
 8009e24:	f080 8139 	bcs.w	800a09a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e2e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e34:	69db      	ldr	r3, [r3, #28]
 8009e36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e3a:	f000 8088 	beq.w	8009f4e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	330c      	adds	r3, #12
 8009e44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e48:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e4c:	e853 3f00 	ldrex	r3, [r3]
 8009e50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009e54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	330c      	adds	r3, #12
 8009e66:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009e6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009e6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e72:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009e76:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009e7a:	e841 2300 	strex	r3, r2, [r1]
 8009e7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009e82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d1d9      	bne.n	8009e3e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	3314      	adds	r3, #20
 8009e90:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009e94:	e853 3f00 	ldrex	r3, [r3]
 8009e98:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009e9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e9c:	f023 0301 	bic.w	r3, r3, #1
 8009ea0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	3314      	adds	r3, #20
 8009eaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009eae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009eb2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009eb6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009eba:	e841 2300 	strex	r3, r2, [r1]
 8009ebe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009ec0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1e1      	bne.n	8009e8a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3314      	adds	r3, #20
 8009ecc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ece:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ed0:	e853 3f00 	ldrex	r3, [r3]
 8009ed4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009ed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009edc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	3314      	adds	r3, #20
 8009ee6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009eea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009eec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009ef0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009ef2:	e841 2300 	strex	r3, r2, [r1]
 8009ef6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009ef8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1e3      	bne.n	8009ec6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2220      	movs	r2, #32
 8009f02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	330c      	adds	r3, #12
 8009f12:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f16:	e853 3f00 	ldrex	r3, [r3]
 8009f1a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f1e:	f023 0310 	bic.w	r3, r3, #16
 8009f22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	330c      	adds	r3, #12
 8009f2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009f30:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f32:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f34:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f38:	e841 2300 	strex	r3, r2, [r1]
 8009f3c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009f3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d1e3      	bne.n	8009f0c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7fd f871 	bl	8007030 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f56:	b29b      	uxth	r3, r3
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	b29b      	uxth	r3, r3
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 f8b6 	bl	800a0d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f64:	e099      	b.n	800a09a <HAL_UART_IRQHandler+0x50e>
 8009f66:	bf00      	nop
 8009f68:	0800a307 	.word	0x0800a307
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f000 808b 	beq.w	800a09e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009f88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f000 8086 	beq.w	800a09e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	330c      	adds	r3, #12
 8009f98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f9c:	e853 3f00 	ldrex	r3, [r3]
 8009fa0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fa4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009fa8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	330c      	adds	r3, #12
 8009fb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009fb6:	647a      	str	r2, [r7, #68]	; 0x44
 8009fb8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009fbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009fbe:	e841 2300 	strex	r3, r2, [r1]
 8009fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009fc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d1e3      	bne.n	8009f92 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	3314      	adds	r3, #20
 8009fd0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fd4:	e853 3f00 	ldrex	r3, [r3]
 8009fd8:	623b      	str	r3, [r7, #32]
   return(result);
 8009fda:	6a3b      	ldr	r3, [r7, #32]
 8009fdc:	f023 0301 	bic.w	r3, r3, #1
 8009fe0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	3314      	adds	r3, #20
 8009fea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009fee:	633a      	str	r2, [r7, #48]	; 0x30
 8009ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ff4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ff6:	e841 2300 	strex	r3, r2, [r1]
 8009ffa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d1e3      	bne.n	8009fca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2220      	movs	r2, #32
 800a006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	330c      	adds	r3, #12
 800a016:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	e853 3f00 	ldrex	r3, [r3]
 800a01e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f023 0310 	bic.w	r3, r3, #16
 800a026:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	330c      	adds	r3, #12
 800a030:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a034:	61fa      	str	r2, [r7, #28]
 800a036:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a038:	69b9      	ldr	r1, [r7, #24]
 800a03a:	69fa      	ldr	r2, [r7, #28]
 800a03c:	e841 2300 	strex	r3, r2, [r1]
 800a040:	617b      	str	r3, [r7, #20]
   return(result);
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d1e3      	bne.n	800a010 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a048:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a04c:	4619      	mov	r1, r3
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f000 f83e 	bl	800a0d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a054:	e023      	b.n	800a09e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a05a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d009      	beq.n	800a076 <HAL_UART_IRQHandler+0x4ea>
 800a062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d003      	beq.n	800a076 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	f000 f95d 	bl	800a32e <UART_Transmit_IT>
    return;
 800a074:	e014      	b.n	800a0a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a07a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00e      	beq.n	800a0a0 <HAL_UART_IRQHandler+0x514>
 800a082:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d008      	beq.n	800a0a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 f99d 	bl	800a3ce <UART_EndTransmit_IT>
    return;
 800a094:	e004      	b.n	800a0a0 <HAL_UART_IRQHandler+0x514>
    return;
 800a096:	bf00      	nop
 800a098:	e002      	b.n	800a0a0 <HAL_UART_IRQHandler+0x514>
      return;
 800a09a:	bf00      	nop
 800a09c:	e000      	b.n	800a0a0 <HAL_UART_IRQHandler+0x514>
      return;
 800a09e:	bf00      	nop
  }
}
 800a0a0:	37e8      	adds	r7, #232	; 0xe8
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
 800a0a6:	bf00      	nop

0800a0a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b083      	sub	sp, #12
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a0b0:	bf00      	nop
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr

0800a0bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b083      	sub	sp, #12
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a0c4:	bf00      	nop
 800a0c6:	370c      	adds	r7, #12
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr

0800a0d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
 800a0d8:	460b      	mov	r3, r1
 800a0da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a0dc:	bf00      	nop
 800a0de:	370c      	adds	r7, #12
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b090      	sub	sp, #64	; 0x40
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	603b      	str	r3, [r7, #0]
 800a0f4:	4613      	mov	r3, r2
 800a0f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0f8:	e050      	b.n	800a19c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a100:	d04c      	beq.n	800a19c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a102:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a104:	2b00      	cmp	r3, #0
 800a106:	d007      	beq.n	800a118 <UART_WaitOnFlagUntilTimeout+0x30>
 800a108:	f7fc f946 	bl	8006398 <HAL_GetTick>
 800a10c:	4602      	mov	r2, r0
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a114:	429a      	cmp	r2, r3
 800a116:	d241      	bcs.n	800a19c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	330c      	adds	r3, #12
 800a11e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a122:	e853 3f00 	ldrex	r3, [r3]
 800a126:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a12a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a12e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	330c      	adds	r3, #12
 800a136:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a138:	637a      	str	r2, [r7, #52]	; 0x34
 800a13a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a13c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a13e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a140:	e841 2300 	strex	r3, r2, [r1]
 800a144:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d1e5      	bne.n	800a118 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	3314      	adds	r3, #20
 800a152:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	e853 3f00 	ldrex	r3, [r3]
 800a15a:	613b      	str	r3, [r7, #16]
   return(result);
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	f023 0301 	bic.w	r3, r3, #1
 800a162:	63bb      	str	r3, [r7, #56]	; 0x38
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	3314      	adds	r3, #20
 800a16a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a16c:	623a      	str	r2, [r7, #32]
 800a16e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a170:	69f9      	ldr	r1, [r7, #28]
 800a172:	6a3a      	ldr	r2, [r7, #32]
 800a174:	e841 2300 	strex	r3, r2, [r1]
 800a178:	61bb      	str	r3, [r7, #24]
   return(result);
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1e5      	bne.n	800a14c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2220      	movs	r2, #32
 800a184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2220      	movs	r2, #32
 800a18c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2200      	movs	r2, #0
 800a194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a198:	2303      	movs	r3, #3
 800a19a:	e00f      	b.n	800a1bc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	681a      	ldr	r2, [r3, #0]
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	4013      	ands	r3, r2
 800a1a6:	68ba      	ldr	r2, [r7, #8]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	bf0c      	ite	eq
 800a1ac:	2301      	moveq	r3, #1
 800a1ae:	2300      	movne	r3, #0
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	79fb      	ldrb	r3, [r7, #7]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d09f      	beq.n	800a0fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3740      	adds	r7, #64	; 0x40
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b085      	sub	sp, #20
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	60f8      	str	r0, [r7, #12]
 800a1cc:	60b9      	str	r1, [r7, #8]
 800a1ce:	4613      	mov	r3, r2
 800a1d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	68ba      	ldr	r2, [r7, #8]
 800a1d6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	88fa      	ldrh	r2, [r7, #6]
 800a1dc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	88fa      	ldrh	r2, [r7, #6]
 800a1e2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	2222      	movs	r2, #34	; 0x22
 800a1ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	691b      	ldr	r3, [r3, #16]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d007      	beq.n	800a212 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	68da      	ldr	r2, [r3, #12]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a210:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	695a      	ldr	r2, [r3, #20]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f042 0201 	orr.w	r2, r2, #1
 800a220:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	68da      	ldr	r2, [r3, #12]
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f042 0220 	orr.w	r2, r2, #32
 800a230:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3714      	adds	r7, #20
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr

0800a240 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a240:	b480      	push	{r7}
 800a242:	b095      	sub	sp, #84	; 0x54
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	330c      	adds	r3, #12
 800a24e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a252:	e853 3f00 	ldrex	r3, [r3]
 800a256:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a25a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a25e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	330c      	adds	r3, #12
 800a266:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a268:	643a      	str	r2, [r7, #64]	; 0x40
 800a26a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a26e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a270:	e841 2300 	strex	r3, r2, [r1]
 800a274:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d1e5      	bne.n	800a248 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	3314      	adds	r3, #20
 800a282:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a284:	6a3b      	ldr	r3, [r7, #32]
 800a286:	e853 3f00 	ldrex	r3, [r3]
 800a28a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a28c:	69fb      	ldr	r3, [r7, #28]
 800a28e:	f023 0301 	bic.w	r3, r3, #1
 800a292:	64bb      	str	r3, [r7, #72]	; 0x48
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	3314      	adds	r3, #20
 800a29a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a29c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a29e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a2a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a2a4:	e841 2300 	strex	r3, r2, [r1]
 800a2a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a2aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d1e5      	bne.n	800a27c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d119      	bne.n	800a2ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	330c      	adds	r3, #12
 800a2be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	e853 3f00 	ldrex	r3, [r3]
 800a2c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	f023 0310 	bic.w	r3, r3, #16
 800a2ce:	647b      	str	r3, [r7, #68]	; 0x44
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	330c      	adds	r3, #12
 800a2d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a2d8:	61ba      	str	r2, [r7, #24]
 800a2da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2dc:	6979      	ldr	r1, [r7, #20]
 800a2de:	69ba      	ldr	r2, [r7, #24]
 800a2e0:	e841 2300 	strex	r3, r2, [r1]
 800a2e4:	613b      	str	r3, [r7, #16]
   return(result);
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d1e5      	bne.n	800a2b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2220      	movs	r2, #32
 800a2f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a2fa:	bf00      	nop
 800a2fc:	3754      	adds	r7, #84	; 0x54
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b084      	sub	sp, #16
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a312:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2200      	movs	r2, #0
 800a318:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a320:	68f8      	ldr	r0, [r7, #12]
 800a322:	f7ff fecb 	bl	800a0bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a326:	bf00      	nop
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a32e:	b480      	push	{r7}
 800a330:	b085      	sub	sp, #20
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a33c:	b2db      	uxtb	r3, r3
 800a33e:	2b21      	cmp	r3, #33	; 0x21
 800a340:	d13e      	bne.n	800a3c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	689b      	ldr	r3, [r3, #8]
 800a346:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a34a:	d114      	bne.n	800a376 <UART_Transmit_IT+0x48>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	691b      	ldr	r3, [r3, #16]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d110      	bne.n	800a376 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6a1b      	ldr	r3, [r3, #32]
 800a358:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	881b      	ldrh	r3, [r3, #0]
 800a35e:	461a      	mov	r2, r3
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a368:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a1b      	ldr	r3, [r3, #32]
 800a36e:	1c9a      	adds	r2, r3, #2
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	621a      	str	r2, [r3, #32]
 800a374:	e008      	b.n	800a388 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6a1b      	ldr	r3, [r3, #32]
 800a37a:	1c59      	adds	r1, r3, #1
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	6211      	str	r1, [r2, #32]
 800a380:	781a      	ldrb	r2, [r3, #0]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a38c:	b29b      	uxth	r3, r3
 800a38e:	3b01      	subs	r3, #1
 800a390:	b29b      	uxth	r3, r3
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	4619      	mov	r1, r3
 800a396:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10f      	bne.n	800a3bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	68da      	ldr	r2, [r3, #12]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a3aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	68da      	ldr	r2, [r3, #12]
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a3ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	e000      	b.n	800a3c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a3c0:	2302      	movs	r3, #2
  }
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3714      	adds	r7, #20
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr

0800a3ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a3ce:	b580      	push	{r7, lr}
 800a3d0:	b082      	sub	sp, #8
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	68da      	ldr	r2, [r3, #12]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2220      	movs	r2, #32
 800a3ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f7ff fe5a 	bl	800a0a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}

0800a3fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b08c      	sub	sp, #48	; 0x30
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	2b22      	cmp	r3, #34	; 0x22
 800a410:	f040 80ab 	bne.w	800a56a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a41c:	d117      	bne.n	800a44e <UART_Receive_IT+0x50>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	691b      	ldr	r3, [r3, #16]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d113      	bne.n	800a44e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a426:	2300      	movs	r3, #0
 800a428:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a42e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	b29b      	uxth	r3, r3
 800a438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a43c:	b29a      	uxth	r2, r3
 800a43e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a440:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a446:	1c9a      	adds	r2, r3, #2
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	629a      	str	r2, [r3, #40]	; 0x28
 800a44c:	e026      	b.n	800a49c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a452:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a454:	2300      	movs	r3, #0
 800a456:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	689b      	ldr	r3, [r3, #8]
 800a45c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a460:	d007      	beq.n	800a472 <UART_Receive_IT+0x74>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	689b      	ldr	r3, [r3, #8]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10a      	bne.n	800a480 <UART_Receive_IT+0x82>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	691b      	ldr	r3, [r3, #16]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d106      	bne.n	800a480 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	b2da      	uxtb	r2, r3
 800a47a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a47c:	701a      	strb	r2, [r3, #0]
 800a47e:	e008      	b.n	800a492 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	685b      	ldr	r3, [r3, #4]
 800a486:	b2db      	uxtb	r3, r3
 800a488:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a48c:	b2da      	uxtb	r2, r3
 800a48e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a490:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a496:	1c5a      	adds	r2, r3, #1
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4a0:	b29b      	uxth	r3, r3
 800a4a2:	3b01      	subs	r3, #1
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d15a      	bne.n	800a566 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	68da      	ldr	r2, [r3, #12]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f022 0220 	bic.w	r2, r2, #32
 800a4be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	68da      	ldr	r2, [r3, #12]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a4ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	695a      	ldr	r2, [r3, #20]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f022 0201 	bic.w	r2, r2, #1
 800a4de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2220      	movs	r2, #32
 800a4e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d135      	bne.n	800a55c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	330c      	adds	r3, #12
 800a4fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	e853 3f00 	ldrex	r3, [r3]
 800a504:	613b      	str	r3, [r7, #16]
   return(result);
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	f023 0310 	bic.w	r3, r3, #16
 800a50c:	627b      	str	r3, [r7, #36]	; 0x24
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	330c      	adds	r3, #12
 800a514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a516:	623a      	str	r2, [r7, #32]
 800a518:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51a:	69f9      	ldr	r1, [r7, #28]
 800a51c:	6a3a      	ldr	r2, [r7, #32]
 800a51e:	e841 2300 	strex	r3, r2, [r1]
 800a522:	61bb      	str	r3, [r7, #24]
   return(result);
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1e5      	bne.n	800a4f6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f003 0310 	and.w	r3, r3, #16
 800a534:	2b10      	cmp	r3, #16
 800a536:	d10a      	bne.n	800a54e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a538:	2300      	movs	r3, #0
 800a53a:	60fb      	str	r3, [r7, #12]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	60fb      	str	r3, [r7, #12]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	685b      	ldr	r3, [r3, #4]
 800a54a:	60fb      	str	r3, [r7, #12]
 800a54c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a552:	4619      	mov	r1, r3
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f7ff fdbb 	bl	800a0d0 <HAL_UARTEx_RxEventCallback>
 800a55a:	e002      	b.n	800a562 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f7f9 f815 	bl	800358c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	e002      	b.n	800a56c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a566:	2300      	movs	r3, #0
 800a568:	e000      	b.n	800a56c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a56a:	2302      	movs	r3, #2
  }
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3730      	adds	r7, #48	; 0x30
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a578:	b0c0      	sub	sp, #256	; 0x100
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a58c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a590:	68d9      	ldr	r1, [r3, #12]
 800a592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a596:	681a      	ldr	r2, [r3, #0]
 800a598:	ea40 0301 	orr.w	r3, r0, r1
 800a59c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a59e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5a2:	689a      	ldr	r2, [r3, #8]
 800a5a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5a8:	691b      	ldr	r3, [r3, #16]
 800a5aa:	431a      	orrs	r2, r3
 800a5ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5b0:	695b      	ldr	r3, [r3, #20]
 800a5b2:	431a      	orrs	r2, r3
 800a5b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5b8:	69db      	ldr	r3, [r3, #28]
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a5c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	68db      	ldr	r3, [r3, #12]
 800a5c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a5cc:	f021 010c 	bic.w	r1, r1, #12
 800a5d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a5da:	430b      	orrs	r3, r1
 800a5dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a5de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	695b      	ldr	r3, [r3, #20]
 800a5e6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a5ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5ee:	6999      	ldr	r1, [r3, #24]
 800a5f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5f4:	681a      	ldr	r2, [r3, #0]
 800a5f6:	ea40 0301 	orr.w	r3, r0, r1
 800a5fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a5fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	4b8f      	ldr	r3, [pc, #572]	; (800a840 <UART_SetConfig+0x2cc>)
 800a604:	429a      	cmp	r2, r3
 800a606:	d005      	beq.n	800a614 <UART_SetConfig+0xa0>
 800a608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a60c:	681a      	ldr	r2, [r3, #0]
 800a60e:	4b8d      	ldr	r3, [pc, #564]	; (800a844 <UART_SetConfig+0x2d0>)
 800a610:	429a      	cmp	r2, r3
 800a612:	d104      	bne.n	800a61e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a614:	f7fd fb62 	bl	8007cdc <HAL_RCC_GetPCLK2Freq>
 800a618:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a61c:	e003      	b.n	800a626 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a61e:	f7fd fb49 	bl	8007cb4 <HAL_RCC_GetPCLK1Freq>
 800a622:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a62a:	69db      	ldr	r3, [r3, #28]
 800a62c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a630:	f040 810c 	bne.w	800a84c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a634:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a638:	2200      	movs	r2, #0
 800a63a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a63e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a642:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a646:	4622      	mov	r2, r4
 800a648:	462b      	mov	r3, r5
 800a64a:	1891      	adds	r1, r2, r2
 800a64c:	65b9      	str	r1, [r7, #88]	; 0x58
 800a64e:	415b      	adcs	r3, r3
 800a650:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a652:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a656:	4621      	mov	r1, r4
 800a658:	eb12 0801 	adds.w	r8, r2, r1
 800a65c:	4629      	mov	r1, r5
 800a65e:	eb43 0901 	adc.w	r9, r3, r1
 800a662:	f04f 0200 	mov.w	r2, #0
 800a666:	f04f 0300 	mov.w	r3, #0
 800a66a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a66e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a672:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a676:	4690      	mov	r8, r2
 800a678:	4699      	mov	r9, r3
 800a67a:	4623      	mov	r3, r4
 800a67c:	eb18 0303 	adds.w	r3, r8, r3
 800a680:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a684:	462b      	mov	r3, r5
 800a686:	eb49 0303 	adc.w	r3, r9, r3
 800a68a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a68e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	2200      	movs	r2, #0
 800a696:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a69a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a69e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a6a2:	460b      	mov	r3, r1
 800a6a4:	18db      	adds	r3, r3, r3
 800a6a6:	653b      	str	r3, [r7, #80]	; 0x50
 800a6a8:	4613      	mov	r3, r2
 800a6aa:	eb42 0303 	adc.w	r3, r2, r3
 800a6ae:	657b      	str	r3, [r7, #84]	; 0x54
 800a6b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a6b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a6b8:	f7f6 fae6 	bl	8000c88 <__aeabi_uldivmod>
 800a6bc:	4602      	mov	r2, r0
 800a6be:	460b      	mov	r3, r1
 800a6c0:	4b61      	ldr	r3, [pc, #388]	; (800a848 <UART_SetConfig+0x2d4>)
 800a6c2:	fba3 2302 	umull	r2, r3, r3, r2
 800a6c6:	095b      	lsrs	r3, r3, #5
 800a6c8:	011c      	lsls	r4, r3, #4
 800a6ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a6d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a6d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a6dc:	4642      	mov	r2, r8
 800a6de:	464b      	mov	r3, r9
 800a6e0:	1891      	adds	r1, r2, r2
 800a6e2:	64b9      	str	r1, [r7, #72]	; 0x48
 800a6e4:	415b      	adcs	r3, r3
 800a6e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a6e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a6ec:	4641      	mov	r1, r8
 800a6ee:	eb12 0a01 	adds.w	sl, r2, r1
 800a6f2:	4649      	mov	r1, r9
 800a6f4:	eb43 0b01 	adc.w	fp, r3, r1
 800a6f8:	f04f 0200 	mov.w	r2, #0
 800a6fc:	f04f 0300 	mov.w	r3, #0
 800a700:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a704:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a708:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a70c:	4692      	mov	sl, r2
 800a70e:	469b      	mov	fp, r3
 800a710:	4643      	mov	r3, r8
 800a712:	eb1a 0303 	adds.w	r3, sl, r3
 800a716:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a71a:	464b      	mov	r3, r9
 800a71c:	eb4b 0303 	adc.w	r3, fp, r3
 800a720:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a728:	685b      	ldr	r3, [r3, #4]
 800a72a:	2200      	movs	r2, #0
 800a72c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a730:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a734:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a738:	460b      	mov	r3, r1
 800a73a:	18db      	adds	r3, r3, r3
 800a73c:	643b      	str	r3, [r7, #64]	; 0x40
 800a73e:	4613      	mov	r3, r2
 800a740:	eb42 0303 	adc.w	r3, r2, r3
 800a744:	647b      	str	r3, [r7, #68]	; 0x44
 800a746:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a74a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a74e:	f7f6 fa9b 	bl	8000c88 <__aeabi_uldivmod>
 800a752:	4602      	mov	r2, r0
 800a754:	460b      	mov	r3, r1
 800a756:	4611      	mov	r1, r2
 800a758:	4b3b      	ldr	r3, [pc, #236]	; (800a848 <UART_SetConfig+0x2d4>)
 800a75a:	fba3 2301 	umull	r2, r3, r3, r1
 800a75e:	095b      	lsrs	r3, r3, #5
 800a760:	2264      	movs	r2, #100	; 0x64
 800a762:	fb02 f303 	mul.w	r3, r2, r3
 800a766:	1acb      	subs	r3, r1, r3
 800a768:	00db      	lsls	r3, r3, #3
 800a76a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a76e:	4b36      	ldr	r3, [pc, #216]	; (800a848 <UART_SetConfig+0x2d4>)
 800a770:	fba3 2302 	umull	r2, r3, r3, r2
 800a774:	095b      	lsrs	r3, r3, #5
 800a776:	005b      	lsls	r3, r3, #1
 800a778:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a77c:	441c      	add	r4, r3
 800a77e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a782:	2200      	movs	r2, #0
 800a784:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a788:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a78c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a790:	4642      	mov	r2, r8
 800a792:	464b      	mov	r3, r9
 800a794:	1891      	adds	r1, r2, r2
 800a796:	63b9      	str	r1, [r7, #56]	; 0x38
 800a798:	415b      	adcs	r3, r3
 800a79a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a79c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a7a0:	4641      	mov	r1, r8
 800a7a2:	1851      	adds	r1, r2, r1
 800a7a4:	6339      	str	r1, [r7, #48]	; 0x30
 800a7a6:	4649      	mov	r1, r9
 800a7a8:	414b      	adcs	r3, r1
 800a7aa:	637b      	str	r3, [r7, #52]	; 0x34
 800a7ac:	f04f 0200 	mov.w	r2, #0
 800a7b0:	f04f 0300 	mov.w	r3, #0
 800a7b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a7b8:	4659      	mov	r1, fp
 800a7ba:	00cb      	lsls	r3, r1, #3
 800a7bc:	4651      	mov	r1, sl
 800a7be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a7c2:	4651      	mov	r1, sl
 800a7c4:	00ca      	lsls	r2, r1, #3
 800a7c6:	4610      	mov	r0, r2
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	4642      	mov	r2, r8
 800a7ce:	189b      	adds	r3, r3, r2
 800a7d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a7d4:	464b      	mov	r3, r9
 800a7d6:	460a      	mov	r2, r1
 800a7d8:	eb42 0303 	adc.w	r3, r2, r3
 800a7dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a7e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a7ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a7f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	18db      	adds	r3, r3, r3
 800a7f8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a7fa:	4613      	mov	r3, r2
 800a7fc:	eb42 0303 	adc.w	r3, r2, r3
 800a800:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a802:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a806:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a80a:	f7f6 fa3d 	bl	8000c88 <__aeabi_uldivmod>
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	4b0d      	ldr	r3, [pc, #52]	; (800a848 <UART_SetConfig+0x2d4>)
 800a814:	fba3 1302 	umull	r1, r3, r3, r2
 800a818:	095b      	lsrs	r3, r3, #5
 800a81a:	2164      	movs	r1, #100	; 0x64
 800a81c:	fb01 f303 	mul.w	r3, r1, r3
 800a820:	1ad3      	subs	r3, r2, r3
 800a822:	00db      	lsls	r3, r3, #3
 800a824:	3332      	adds	r3, #50	; 0x32
 800a826:	4a08      	ldr	r2, [pc, #32]	; (800a848 <UART_SetConfig+0x2d4>)
 800a828:	fba2 2303 	umull	r2, r3, r2, r3
 800a82c:	095b      	lsrs	r3, r3, #5
 800a82e:	f003 0207 	and.w	r2, r3, #7
 800a832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	4422      	add	r2, r4
 800a83a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a83c:	e106      	b.n	800aa4c <UART_SetConfig+0x4d8>
 800a83e:	bf00      	nop
 800a840:	40011000 	.word	0x40011000
 800a844:	40011400 	.word	0x40011400
 800a848:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a84c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a850:	2200      	movs	r2, #0
 800a852:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a856:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a85a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a85e:	4642      	mov	r2, r8
 800a860:	464b      	mov	r3, r9
 800a862:	1891      	adds	r1, r2, r2
 800a864:	6239      	str	r1, [r7, #32]
 800a866:	415b      	adcs	r3, r3
 800a868:	627b      	str	r3, [r7, #36]	; 0x24
 800a86a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a86e:	4641      	mov	r1, r8
 800a870:	1854      	adds	r4, r2, r1
 800a872:	4649      	mov	r1, r9
 800a874:	eb43 0501 	adc.w	r5, r3, r1
 800a878:	f04f 0200 	mov.w	r2, #0
 800a87c:	f04f 0300 	mov.w	r3, #0
 800a880:	00eb      	lsls	r3, r5, #3
 800a882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a886:	00e2      	lsls	r2, r4, #3
 800a888:	4614      	mov	r4, r2
 800a88a:	461d      	mov	r5, r3
 800a88c:	4643      	mov	r3, r8
 800a88e:	18e3      	adds	r3, r4, r3
 800a890:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a894:	464b      	mov	r3, r9
 800a896:	eb45 0303 	adc.w	r3, r5, r3
 800a89a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a89e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a8aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a8ae:	f04f 0200 	mov.w	r2, #0
 800a8b2:	f04f 0300 	mov.w	r3, #0
 800a8b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a8ba:	4629      	mov	r1, r5
 800a8bc:	008b      	lsls	r3, r1, #2
 800a8be:	4621      	mov	r1, r4
 800a8c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a8c4:	4621      	mov	r1, r4
 800a8c6:	008a      	lsls	r2, r1, #2
 800a8c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a8cc:	f7f6 f9dc 	bl	8000c88 <__aeabi_uldivmod>
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	460b      	mov	r3, r1
 800a8d4:	4b60      	ldr	r3, [pc, #384]	; (800aa58 <UART_SetConfig+0x4e4>)
 800a8d6:	fba3 2302 	umull	r2, r3, r3, r2
 800a8da:	095b      	lsrs	r3, r3, #5
 800a8dc:	011c      	lsls	r4, r3, #4
 800a8de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a8e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a8ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a8f0:	4642      	mov	r2, r8
 800a8f2:	464b      	mov	r3, r9
 800a8f4:	1891      	adds	r1, r2, r2
 800a8f6:	61b9      	str	r1, [r7, #24]
 800a8f8:	415b      	adcs	r3, r3
 800a8fa:	61fb      	str	r3, [r7, #28]
 800a8fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a900:	4641      	mov	r1, r8
 800a902:	1851      	adds	r1, r2, r1
 800a904:	6139      	str	r1, [r7, #16]
 800a906:	4649      	mov	r1, r9
 800a908:	414b      	adcs	r3, r1
 800a90a:	617b      	str	r3, [r7, #20]
 800a90c:	f04f 0200 	mov.w	r2, #0
 800a910:	f04f 0300 	mov.w	r3, #0
 800a914:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a918:	4659      	mov	r1, fp
 800a91a:	00cb      	lsls	r3, r1, #3
 800a91c:	4651      	mov	r1, sl
 800a91e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a922:	4651      	mov	r1, sl
 800a924:	00ca      	lsls	r2, r1, #3
 800a926:	4610      	mov	r0, r2
 800a928:	4619      	mov	r1, r3
 800a92a:	4603      	mov	r3, r0
 800a92c:	4642      	mov	r2, r8
 800a92e:	189b      	adds	r3, r3, r2
 800a930:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a934:	464b      	mov	r3, r9
 800a936:	460a      	mov	r2, r1
 800a938:	eb42 0303 	adc.w	r3, r2, r3
 800a93c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	67bb      	str	r3, [r7, #120]	; 0x78
 800a94a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a94c:	f04f 0200 	mov.w	r2, #0
 800a950:	f04f 0300 	mov.w	r3, #0
 800a954:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a958:	4649      	mov	r1, r9
 800a95a:	008b      	lsls	r3, r1, #2
 800a95c:	4641      	mov	r1, r8
 800a95e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a962:	4641      	mov	r1, r8
 800a964:	008a      	lsls	r2, r1, #2
 800a966:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a96a:	f7f6 f98d 	bl	8000c88 <__aeabi_uldivmod>
 800a96e:	4602      	mov	r2, r0
 800a970:	460b      	mov	r3, r1
 800a972:	4611      	mov	r1, r2
 800a974:	4b38      	ldr	r3, [pc, #224]	; (800aa58 <UART_SetConfig+0x4e4>)
 800a976:	fba3 2301 	umull	r2, r3, r3, r1
 800a97a:	095b      	lsrs	r3, r3, #5
 800a97c:	2264      	movs	r2, #100	; 0x64
 800a97e:	fb02 f303 	mul.w	r3, r2, r3
 800a982:	1acb      	subs	r3, r1, r3
 800a984:	011b      	lsls	r3, r3, #4
 800a986:	3332      	adds	r3, #50	; 0x32
 800a988:	4a33      	ldr	r2, [pc, #204]	; (800aa58 <UART_SetConfig+0x4e4>)
 800a98a:	fba2 2303 	umull	r2, r3, r2, r3
 800a98e:	095b      	lsrs	r3, r3, #5
 800a990:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a994:	441c      	add	r4, r3
 800a996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a99a:	2200      	movs	r2, #0
 800a99c:	673b      	str	r3, [r7, #112]	; 0x70
 800a99e:	677a      	str	r2, [r7, #116]	; 0x74
 800a9a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a9a4:	4642      	mov	r2, r8
 800a9a6:	464b      	mov	r3, r9
 800a9a8:	1891      	adds	r1, r2, r2
 800a9aa:	60b9      	str	r1, [r7, #8]
 800a9ac:	415b      	adcs	r3, r3
 800a9ae:	60fb      	str	r3, [r7, #12]
 800a9b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a9b4:	4641      	mov	r1, r8
 800a9b6:	1851      	adds	r1, r2, r1
 800a9b8:	6039      	str	r1, [r7, #0]
 800a9ba:	4649      	mov	r1, r9
 800a9bc:	414b      	adcs	r3, r1
 800a9be:	607b      	str	r3, [r7, #4]
 800a9c0:	f04f 0200 	mov.w	r2, #0
 800a9c4:	f04f 0300 	mov.w	r3, #0
 800a9c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a9cc:	4659      	mov	r1, fp
 800a9ce:	00cb      	lsls	r3, r1, #3
 800a9d0:	4651      	mov	r1, sl
 800a9d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a9d6:	4651      	mov	r1, sl
 800a9d8:	00ca      	lsls	r2, r1, #3
 800a9da:	4610      	mov	r0, r2
 800a9dc:	4619      	mov	r1, r3
 800a9de:	4603      	mov	r3, r0
 800a9e0:	4642      	mov	r2, r8
 800a9e2:	189b      	adds	r3, r3, r2
 800a9e4:	66bb      	str	r3, [r7, #104]	; 0x68
 800a9e6:	464b      	mov	r3, r9
 800a9e8:	460a      	mov	r2, r1
 800a9ea:	eb42 0303 	adc.w	r3, r2, r3
 800a9ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a9f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	663b      	str	r3, [r7, #96]	; 0x60
 800a9fa:	667a      	str	r2, [r7, #100]	; 0x64
 800a9fc:	f04f 0200 	mov.w	r2, #0
 800aa00:	f04f 0300 	mov.w	r3, #0
 800aa04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800aa08:	4649      	mov	r1, r9
 800aa0a:	008b      	lsls	r3, r1, #2
 800aa0c:	4641      	mov	r1, r8
 800aa0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa12:	4641      	mov	r1, r8
 800aa14:	008a      	lsls	r2, r1, #2
 800aa16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800aa1a:	f7f6 f935 	bl	8000c88 <__aeabi_uldivmod>
 800aa1e:	4602      	mov	r2, r0
 800aa20:	460b      	mov	r3, r1
 800aa22:	4b0d      	ldr	r3, [pc, #52]	; (800aa58 <UART_SetConfig+0x4e4>)
 800aa24:	fba3 1302 	umull	r1, r3, r3, r2
 800aa28:	095b      	lsrs	r3, r3, #5
 800aa2a:	2164      	movs	r1, #100	; 0x64
 800aa2c:	fb01 f303 	mul.w	r3, r1, r3
 800aa30:	1ad3      	subs	r3, r2, r3
 800aa32:	011b      	lsls	r3, r3, #4
 800aa34:	3332      	adds	r3, #50	; 0x32
 800aa36:	4a08      	ldr	r2, [pc, #32]	; (800aa58 <UART_SetConfig+0x4e4>)
 800aa38:	fba2 2303 	umull	r2, r3, r2, r3
 800aa3c:	095b      	lsrs	r3, r3, #5
 800aa3e:	f003 020f 	and.w	r2, r3, #15
 800aa42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4422      	add	r2, r4
 800aa4a:	609a      	str	r2, [r3, #8]
}
 800aa4c:	bf00      	nop
 800aa4e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800aa52:	46bd      	mov	sp, r7
 800aa54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aa58:	51eb851f 	.word	0x51eb851f

0800aa5c <__cvt>:
 800aa5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa60:	ec55 4b10 	vmov	r4, r5, d0
 800aa64:	2d00      	cmp	r5, #0
 800aa66:	460e      	mov	r6, r1
 800aa68:	4619      	mov	r1, r3
 800aa6a:	462b      	mov	r3, r5
 800aa6c:	bfbb      	ittet	lt
 800aa6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aa72:	461d      	movlt	r5, r3
 800aa74:	2300      	movge	r3, #0
 800aa76:	232d      	movlt	r3, #45	; 0x2d
 800aa78:	700b      	strb	r3, [r1, #0]
 800aa7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aa80:	4691      	mov	r9, r2
 800aa82:	f023 0820 	bic.w	r8, r3, #32
 800aa86:	bfbc      	itt	lt
 800aa88:	4622      	movlt	r2, r4
 800aa8a:	4614      	movlt	r4, r2
 800aa8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aa90:	d005      	beq.n	800aa9e <__cvt+0x42>
 800aa92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aa96:	d100      	bne.n	800aa9a <__cvt+0x3e>
 800aa98:	3601      	adds	r6, #1
 800aa9a:	2102      	movs	r1, #2
 800aa9c:	e000      	b.n	800aaa0 <__cvt+0x44>
 800aa9e:	2103      	movs	r1, #3
 800aaa0:	ab03      	add	r3, sp, #12
 800aaa2:	9301      	str	r3, [sp, #4]
 800aaa4:	ab02      	add	r3, sp, #8
 800aaa6:	9300      	str	r3, [sp, #0]
 800aaa8:	ec45 4b10 	vmov	d0, r4, r5
 800aaac:	4653      	mov	r3, sl
 800aaae:	4632      	mov	r2, r6
 800aab0:	f000 ff36 	bl	800b920 <_dtoa_r>
 800aab4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800aab8:	4607      	mov	r7, r0
 800aaba:	d102      	bne.n	800aac2 <__cvt+0x66>
 800aabc:	f019 0f01 	tst.w	r9, #1
 800aac0:	d022      	beq.n	800ab08 <__cvt+0xac>
 800aac2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aac6:	eb07 0906 	add.w	r9, r7, r6
 800aaca:	d110      	bne.n	800aaee <__cvt+0x92>
 800aacc:	783b      	ldrb	r3, [r7, #0]
 800aace:	2b30      	cmp	r3, #48	; 0x30
 800aad0:	d10a      	bne.n	800aae8 <__cvt+0x8c>
 800aad2:	2200      	movs	r2, #0
 800aad4:	2300      	movs	r3, #0
 800aad6:	4620      	mov	r0, r4
 800aad8:	4629      	mov	r1, r5
 800aada:	f7f6 f815 	bl	8000b08 <__aeabi_dcmpeq>
 800aade:	b918      	cbnz	r0, 800aae8 <__cvt+0x8c>
 800aae0:	f1c6 0601 	rsb	r6, r6, #1
 800aae4:	f8ca 6000 	str.w	r6, [sl]
 800aae8:	f8da 3000 	ldr.w	r3, [sl]
 800aaec:	4499      	add	r9, r3
 800aaee:	2200      	movs	r2, #0
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	4620      	mov	r0, r4
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	f7f6 f807 	bl	8000b08 <__aeabi_dcmpeq>
 800aafa:	b108      	cbz	r0, 800ab00 <__cvt+0xa4>
 800aafc:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab00:	2230      	movs	r2, #48	; 0x30
 800ab02:	9b03      	ldr	r3, [sp, #12]
 800ab04:	454b      	cmp	r3, r9
 800ab06:	d307      	bcc.n	800ab18 <__cvt+0xbc>
 800ab08:	9b03      	ldr	r3, [sp, #12]
 800ab0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab0c:	1bdb      	subs	r3, r3, r7
 800ab0e:	4638      	mov	r0, r7
 800ab10:	6013      	str	r3, [r2, #0]
 800ab12:	b004      	add	sp, #16
 800ab14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab18:	1c59      	adds	r1, r3, #1
 800ab1a:	9103      	str	r1, [sp, #12]
 800ab1c:	701a      	strb	r2, [r3, #0]
 800ab1e:	e7f0      	b.n	800ab02 <__cvt+0xa6>

0800ab20 <__exponent>:
 800ab20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab22:	4603      	mov	r3, r0
 800ab24:	2900      	cmp	r1, #0
 800ab26:	bfb8      	it	lt
 800ab28:	4249      	neglt	r1, r1
 800ab2a:	f803 2b02 	strb.w	r2, [r3], #2
 800ab2e:	bfb4      	ite	lt
 800ab30:	222d      	movlt	r2, #45	; 0x2d
 800ab32:	222b      	movge	r2, #43	; 0x2b
 800ab34:	2909      	cmp	r1, #9
 800ab36:	7042      	strb	r2, [r0, #1]
 800ab38:	dd2a      	ble.n	800ab90 <__exponent+0x70>
 800ab3a:	f10d 0207 	add.w	r2, sp, #7
 800ab3e:	4617      	mov	r7, r2
 800ab40:	260a      	movs	r6, #10
 800ab42:	4694      	mov	ip, r2
 800ab44:	fb91 f5f6 	sdiv	r5, r1, r6
 800ab48:	fb06 1415 	mls	r4, r6, r5, r1
 800ab4c:	3430      	adds	r4, #48	; 0x30
 800ab4e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ab52:	460c      	mov	r4, r1
 800ab54:	2c63      	cmp	r4, #99	; 0x63
 800ab56:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800ab5a:	4629      	mov	r1, r5
 800ab5c:	dcf1      	bgt.n	800ab42 <__exponent+0x22>
 800ab5e:	3130      	adds	r1, #48	; 0x30
 800ab60:	f1ac 0402 	sub.w	r4, ip, #2
 800ab64:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ab68:	1c41      	adds	r1, r0, #1
 800ab6a:	4622      	mov	r2, r4
 800ab6c:	42ba      	cmp	r2, r7
 800ab6e:	d30a      	bcc.n	800ab86 <__exponent+0x66>
 800ab70:	f10d 0209 	add.w	r2, sp, #9
 800ab74:	eba2 020c 	sub.w	r2, r2, ip
 800ab78:	42bc      	cmp	r4, r7
 800ab7a:	bf88      	it	hi
 800ab7c:	2200      	movhi	r2, #0
 800ab7e:	4413      	add	r3, r2
 800ab80:	1a18      	subs	r0, r3, r0
 800ab82:	b003      	add	sp, #12
 800ab84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab86:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ab8a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800ab8e:	e7ed      	b.n	800ab6c <__exponent+0x4c>
 800ab90:	2330      	movs	r3, #48	; 0x30
 800ab92:	3130      	adds	r1, #48	; 0x30
 800ab94:	7083      	strb	r3, [r0, #2]
 800ab96:	70c1      	strb	r1, [r0, #3]
 800ab98:	1d03      	adds	r3, r0, #4
 800ab9a:	e7f1      	b.n	800ab80 <__exponent+0x60>

0800ab9c <_printf_float>:
 800ab9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba0:	ed2d 8b02 	vpush	{d8}
 800aba4:	b08d      	sub	sp, #52	; 0x34
 800aba6:	460c      	mov	r4, r1
 800aba8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800abac:	4616      	mov	r6, r2
 800abae:	461f      	mov	r7, r3
 800abb0:	4605      	mov	r5, r0
 800abb2:	f000 fd95 	bl	800b6e0 <_localeconv_r>
 800abb6:	f8d0 a000 	ldr.w	sl, [r0]
 800abba:	4650      	mov	r0, sl
 800abbc:	f7f5 fb78 	bl	80002b0 <strlen>
 800abc0:	2300      	movs	r3, #0
 800abc2:	930a      	str	r3, [sp, #40]	; 0x28
 800abc4:	6823      	ldr	r3, [r4, #0]
 800abc6:	9305      	str	r3, [sp, #20]
 800abc8:	f8d8 3000 	ldr.w	r3, [r8]
 800abcc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800abd0:	3307      	adds	r3, #7
 800abd2:	f023 0307 	bic.w	r3, r3, #7
 800abd6:	f103 0208 	add.w	r2, r3, #8
 800abda:	f8c8 2000 	str.w	r2, [r8]
 800abde:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abe2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800abe6:	9307      	str	r3, [sp, #28]
 800abe8:	f8cd 8018 	str.w	r8, [sp, #24]
 800abec:	ee08 0a10 	vmov	s16, r0
 800abf0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800abf4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abf8:	4b9e      	ldr	r3, [pc, #632]	; (800ae74 <_printf_float+0x2d8>)
 800abfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abfe:	f7f5 ffb5 	bl	8000b6c <__aeabi_dcmpun>
 800ac02:	bb88      	cbnz	r0, 800ac68 <_printf_float+0xcc>
 800ac04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac08:	4b9a      	ldr	r3, [pc, #616]	; (800ae74 <_printf_float+0x2d8>)
 800ac0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ac0e:	f7f5 ff8f 	bl	8000b30 <__aeabi_dcmple>
 800ac12:	bb48      	cbnz	r0, 800ac68 <_printf_float+0xcc>
 800ac14:	2200      	movs	r2, #0
 800ac16:	2300      	movs	r3, #0
 800ac18:	4640      	mov	r0, r8
 800ac1a:	4649      	mov	r1, r9
 800ac1c:	f7f5 ff7e 	bl	8000b1c <__aeabi_dcmplt>
 800ac20:	b110      	cbz	r0, 800ac28 <_printf_float+0x8c>
 800ac22:	232d      	movs	r3, #45	; 0x2d
 800ac24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac28:	4a93      	ldr	r2, [pc, #588]	; (800ae78 <_printf_float+0x2dc>)
 800ac2a:	4b94      	ldr	r3, [pc, #592]	; (800ae7c <_printf_float+0x2e0>)
 800ac2c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ac30:	bf94      	ite	ls
 800ac32:	4690      	movls	r8, r2
 800ac34:	4698      	movhi	r8, r3
 800ac36:	2303      	movs	r3, #3
 800ac38:	6123      	str	r3, [r4, #16]
 800ac3a:	9b05      	ldr	r3, [sp, #20]
 800ac3c:	f023 0304 	bic.w	r3, r3, #4
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	f04f 0900 	mov.w	r9, #0
 800ac46:	9700      	str	r7, [sp, #0]
 800ac48:	4633      	mov	r3, r6
 800ac4a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ac4c:	4621      	mov	r1, r4
 800ac4e:	4628      	mov	r0, r5
 800ac50:	f000 f9da 	bl	800b008 <_printf_common>
 800ac54:	3001      	adds	r0, #1
 800ac56:	f040 8090 	bne.w	800ad7a <_printf_float+0x1de>
 800ac5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac5e:	b00d      	add	sp, #52	; 0x34
 800ac60:	ecbd 8b02 	vpop	{d8}
 800ac64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac68:	4642      	mov	r2, r8
 800ac6a:	464b      	mov	r3, r9
 800ac6c:	4640      	mov	r0, r8
 800ac6e:	4649      	mov	r1, r9
 800ac70:	f7f5 ff7c 	bl	8000b6c <__aeabi_dcmpun>
 800ac74:	b140      	cbz	r0, 800ac88 <_printf_float+0xec>
 800ac76:	464b      	mov	r3, r9
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	bfbc      	itt	lt
 800ac7c:	232d      	movlt	r3, #45	; 0x2d
 800ac7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ac82:	4a7f      	ldr	r2, [pc, #508]	; (800ae80 <_printf_float+0x2e4>)
 800ac84:	4b7f      	ldr	r3, [pc, #508]	; (800ae84 <_printf_float+0x2e8>)
 800ac86:	e7d1      	b.n	800ac2c <_printf_float+0x90>
 800ac88:	6863      	ldr	r3, [r4, #4]
 800ac8a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ac8e:	9206      	str	r2, [sp, #24]
 800ac90:	1c5a      	adds	r2, r3, #1
 800ac92:	d13f      	bne.n	800ad14 <_printf_float+0x178>
 800ac94:	2306      	movs	r3, #6
 800ac96:	6063      	str	r3, [r4, #4]
 800ac98:	9b05      	ldr	r3, [sp, #20]
 800ac9a:	6861      	ldr	r1, [r4, #4]
 800ac9c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800aca0:	2300      	movs	r3, #0
 800aca2:	9303      	str	r3, [sp, #12]
 800aca4:	ab0a      	add	r3, sp, #40	; 0x28
 800aca6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800acaa:	ab09      	add	r3, sp, #36	; 0x24
 800acac:	ec49 8b10 	vmov	d0, r8, r9
 800acb0:	9300      	str	r3, [sp, #0]
 800acb2:	6022      	str	r2, [r4, #0]
 800acb4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800acb8:	4628      	mov	r0, r5
 800acba:	f7ff fecf 	bl	800aa5c <__cvt>
 800acbe:	9b06      	ldr	r3, [sp, #24]
 800acc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acc2:	2b47      	cmp	r3, #71	; 0x47
 800acc4:	4680      	mov	r8, r0
 800acc6:	d108      	bne.n	800acda <_printf_float+0x13e>
 800acc8:	1cc8      	adds	r0, r1, #3
 800acca:	db02      	blt.n	800acd2 <_printf_float+0x136>
 800accc:	6863      	ldr	r3, [r4, #4]
 800acce:	4299      	cmp	r1, r3
 800acd0:	dd41      	ble.n	800ad56 <_printf_float+0x1ba>
 800acd2:	f1ab 0302 	sub.w	r3, fp, #2
 800acd6:	fa5f fb83 	uxtb.w	fp, r3
 800acda:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800acde:	d820      	bhi.n	800ad22 <_printf_float+0x186>
 800ace0:	3901      	subs	r1, #1
 800ace2:	465a      	mov	r2, fp
 800ace4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ace8:	9109      	str	r1, [sp, #36]	; 0x24
 800acea:	f7ff ff19 	bl	800ab20 <__exponent>
 800acee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800acf0:	1813      	adds	r3, r2, r0
 800acf2:	2a01      	cmp	r2, #1
 800acf4:	4681      	mov	r9, r0
 800acf6:	6123      	str	r3, [r4, #16]
 800acf8:	dc02      	bgt.n	800ad00 <_printf_float+0x164>
 800acfa:	6822      	ldr	r2, [r4, #0]
 800acfc:	07d2      	lsls	r2, r2, #31
 800acfe:	d501      	bpl.n	800ad04 <_printf_float+0x168>
 800ad00:	3301      	adds	r3, #1
 800ad02:	6123      	str	r3, [r4, #16]
 800ad04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d09c      	beq.n	800ac46 <_printf_float+0xaa>
 800ad0c:	232d      	movs	r3, #45	; 0x2d
 800ad0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad12:	e798      	b.n	800ac46 <_printf_float+0xaa>
 800ad14:	9a06      	ldr	r2, [sp, #24]
 800ad16:	2a47      	cmp	r2, #71	; 0x47
 800ad18:	d1be      	bne.n	800ac98 <_printf_float+0xfc>
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d1bc      	bne.n	800ac98 <_printf_float+0xfc>
 800ad1e:	2301      	movs	r3, #1
 800ad20:	e7b9      	b.n	800ac96 <_printf_float+0xfa>
 800ad22:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ad26:	d118      	bne.n	800ad5a <_printf_float+0x1be>
 800ad28:	2900      	cmp	r1, #0
 800ad2a:	6863      	ldr	r3, [r4, #4]
 800ad2c:	dd0b      	ble.n	800ad46 <_printf_float+0x1aa>
 800ad2e:	6121      	str	r1, [r4, #16]
 800ad30:	b913      	cbnz	r3, 800ad38 <_printf_float+0x19c>
 800ad32:	6822      	ldr	r2, [r4, #0]
 800ad34:	07d0      	lsls	r0, r2, #31
 800ad36:	d502      	bpl.n	800ad3e <_printf_float+0x1a2>
 800ad38:	3301      	adds	r3, #1
 800ad3a:	440b      	add	r3, r1
 800ad3c:	6123      	str	r3, [r4, #16]
 800ad3e:	65a1      	str	r1, [r4, #88]	; 0x58
 800ad40:	f04f 0900 	mov.w	r9, #0
 800ad44:	e7de      	b.n	800ad04 <_printf_float+0x168>
 800ad46:	b913      	cbnz	r3, 800ad4e <_printf_float+0x1b2>
 800ad48:	6822      	ldr	r2, [r4, #0]
 800ad4a:	07d2      	lsls	r2, r2, #31
 800ad4c:	d501      	bpl.n	800ad52 <_printf_float+0x1b6>
 800ad4e:	3302      	adds	r3, #2
 800ad50:	e7f4      	b.n	800ad3c <_printf_float+0x1a0>
 800ad52:	2301      	movs	r3, #1
 800ad54:	e7f2      	b.n	800ad3c <_printf_float+0x1a0>
 800ad56:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ad5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad5c:	4299      	cmp	r1, r3
 800ad5e:	db05      	blt.n	800ad6c <_printf_float+0x1d0>
 800ad60:	6823      	ldr	r3, [r4, #0]
 800ad62:	6121      	str	r1, [r4, #16]
 800ad64:	07d8      	lsls	r0, r3, #31
 800ad66:	d5ea      	bpl.n	800ad3e <_printf_float+0x1a2>
 800ad68:	1c4b      	adds	r3, r1, #1
 800ad6a:	e7e7      	b.n	800ad3c <_printf_float+0x1a0>
 800ad6c:	2900      	cmp	r1, #0
 800ad6e:	bfd4      	ite	le
 800ad70:	f1c1 0202 	rsble	r2, r1, #2
 800ad74:	2201      	movgt	r2, #1
 800ad76:	4413      	add	r3, r2
 800ad78:	e7e0      	b.n	800ad3c <_printf_float+0x1a0>
 800ad7a:	6823      	ldr	r3, [r4, #0]
 800ad7c:	055a      	lsls	r2, r3, #21
 800ad7e:	d407      	bmi.n	800ad90 <_printf_float+0x1f4>
 800ad80:	6923      	ldr	r3, [r4, #16]
 800ad82:	4642      	mov	r2, r8
 800ad84:	4631      	mov	r1, r6
 800ad86:	4628      	mov	r0, r5
 800ad88:	47b8      	blx	r7
 800ad8a:	3001      	adds	r0, #1
 800ad8c:	d12c      	bne.n	800ade8 <_printf_float+0x24c>
 800ad8e:	e764      	b.n	800ac5a <_printf_float+0xbe>
 800ad90:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad94:	f240 80e0 	bls.w	800af58 <_printf_float+0x3bc>
 800ad98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	2300      	movs	r3, #0
 800ada0:	f7f5 feb2 	bl	8000b08 <__aeabi_dcmpeq>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	d034      	beq.n	800ae12 <_printf_float+0x276>
 800ada8:	4a37      	ldr	r2, [pc, #220]	; (800ae88 <_printf_float+0x2ec>)
 800adaa:	2301      	movs	r3, #1
 800adac:	4631      	mov	r1, r6
 800adae:	4628      	mov	r0, r5
 800adb0:	47b8      	blx	r7
 800adb2:	3001      	adds	r0, #1
 800adb4:	f43f af51 	beq.w	800ac5a <_printf_float+0xbe>
 800adb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800adbc:	429a      	cmp	r2, r3
 800adbe:	db02      	blt.n	800adc6 <_printf_float+0x22a>
 800adc0:	6823      	ldr	r3, [r4, #0]
 800adc2:	07d8      	lsls	r0, r3, #31
 800adc4:	d510      	bpl.n	800ade8 <_printf_float+0x24c>
 800adc6:	ee18 3a10 	vmov	r3, s16
 800adca:	4652      	mov	r2, sl
 800adcc:	4631      	mov	r1, r6
 800adce:	4628      	mov	r0, r5
 800add0:	47b8      	blx	r7
 800add2:	3001      	adds	r0, #1
 800add4:	f43f af41 	beq.w	800ac5a <_printf_float+0xbe>
 800add8:	f04f 0800 	mov.w	r8, #0
 800addc:	f104 091a 	add.w	r9, r4, #26
 800ade0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ade2:	3b01      	subs	r3, #1
 800ade4:	4543      	cmp	r3, r8
 800ade6:	dc09      	bgt.n	800adfc <_printf_float+0x260>
 800ade8:	6823      	ldr	r3, [r4, #0]
 800adea:	079b      	lsls	r3, r3, #30
 800adec:	f100 8107 	bmi.w	800affe <_printf_float+0x462>
 800adf0:	68e0      	ldr	r0, [r4, #12]
 800adf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adf4:	4298      	cmp	r0, r3
 800adf6:	bfb8      	it	lt
 800adf8:	4618      	movlt	r0, r3
 800adfa:	e730      	b.n	800ac5e <_printf_float+0xc2>
 800adfc:	2301      	movs	r3, #1
 800adfe:	464a      	mov	r2, r9
 800ae00:	4631      	mov	r1, r6
 800ae02:	4628      	mov	r0, r5
 800ae04:	47b8      	blx	r7
 800ae06:	3001      	adds	r0, #1
 800ae08:	f43f af27 	beq.w	800ac5a <_printf_float+0xbe>
 800ae0c:	f108 0801 	add.w	r8, r8, #1
 800ae10:	e7e6      	b.n	800ade0 <_printf_float+0x244>
 800ae12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	dc39      	bgt.n	800ae8c <_printf_float+0x2f0>
 800ae18:	4a1b      	ldr	r2, [pc, #108]	; (800ae88 <_printf_float+0x2ec>)
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	4631      	mov	r1, r6
 800ae1e:	4628      	mov	r0, r5
 800ae20:	47b8      	blx	r7
 800ae22:	3001      	adds	r0, #1
 800ae24:	f43f af19 	beq.w	800ac5a <_printf_float+0xbe>
 800ae28:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	d102      	bne.n	800ae36 <_printf_float+0x29a>
 800ae30:	6823      	ldr	r3, [r4, #0]
 800ae32:	07d9      	lsls	r1, r3, #31
 800ae34:	d5d8      	bpl.n	800ade8 <_printf_float+0x24c>
 800ae36:	ee18 3a10 	vmov	r3, s16
 800ae3a:	4652      	mov	r2, sl
 800ae3c:	4631      	mov	r1, r6
 800ae3e:	4628      	mov	r0, r5
 800ae40:	47b8      	blx	r7
 800ae42:	3001      	adds	r0, #1
 800ae44:	f43f af09 	beq.w	800ac5a <_printf_float+0xbe>
 800ae48:	f04f 0900 	mov.w	r9, #0
 800ae4c:	f104 0a1a 	add.w	sl, r4, #26
 800ae50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae52:	425b      	negs	r3, r3
 800ae54:	454b      	cmp	r3, r9
 800ae56:	dc01      	bgt.n	800ae5c <_printf_float+0x2c0>
 800ae58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae5a:	e792      	b.n	800ad82 <_printf_float+0x1e6>
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	4652      	mov	r2, sl
 800ae60:	4631      	mov	r1, r6
 800ae62:	4628      	mov	r0, r5
 800ae64:	47b8      	blx	r7
 800ae66:	3001      	adds	r0, #1
 800ae68:	f43f aef7 	beq.w	800ac5a <_printf_float+0xbe>
 800ae6c:	f109 0901 	add.w	r9, r9, #1
 800ae70:	e7ee      	b.n	800ae50 <_printf_float+0x2b4>
 800ae72:	bf00      	nop
 800ae74:	7fefffff 	.word	0x7fefffff
 800ae78:	080105ac 	.word	0x080105ac
 800ae7c:	080105b0 	.word	0x080105b0
 800ae80:	080105b4 	.word	0x080105b4
 800ae84:	080105b8 	.word	0x080105b8
 800ae88:	080106ce 	.word	0x080106ce
 800ae8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ae90:	429a      	cmp	r2, r3
 800ae92:	bfa8      	it	ge
 800ae94:	461a      	movge	r2, r3
 800ae96:	2a00      	cmp	r2, #0
 800ae98:	4691      	mov	r9, r2
 800ae9a:	dc37      	bgt.n	800af0c <_printf_float+0x370>
 800ae9c:	f04f 0b00 	mov.w	fp, #0
 800aea0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aea4:	f104 021a 	add.w	r2, r4, #26
 800aea8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aeaa:	9305      	str	r3, [sp, #20]
 800aeac:	eba3 0309 	sub.w	r3, r3, r9
 800aeb0:	455b      	cmp	r3, fp
 800aeb2:	dc33      	bgt.n	800af1c <_printf_float+0x380>
 800aeb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	db3b      	blt.n	800af34 <_printf_float+0x398>
 800aebc:	6823      	ldr	r3, [r4, #0]
 800aebe:	07da      	lsls	r2, r3, #31
 800aec0:	d438      	bmi.n	800af34 <_printf_float+0x398>
 800aec2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800aec6:	eba2 0903 	sub.w	r9, r2, r3
 800aeca:	9b05      	ldr	r3, [sp, #20]
 800aecc:	1ad2      	subs	r2, r2, r3
 800aece:	4591      	cmp	r9, r2
 800aed0:	bfa8      	it	ge
 800aed2:	4691      	movge	r9, r2
 800aed4:	f1b9 0f00 	cmp.w	r9, #0
 800aed8:	dc35      	bgt.n	800af46 <_printf_float+0x3aa>
 800aeda:	f04f 0800 	mov.w	r8, #0
 800aede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aee2:	f104 0a1a 	add.w	sl, r4, #26
 800aee6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aeea:	1a9b      	subs	r3, r3, r2
 800aeec:	eba3 0309 	sub.w	r3, r3, r9
 800aef0:	4543      	cmp	r3, r8
 800aef2:	f77f af79 	ble.w	800ade8 <_printf_float+0x24c>
 800aef6:	2301      	movs	r3, #1
 800aef8:	4652      	mov	r2, sl
 800aefa:	4631      	mov	r1, r6
 800aefc:	4628      	mov	r0, r5
 800aefe:	47b8      	blx	r7
 800af00:	3001      	adds	r0, #1
 800af02:	f43f aeaa 	beq.w	800ac5a <_printf_float+0xbe>
 800af06:	f108 0801 	add.w	r8, r8, #1
 800af0a:	e7ec      	b.n	800aee6 <_printf_float+0x34a>
 800af0c:	4613      	mov	r3, r2
 800af0e:	4631      	mov	r1, r6
 800af10:	4642      	mov	r2, r8
 800af12:	4628      	mov	r0, r5
 800af14:	47b8      	blx	r7
 800af16:	3001      	adds	r0, #1
 800af18:	d1c0      	bne.n	800ae9c <_printf_float+0x300>
 800af1a:	e69e      	b.n	800ac5a <_printf_float+0xbe>
 800af1c:	2301      	movs	r3, #1
 800af1e:	4631      	mov	r1, r6
 800af20:	4628      	mov	r0, r5
 800af22:	9205      	str	r2, [sp, #20]
 800af24:	47b8      	blx	r7
 800af26:	3001      	adds	r0, #1
 800af28:	f43f ae97 	beq.w	800ac5a <_printf_float+0xbe>
 800af2c:	9a05      	ldr	r2, [sp, #20]
 800af2e:	f10b 0b01 	add.w	fp, fp, #1
 800af32:	e7b9      	b.n	800aea8 <_printf_float+0x30c>
 800af34:	ee18 3a10 	vmov	r3, s16
 800af38:	4652      	mov	r2, sl
 800af3a:	4631      	mov	r1, r6
 800af3c:	4628      	mov	r0, r5
 800af3e:	47b8      	blx	r7
 800af40:	3001      	adds	r0, #1
 800af42:	d1be      	bne.n	800aec2 <_printf_float+0x326>
 800af44:	e689      	b.n	800ac5a <_printf_float+0xbe>
 800af46:	9a05      	ldr	r2, [sp, #20]
 800af48:	464b      	mov	r3, r9
 800af4a:	4442      	add	r2, r8
 800af4c:	4631      	mov	r1, r6
 800af4e:	4628      	mov	r0, r5
 800af50:	47b8      	blx	r7
 800af52:	3001      	adds	r0, #1
 800af54:	d1c1      	bne.n	800aeda <_printf_float+0x33e>
 800af56:	e680      	b.n	800ac5a <_printf_float+0xbe>
 800af58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af5a:	2a01      	cmp	r2, #1
 800af5c:	dc01      	bgt.n	800af62 <_printf_float+0x3c6>
 800af5e:	07db      	lsls	r3, r3, #31
 800af60:	d53a      	bpl.n	800afd8 <_printf_float+0x43c>
 800af62:	2301      	movs	r3, #1
 800af64:	4642      	mov	r2, r8
 800af66:	4631      	mov	r1, r6
 800af68:	4628      	mov	r0, r5
 800af6a:	47b8      	blx	r7
 800af6c:	3001      	adds	r0, #1
 800af6e:	f43f ae74 	beq.w	800ac5a <_printf_float+0xbe>
 800af72:	ee18 3a10 	vmov	r3, s16
 800af76:	4652      	mov	r2, sl
 800af78:	4631      	mov	r1, r6
 800af7a:	4628      	mov	r0, r5
 800af7c:	47b8      	blx	r7
 800af7e:	3001      	adds	r0, #1
 800af80:	f43f ae6b 	beq.w	800ac5a <_printf_float+0xbe>
 800af84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800af88:	2200      	movs	r2, #0
 800af8a:	2300      	movs	r3, #0
 800af8c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800af90:	f7f5 fdba 	bl	8000b08 <__aeabi_dcmpeq>
 800af94:	b9d8      	cbnz	r0, 800afce <_printf_float+0x432>
 800af96:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800af9a:	f108 0201 	add.w	r2, r8, #1
 800af9e:	4631      	mov	r1, r6
 800afa0:	4628      	mov	r0, r5
 800afa2:	47b8      	blx	r7
 800afa4:	3001      	adds	r0, #1
 800afa6:	d10e      	bne.n	800afc6 <_printf_float+0x42a>
 800afa8:	e657      	b.n	800ac5a <_printf_float+0xbe>
 800afaa:	2301      	movs	r3, #1
 800afac:	4652      	mov	r2, sl
 800afae:	4631      	mov	r1, r6
 800afb0:	4628      	mov	r0, r5
 800afb2:	47b8      	blx	r7
 800afb4:	3001      	adds	r0, #1
 800afb6:	f43f ae50 	beq.w	800ac5a <_printf_float+0xbe>
 800afba:	f108 0801 	add.w	r8, r8, #1
 800afbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afc0:	3b01      	subs	r3, #1
 800afc2:	4543      	cmp	r3, r8
 800afc4:	dcf1      	bgt.n	800afaa <_printf_float+0x40e>
 800afc6:	464b      	mov	r3, r9
 800afc8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800afcc:	e6da      	b.n	800ad84 <_printf_float+0x1e8>
 800afce:	f04f 0800 	mov.w	r8, #0
 800afd2:	f104 0a1a 	add.w	sl, r4, #26
 800afd6:	e7f2      	b.n	800afbe <_printf_float+0x422>
 800afd8:	2301      	movs	r3, #1
 800afda:	4642      	mov	r2, r8
 800afdc:	e7df      	b.n	800af9e <_printf_float+0x402>
 800afde:	2301      	movs	r3, #1
 800afe0:	464a      	mov	r2, r9
 800afe2:	4631      	mov	r1, r6
 800afe4:	4628      	mov	r0, r5
 800afe6:	47b8      	blx	r7
 800afe8:	3001      	adds	r0, #1
 800afea:	f43f ae36 	beq.w	800ac5a <_printf_float+0xbe>
 800afee:	f108 0801 	add.w	r8, r8, #1
 800aff2:	68e3      	ldr	r3, [r4, #12]
 800aff4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aff6:	1a5b      	subs	r3, r3, r1
 800aff8:	4543      	cmp	r3, r8
 800affa:	dcf0      	bgt.n	800afde <_printf_float+0x442>
 800affc:	e6f8      	b.n	800adf0 <_printf_float+0x254>
 800affe:	f04f 0800 	mov.w	r8, #0
 800b002:	f104 0919 	add.w	r9, r4, #25
 800b006:	e7f4      	b.n	800aff2 <_printf_float+0x456>

0800b008 <_printf_common>:
 800b008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b00c:	4616      	mov	r6, r2
 800b00e:	4699      	mov	r9, r3
 800b010:	688a      	ldr	r2, [r1, #8]
 800b012:	690b      	ldr	r3, [r1, #16]
 800b014:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b018:	4293      	cmp	r3, r2
 800b01a:	bfb8      	it	lt
 800b01c:	4613      	movlt	r3, r2
 800b01e:	6033      	str	r3, [r6, #0]
 800b020:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b024:	4607      	mov	r7, r0
 800b026:	460c      	mov	r4, r1
 800b028:	b10a      	cbz	r2, 800b02e <_printf_common+0x26>
 800b02a:	3301      	adds	r3, #1
 800b02c:	6033      	str	r3, [r6, #0]
 800b02e:	6823      	ldr	r3, [r4, #0]
 800b030:	0699      	lsls	r1, r3, #26
 800b032:	bf42      	ittt	mi
 800b034:	6833      	ldrmi	r3, [r6, #0]
 800b036:	3302      	addmi	r3, #2
 800b038:	6033      	strmi	r3, [r6, #0]
 800b03a:	6825      	ldr	r5, [r4, #0]
 800b03c:	f015 0506 	ands.w	r5, r5, #6
 800b040:	d106      	bne.n	800b050 <_printf_common+0x48>
 800b042:	f104 0a19 	add.w	sl, r4, #25
 800b046:	68e3      	ldr	r3, [r4, #12]
 800b048:	6832      	ldr	r2, [r6, #0]
 800b04a:	1a9b      	subs	r3, r3, r2
 800b04c:	42ab      	cmp	r3, r5
 800b04e:	dc26      	bgt.n	800b09e <_printf_common+0x96>
 800b050:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b054:	1e13      	subs	r3, r2, #0
 800b056:	6822      	ldr	r2, [r4, #0]
 800b058:	bf18      	it	ne
 800b05a:	2301      	movne	r3, #1
 800b05c:	0692      	lsls	r2, r2, #26
 800b05e:	d42b      	bmi.n	800b0b8 <_printf_common+0xb0>
 800b060:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b064:	4649      	mov	r1, r9
 800b066:	4638      	mov	r0, r7
 800b068:	47c0      	blx	r8
 800b06a:	3001      	adds	r0, #1
 800b06c:	d01e      	beq.n	800b0ac <_printf_common+0xa4>
 800b06e:	6823      	ldr	r3, [r4, #0]
 800b070:	6922      	ldr	r2, [r4, #16]
 800b072:	f003 0306 	and.w	r3, r3, #6
 800b076:	2b04      	cmp	r3, #4
 800b078:	bf02      	ittt	eq
 800b07a:	68e5      	ldreq	r5, [r4, #12]
 800b07c:	6833      	ldreq	r3, [r6, #0]
 800b07e:	1aed      	subeq	r5, r5, r3
 800b080:	68a3      	ldr	r3, [r4, #8]
 800b082:	bf0c      	ite	eq
 800b084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b088:	2500      	movne	r5, #0
 800b08a:	4293      	cmp	r3, r2
 800b08c:	bfc4      	itt	gt
 800b08e:	1a9b      	subgt	r3, r3, r2
 800b090:	18ed      	addgt	r5, r5, r3
 800b092:	2600      	movs	r6, #0
 800b094:	341a      	adds	r4, #26
 800b096:	42b5      	cmp	r5, r6
 800b098:	d11a      	bne.n	800b0d0 <_printf_common+0xc8>
 800b09a:	2000      	movs	r0, #0
 800b09c:	e008      	b.n	800b0b0 <_printf_common+0xa8>
 800b09e:	2301      	movs	r3, #1
 800b0a0:	4652      	mov	r2, sl
 800b0a2:	4649      	mov	r1, r9
 800b0a4:	4638      	mov	r0, r7
 800b0a6:	47c0      	blx	r8
 800b0a8:	3001      	adds	r0, #1
 800b0aa:	d103      	bne.n	800b0b4 <_printf_common+0xac>
 800b0ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0b4:	3501      	adds	r5, #1
 800b0b6:	e7c6      	b.n	800b046 <_printf_common+0x3e>
 800b0b8:	18e1      	adds	r1, r4, r3
 800b0ba:	1c5a      	adds	r2, r3, #1
 800b0bc:	2030      	movs	r0, #48	; 0x30
 800b0be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b0c2:	4422      	add	r2, r4
 800b0c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b0c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b0cc:	3302      	adds	r3, #2
 800b0ce:	e7c7      	b.n	800b060 <_printf_common+0x58>
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	4622      	mov	r2, r4
 800b0d4:	4649      	mov	r1, r9
 800b0d6:	4638      	mov	r0, r7
 800b0d8:	47c0      	blx	r8
 800b0da:	3001      	adds	r0, #1
 800b0dc:	d0e6      	beq.n	800b0ac <_printf_common+0xa4>
 800b0de:	3601      	adds	r6, #1
 800b0e0:	e7d9      	b.n	800b096 <_printf_common+0x8e>
	...

0800b0e4 <_printf_i>:
 800b0e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0e8:	7e0f      	ldrb	r7, [r1, #24]
 800b0ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b0ec:	2f78      	cmp	r7, #120	; 0x78
 800b0ee:	4691      	mov	r9, r2
 800b0f0:	4680      	mov	r8, r0
 800b0f2:	460c      	mov	r4, r1
 800b0f4:	469a      	mov	sl, r3
 800b0f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b0fa:	d807      	bhi.n	800b10c <_printf_i+0x28>
 800b0fc:	2f62      	cmp	r7, #98	; 0x62
 800b0fe:	d80a      	bhi.n	800b116 <_printf_i+0x32>
 800b100:	2f00      	cmp	r7, #0
 800b102:	f000 80d4 	beq.w	800b2ae <_printf_i+0x1ca>
 800b106:	2f58      	cmp	r7, #88	; 0x58
 800b108:	f000 80c0 	beq.w	800b28c <_printf_i+0x1a8>
 800b10c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b110:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b114:	e03a      	b.n	800b18c <_printf_i+0xa8>
 800b116:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b11a:	2b15      	cmp	r3, #21
 800b11c:	d8f6      	bhi.n	800b10c <_printf_i+0x28>
 800b11e:	a101      	add	r1, pc, #4	; (adr r1, 800b124 <_printf_i+0x40>)
 800b120:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b124:	0800b17d 	.word	0x0800b17d
 800b128:	0800b191 	.word	0x0800b191
 800b12c:	0800b10d 	.word	0x0800b10d
 800b130:	0800b10d 	.word	0x0800b10d
 800b134:	0800b10d 	.word	0x0800b10d
 800b138:	0800b10d 	.word	0x0800b10d
 800b13c:	0800b191 	.word	0x0800b191
 800b140:	0800b10d 	.word	0x0800b10d
 800b144:	0800b10d 	.word	0x0800b10d
 800b148:	0800b10d 	.word	0x0800b10d
 800b14c:	0800b10d 	.word	0x0800b10d
 800b150:	0800b295 	.word	0x0800b295
 800b154:	0800b1bd 	.word	0x0800b1bd
 800b158:	0800b24f 	.word	0x0800b24f
 800b15c:	0800b10d 	.word	0x0800b10d
 800b160:	0800b10d 	.word	0x0800b10d
 800b164:	0800b2b7 	.word	0x0800b2b7
 800b168:	0800b10d 	.word	0x0800b10d
 800b16c:	0800b1bd 	.word	0x0800b1bd
 800b170:	0800b10d 	.word	0x0800b10d
 800b174:	0800b10d 	.word	0x0800b10d
 800b178:	0800b257 	.word	0x0800b257
 800b17c:	682b      	ldr	r3, [r5, #0]
 800b17e:	1d1a      	adds	r2, r3, #4
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	602a      	str	r2, [r5, #0]
 800b184:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b18c:	2301      	movs	r3, #1
 800b18e:	e09f      	b.n	800b2d0 <_printf_i+0x1ec>
 800b190:	6820      	ldr	r0, [r4, #0]
 800b192:	682b      	ldr	r3, [r5, #0]
 800b194:	0607      	lsls	r7, r0, #24
 800b196:	f103 0104 	add.w	r1, r3, #4
 800b19a:	6029      	str	r1, [r5, #0]
 800b19c:	d501      	bpl.n	800b1a2 <_printf_i+0xbe>
 800b19e:	681e      	ldr	r6, [r3, #0]
 800b1a0:	e003      	b.n	800b1aa <_printf_i+0xc6>
 800b1a2:	0646      	lsls	r6, r0, #25
 800b1a4:	d5fb      	bpl.n	800b19e <_printf_i+0xba>
 800b1a6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b1aa:	2e00      	cmp	r6, #0
 800b1ac:	da03      	bge.n	800b1b6 <_printf_i+0xd2>
 800b1ae:	232d      	movs	r3, #45	; 0x2d
 800b1b0:	4276      	negs	r6, r6
 800b1b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1b6:	485a      	ldr	r0, [pc, #360]	; (800b320 <_printf_i+0x23c>)
 800b1b8:	230a      	movs	r3, #10
 800b1ba:	e012      	b.n	800b1e2 <_printf_i+0xfe>
 800b1bc:	682b      	ldr	r3, [r5, #0]
 800b1be:	6820      	ldr	r0, [r4, #0]
 800b1c0:	1d19      	adds	r1, r3, #4
 800b1c2:	6029      	str	r1, [r5, #0]
 800b1c4:	0605      	lsls	r5, r0, #24
 800b1c6:	d501      	bpl.n	800b1cc <_printf_i+0xe8>
 800b1c8:	681e      	ldr	r6, [r3, #0]
 800b1ca:	e002      	b.n	800b1d2 <_printf_i+0xee>
 800b1cc:	0641      	lsls	r1, r0, #25
 800b1ce:	d5fb      	bpl.n	800b1c8 <_printf_i+0xe4>
 800b1d0:	881e      	ldrh	r6, [r3, #0]
 800b1d2:	4853      	ldr	r0, [pc, #332]	; (800b320 <_printf_i+0x23c>)
 800b1d4:	2f6f      	cmp	r7, #111	; 0x6f
 800b1d6:	bf0c      	ite	eq
 800b1d8:	2308      	moveq	r3, #8
 800b1da:	230a      	movne	r3, #10
 800b1dc:	2100      	movs	r1, #0
 800b1de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b1e2:	6865      	ldr	r5, [r4, #4]
 800b1e4:	60a5      	str	r5, [r4, #8]
 800b1e6:	2d00      	cmp	r5, #0
 800b1e8:	bfa2      	ittt	ge
 800b1ea:	6821      	ldrge	r1, [r4, #0]
 800b1ec:	f021 0104 	bicge.w	r1, r1, #4
 800b1f0:	6021      	strge	r1, [r4, #0]
 800b1f2:	b90e      	cbnz	r6, 800b1f8 <_printf_i+0x114>
 800b1f4:	2d00      	cmp	r5, #0
 800b1f6:	d04b      	beq.n	800b290 <_printf_i+0x1ac>
 800b1f8:	4615      	mov	r5, r2
 800b1fa:	fbb6 f1f3 	udiv	r1, r6, r3
 800b1fe:	fb03 6711 	mls	r7, r3, r1, r6
 800b202:	5dc7      	ldrb	r7, [r0, r7]
 800b204:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b208:	4637      	mov	r7, r6
 800b20a:	42bb      	cmp	r3, r7
 800b20c:	460e      	mov	r6, r1
 800b20e:	d9f4      	bls.n	800b1fa <_printf_i+0x116>
 800b210:	2b08      	cmp	r3, #8
 800b212:	d10b      	bne.n	800b22c <_printf_i+0x148>
 800b214:	6823      	ldr	r3, [r4, #0]
 800b216:	07de      	lsls	r6, r3, #31
 800b218:	d508      	bpl.n	800b22c <_printf_i+0x148>
 800b21a:	6923      	ldr	r3, [r4, #16]
 800b21c:	6861      	ldr	r1, [r4, #4]
 800b21e:	4299      	cmp	r1, r3
 800b220:	bfde      	ittt	le
 800b222:	2330      	movle	r3, #48	; 0x30
 800b224:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b228:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b22c:	1b52      	subs	r2, r2, r5
 800b22e:	6122      	str	r2, [r4, #16]
 800b230:	f8cd a000 	str.w	sl, [sp]
 800b234:	464b      	mov	r3, r9
 800b236:	aa03      	add	r2, sp, #12
 800b238:	4621      	mov	r1, r4
 800b23a:	4640      	mov	r0, r8
 800b23c:	f7ff fee4 	bl	800b008 <_printf_common>
 800b240:	3001      	adds	r0, #1
 800b242:	d14a      	bne.n	800b2da <_printf_i+0x1f6>
 800b244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b248:	b004      	add	sp, #16
 800b24a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b24e:	6823      	ldr	r3, [r4, #0]
 800b250:	f043 0320 	orr.w	r3, r3, #32
 800b254:	6023      	str	r3, [r4, #0]
 800b256:	4833      	ldr	r0, [pc, #204]	; (800b324 <_printf_i+0x240>)
 800b258:	2778      	movs	r7, #120	; 0x78
 800b25a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b25e:	6823      	ldr	r3, [r4, #0]
 800b260:	6829      	ldr	r1, [r5, #0]
 800b262:	061f      	lsls	r7, r3, #24
 800b264:	f851 6b04 	ldr.w	r6, [r1], #4
 800b268:	d402      	bmi.n	800b270 <_printf_i+0x18c>
 800b26a:	065f      	lsls	r7, r3, #25
 800b26c:	bf48      	it	mi
 800b26e:	b2b6      	uxthmi	r6, r6
 800b270:	07df      	lsls	r7, r3, #31
 800b272:	bf48      	it	mi
 800b274:	f043 0320 	orrmi.w	r3, r3, #32
 800b278:	6029      	str	r1, [r5, #0]
 800b27a:	bf48      	it	mi
 800b27c:	6023      	strmi	r3, [r4, #0]
 800b27e:	b91e      	cbnz	r6, 800b288 <_printf_i+0x1a4>
 800b280:	6823      	ldr	r3, [r4, #0]
 800b282:	f023 0320 	bic.w	r3, r3, #32
 800b286:	6023      	str	r3, [r4, #0]
 800b288:	2310      	movs	r3, #16
 800b28a:	e7a7      	b.n	800b1dc <_printf_i+0xf8>
 800b28c:	4824      	ldr	r0, [pc, #144]	; (800b320 <_printf_i+0x23c>)
 800b28e:	e7e4      	b.n	800b25a <_printf_i+0x176>
 800b290:	4615      	mov	r5, r2
 800b292:	e7bd      	b.n	800b210 <_printf_i+0x12c>
 800b294:	682b      	ldr	r3, [r5, #0]
 800b296:	6826      	ldr	r6, [r4, #0]
 800b298:	6961      	ldr	r1, [r4, #20]
 800b29a:	1d18      	adds	r0, r3, #4
 800b29c:	6028      	str	r0, [r5, #0]
 800b29e:	0635      	lsls	r5, r6, #24
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	d501      	bpl.n	800b2a8 <_printf_i+0x1c4>
 800b2a4:	6019      	str	r1, [r3, #0]
 800b2a6:	e002      	b.n	800b2ae <_printf_i+0x1ca>
 800b2a8:	0670      	lsls	r0, r6, #25
 800b2aa:	d5fb      	bpl.n	800b2a4 <_printf_i+0x1c0>
 800b2ac:	8019      	strh	r1, [r3, #0]
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	6123      	str	r3, [r4, #16]
 800b2b2:	4615      	mov	r5, r2
 800b2b4:	e7bc      	b.n	800b230 <_printf_i+0x14c>
 800b2b6:	682b      	ldr	r3, [r5, #0]
 800b2b8:	1d1a      	adds	r2, r3, #4
 800b2ba:	602a      	str	r2, [r5, #0]
 800b2bc:	681d      	ldr	r5, [r3, #0]
 800b2be:	6862      	ldr	r2, [r4, #4]
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	f7f4 ffa4 	bl	8000210 <memchr>
 800b2c8:	b108      	cbz	r0, 800b2ce <_printf_i+0x1ea>
 800b2ca:	1b40      	subs	r0, r0, r5
 800b2cc:	6060      	str	r0, [r4, #4]
 800b2ce:	6863      	ldr	r3, [r4, #4]
 800b2d0:	6123      	str	r3, [r4, #16]
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2d8:	e7aa      	b.n	800b230 <_printf_i+0x14c>
 800b2da:	6923      	ldr	r3, [r4, #16]
 800b2dc:	462a      	mov	r2, r5
 800b2de:	4649      	mov	r1, r9
 800b2e0:	4640      	mov	r0, r8
 800b2e2:	47d0      	blx	sl
 800b2e4:	3001      	adds	r0, #1
 800b2e6:	d0ad      	beq.n	800b244 <_printf_i+0x160>
 800b2e8:	6823      	ldr	r3, [r4, #0]
 800b2ea:	079b      	lsls	r3, r3, #30
 800b2ec:	d413      	bmi.n	800b316 <_printf_i+0x232>
 800b2ee:	68e0      	ldr	r0, [r4, #12]
 800b2f0:	9b03      	ldr	r3, [sp, #12]
 800b2f2:	4298      	cmp	r0, r3
 800b2f4:	bfb8      	it	lt
 800b2f6:	4618      	movlt	r0, r3
 800b2f8:	e7a6      	b.n	800b248 <_printf_i+0x164>
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	4632      	mov	r2, r6
 800b2fe:	4649      	mov	r1, r9
 800b300:	4640      	mov	r0, r8
 800b302:	47d0      	blx	sl
 800b304:	3001      	adds	r0, #1
 800b306:	d09d      	beq.n	800b244 <_printf_i+0x160>
 800b308:	3501      	adds	r5, #1
 800b30a:	68e3      	ldr	r3, [r4, #12]
 800b30c:	9903      	ldr	r1, [sp, #12]
 800b30e:	1a5b      	subs	r3, r3, r1
 800b310:	42ab      	cmp	r3, r5
 800b312:	dcf2      	bgt.n	800b2fa <_printf_i+0x216>
 800b314:	e7eb      	b.n	800b2ee <_printf_i+0x20a>
 800b316:	2500      	movs	r5, #0
 800b318:	f104 0619 	add.w	r6, r4, #25
 800b31c:	e7f5      	b.n	800b30a <_printf_i+0x226>
 800b31e:	bf00      	nop
 800b320:	080105bc 	.word	0x080105bc
 800b324:	080105cd 	.word	0x080105cd

0800b328 <sniprintf>:
 800b328:	b40c      	push	{r2, r3}
 800b32a:	b530      	push	{r4, r5, lr}
 800b32c:	4b17      	ldr	r3, [pc, #92]	; (800b38c <sniprintf+0x64>)
 800b32e:	1e0c      	subs	r4, r1, #0
 800b330:	681d      	ldr	r5, [r3, #0]
 800b332:	b09d      	sub	sp, #116	; 0x74
 800b334:	da08      	bge.n	800b348 <sniprintf+0x20>
 800b336:	238b      	movs	r3, #139	; 0x8b
 800b338:	602b      	str	r3, [r5, #0]
 800b33a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b33e:	b01d      	add	sp, #116	; 0x74
 800b340:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b344:	b002      	add	sp, #8
 800b346:	4770      	bx	lr
 800b348:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b34c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b350:	bf14      	ite	ne
 800b352:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b356:	4623      	moveq	r3, r4
 800b358:	9304      	str	r3, [sp, #16]
 800b35a:	9307      	str	r3, [sp, #28]
 800b35c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b360:	9002      	str	r0, [sp, #8]
 800b362:	9006      	str	r0, [sp, #24]
 800b364:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b368:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b36a:	ab21      	add	r3, sp, #132	; 0x84
 800b36c:	a902      	add	r1, sp, #8
 800b36e:	4628      	mov	r0, r5
 800b370:	9301      	str	r3, [sp, #4]
 800b372:	f001 f96d 	bl	800c650 <_svfiprintf_r>
 800b376:	1c43      	adds	r3, r0, #1
 800b378:	bfbc      	itt	lt
 800b37a:	238b      	movlt	r3, #139	; 0x8b
 800b37c:	602b      	strlt	r3, [r5, #0]
 800b37e:	2c00      	cmp	r4, #0
 800b380:	d0dd      	beq.n	800b33e <sniprintf+0x16>
 800b382:	9b02      	ldr	r3, [sp, #8]
 800b384:	2200      	movs	r2, #0
 800b386:	701a      	strb	r2, [r3, #0]
 800b388:	e7d9      	b.n	800b33e <sniprintf+0x16>
 800b38a:	bf00      	nop
 800b38c:	20000090 	.word	0x20000090

0800b390 <siprintf>:
 800b390:	b40e      	push	{r1, r2, r3}
 800b392:	b500      	push	{lr}
 800b394:	b09c      	sub	sp, #112	; 0x70
 800b396:	ab1d      	add	r3, sp, #116	; 0x74
 800b398:	9002      	str	r0, [sp, #8]
 800b39a:	9006      	str	r0, [sp, #24]
 800b39c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b3a0:	4809      	ldr	r0, [pc, #36]	; (800b3c8 <siprintf+0x38>)
 800b3a2:	9107      	str	r1, [sp, #28]
 800b3a4:	9104      	str	r1, [sp, #16]
 800b3a6:	4909      	ldr	r1, [pc, #36]	; (800b3cc <siprintf+0x3c>)
 800b3a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3ac:	9105      	str	r1, [sp, #20]
 800b3ae:	6800      	ldr	r0, [r0, #0]
 800b3b0:	9301      	str	r3, [sp, #4]
 800b3b2:	a902      	add	r1, sp, #8
 800b3b4:	f001 f94c 	bl	800c650 <_svfiprintf_r>
 800b3b8:	9b02      	ldr	r3, [sp, #8]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	701a      	strb	r2, [r3, #0]
 800b3be:	b01c      	add	sp, #112	; 0x70
 800b3c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3c4:	b003      	add	sp, #12
 800b3c6:	4770      	bx	lr
 800b3c8:	20000090 	.word	0x20000090
 800b3cc:	ffff0208 	.word	0xffff0208

0800b3d0 <siscanf>:
 800b3d0:	b40e      	push	{r1, r2, r3}
 800b3d2:	b510      	push	{r4, lr}
 800b3d4:	b09f      	sub	sp, #124	; 0x7c
 800b3d6:	ac21      	add	r4, sp, #132	; 0x84
 800b3d8:	f44f 7101 	mov.w	r1, #516	; 0x204
 800b3dc:	f854 2b04 	ldr.w	r2, [r4], #4
 800b3e0:	9201      	str	r2, [sp, #4]
 800b3e2:	f8ad 101c 	strh.w	r1, [sp, #28]
 800b3e6:	9004      	str	r0, [sp, #16]
 800b3e8:	9008      	str	r0, [sp, #32]
 800b3ea:	f7f4 ff61 	bl	80002b0 <strlen>
 800b3ee:	4b0c      	ldr	r3, [pc, #48]	; (800b420 <siscanf+0x50>)
 800b3f0:	9005      	str	r0, [sp, #20]
 800b3f2:	9009      	str	r0, [sp, #36]	; 0x24
 800b3f4:	930d      	str	r3, [sp, #52]	; 0x34
 800b3f6:	480b      	ldr	r0, [pc, #44]	; (800b424 <siscanf+0x54>)
 800b3f8:	9a01      	ldr	r2, [sp, #4]
 800b3fa:	6800      	ldr	r0, [r0, #0]
 800b3fc:	9403      	str	r4, [sp, #12]
 800b3fe:	2300      	movs	r3, #0
 800b400:	9311      	str	r3, [sp, #68]	; 0x44
 800b402:	9316      	str	r3, [sp, #88]	; 0x58
 800b404:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b408:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b40c:	a904      	add	r1, sp, #16
 800b40e:	4623      	mov	r3, r4
 800b410:	f001 fa76 	bl	800c900 <__ssvfiscanf_r>
 800b414:	b01f      	add	sp, #124	; 0x7c
 800b416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b41a:	b003      	add	sp, #12
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	0800b44b 	.word	0x0800b44b
 800b424:	20000090 	.word	0x20000090

0800b428 <__sread>:
 800b428:	b510      	push	{r4, lr}
 800b42a:	460c      	mov	r4, r1
 800b42c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b430:	f000 f97c 	bl	800b72c <_read_r>
 800b434:	2800      	cmp	r0, #0
 800b436:	bfab      	itete	ge
 800b438:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b43a:	89a3      	ldrhlt	r3, [r4, #12]
 800b43c:	181b      	addge	r3, r3, r0
 800b43e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b442:	bfac      	ite	ge
 800b444:	6563      	strge	r3, [r4, #84]	; 0x54
 800b446:	81a3      	strhlt	r3, [r4, #12]
 800b448:	bd10      	pop	{r4, pc}

0800b44a <__seofread>:
 800b44a:	2000      	movs	r0, #0
 800b44c:	4770      	bx	lr

0800b44e <__swrite>:
 800b44e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b452:	461f      	mov	r7, r3
 800b454:	898b      	ldrh	r3, [r1, #12]
 800b456:	05db      	lsls	r3, r3, #23
 800b458:	4605      	mov	r5, r0
 800b45a:	460c      	mov	r4, r1
 800b45c:	4616      	mov	r6, r2
 800b45e:	d505      	bpl.n	800b46c <__swrite+0x1e>
 800b460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b464:	2302      	movs	r3, #2
 800b466:	2200      	movs	r2, #0
 800b468:	f000 f94e 	bl	800b708 <_lseek_r>
 800b46c:	89a3      	ldrh	r3, [r4, #12]
 800b46e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b472:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b476:	81a3      	strh	r3, [r4, #12]
 800b478:	4632      	mov	r2, r6
 800b47a:	463b      	mov	r3, r7
 800b47c:	4628      	mov	r0, r5
 800b47e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b482:	f000 b965 	b.w	800b750 <_write_r>

0800b486 <__sseek>:
 800b486:	b510      	push	{r4, lr}
 800b488:	460c      	mov	r4, r1
 800b48a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b48e:	f000 f93b 	bl	800b708 <_lseek_r>
 800b492:	1c43      	adds	r3, r0, #1
 800b494:	89a3      	ldrh	r3, [r4, #12]
 800b496:	bf15      	itete	ne
 800b498:	6560      	strne	r0, [r4, #84]	; 0x54
 800b49a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b49e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b4a2:	81a3      	strheq	r3, [r4, #12]
 800b4a4:	bf18      	it	ne
 800b4a6:	81a3      	strhne	r3, [r4, #12]
 800b4a8:	bd10      	pop	{r4, pc}

0800b4aa <__sclose>:
 800b4aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4ae:	f000 b91b 	b.w	800b6e8 <_close_r>
	...

0800b4b4 <std>:
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	b510      	push	{r4, lr}
 800b4b8:	4604      	mov	r4, r0
 800b4ba:	e9c0 3300 	strd	r3, r3, [r0]
 800b4be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b4c2:	6083      	str	r3, [r0, #8]
 800b4c4:	8181      	strh	r1, [r0, #12]
 800b4c6:	6643      	str	r3, [r0, #100]	; 0x64
 800b4c8:	81c2      	strh	r2, [r0, #14]
 800b4ca:	6183      	str	r3, [r0, #24]
 800b4cc:	4619      	mov	r1, r3
 800b4ce:	2208      	movs	r2, #8
 800b4d0:	305c      	adds	r0, #92	; 0x5c
 800b4d2:	f000 f8fd 	bl	800b6d0 <memset>
 800b4d6:	4b0d      	ldr	r3, [pc, #52]	; (800b50c <std+0x58>)
 800b4d8:	6263      	str	r3, [r4, #36]	; 0x24
 800b4da:	4b0d      	ldr	r3, [pc, #52]	; (800b510 <std+0x5c>)
 800b4dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b4de:	4b0d      	ldr	r3, [pc, #52]	; (800b514 <std+0x60>)
 800b4e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b4e2:	4b0d      	ldr	r3, [pc, #52]	; (800b518 <std+0x64>)
 800b4e4:	6323      	str	r3, [r4, #48]	; 0x30
 800b4e6:	4b0d      	ldr	r3, [pc, #52]	; (800b51c <std+0x68>)
 800b4e8:	6224      	str	r4, [r4, #32]
 800b4ea:	429c      	cmp	r4, r3
 800b4ec:	d006      	beq.n	800b4fc <std+0x48>
 800b4ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b4f2:	4294      	cmp	r4, r2
 800b4f4:	d002      	beq.n	800b4fc <std+0x48>
 800b4f6:	33d0      	adds	r3, #208	; 0xd0
 800b4f8:	429c      	cmp	r4, r3
 800b4fa:	d105      	bne.n	800b508 <std+0x54>
 800b4fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b504:	f000 b960 	b.w	800b7c8 <__retarget_lock_init_recursive>
 800b508:	bd10      	pop	{r4, pc}
 800b50a:	bf00      	nop
 800b50c:	0800b429 	.word	0x0800b429
 800b510:	0800b44f 	.word	0x0800b44f
 800b514:	0800b487 	.word	0x0800b487
 800b518:	0800b4ab 	.word	0x0800b4ab
 800b51c:	20007d38 	.word	0x20007d38

0800b520 <stdio_exit_handler>:
 800b520:	4a02      	ldr	r2, [pc, #8]	; (800b52c <stdio_exit_handler+0xc>)
 800b522:	4903      	ldr	r1, [pc, #12]	; (800b530 <stdio_exit_handler+0x10>)
 800b524:	4803      	ldr	r0, [pc, #12]	; (800b534 <stdio_exit_handler+0x14>)
 800b526:	f000 b869 	b.w	800b5fc <_fwalk_sglue>
 800b52a:	bf00      	nop
 800b52c:	20000038 	.word	0x20000038
 800b530:	0800d3e5 	.word	0x0800d3e5
 800b534:	20000044 	.word	0x20000044

0800b538 <cleanup_stdio>:
 800b538:	6841      	ldr	r1, [r0, #4]
 800b53a:	4b0c      	ldr	r3, [pc, #48]	; (800b56c <cleanup_stdio+0x34>)
 800b53c:	4299      	cmp	r1, r3
 800b53e:	b510      	push	{r4, lr}
 800b540:	4604      	mov	r4, r0
 800b542:	d001      	beq.n	800b548 <cleanup_stdio+0x10>
 800b544:	f001 ff4e 	bl	800d3e4 <_fflush_r>
 800b548:	68a1      	ldr	r1, [r4, #8]
 800b54a:	4b09      	ldr	r3, [pc, #36]	; (800b570 <cleanup_stdio+0x38>)
 800b54c:	4299      	cmp	r1, r3
 800b54e:	d002      	beq.n	800b556 <cleanup_stdio+0x1e>
 800b550:	4620      	mov	r0, r4
 800b552:	f001 ff47 	bl	800d3e4 <_fflush_r>
 800b556:	68e1      	ldr	r1, [r4, #12]
 800b558:	4b06      	ldr	r3, [pc, #24]	; (800b574 <cleanup_stdio+0x3c>)
 800b55a:	4299      	cmp	r1, r3
 800b55c:	d004      	beq.n	800b568 <cleanup_stdio+0x30>
 800b55e:	4620      	mov	r0, r4
 800b560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b564:	f001 bf3e 	b.w	800d3e4 <_fflush_r>
 800b568:	bd10      	pop	{r4, pc}
 800b56a:	bf00      	nop
 800b56c:	20007d38 	.word	0x20007d38
 800b570:	20007da0 	.word	0x20007da0
 800b574:	20007e08 	.word	0x20007e08

0800b578 <global_stdio_init.part.0>:
 800b578:	b510      	push	{r4, lr}
 800b57a:	4b0b      	ldr	r3, [pc, #44]	; (800b5a8 <global_stdio_init.part.0+0x30>)
 800b57c:	4c0b      	ldr	r4, [pc, #44]	; (800b5ac <global_stdio_init.part.0+0x34>)
 800b57e:	4a0c      	ldr	r2, [pc, #48]	; (800b5b0 <global_stdio_init.part.0+0x38>)
 800b580:	601a      	str	r2, [r3, #0]
 800b582:	4620      	mov	r0, r4
 800b584:	2200      	movs	r2, #0
 800b586:	2104      	movs	r1, #4
 800b588:	f7ff ff94 	bl	800b4b4 <std>
 800b58c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b590:	2201      	movs	r2, #1
 800b592:	2109      	movs	r1, #9
 800b594:	f7ff ff8e 	bl	800b4b4 <std>
 800b598:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b59c:	2202      	movs	r2, #2
 800b59e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5a2:	2112      	movs	r1, #18
 800b5a4:	f7ff bf86 	b.w	800b4b4 <std>
 800b5a8:	20007e70 	.word	0x20007e70
 800b5ac:	20007d38 	.word	0x20007d38
 800b5b0:	0800b521 	.word	0x0800b521

0800b5b4 <__sfp_lock_acquire>:
 800b5b4:	4801      	ldr	r0, [pc, #4]	; (800b5bc <__sfp_lock_acquire+0x8>)
 800b5b6:	f000 b908 	b.w	800b7ca <__retarget_lock_acquire_recursive>
 800b5ba:	bf00      	nop
 800b5bc:	20007e79 	.word	0x20007e79

0800b5c0 <__sfp_lock_release>:
 800b5c0:	4801      	ldr	r0, [pc, #4]	; (800b5c8 <__sfp_lock_release+0x8>)
 800b5c2:	f000 b903 	b.w	800b7cc <__retarget_lock_release_recursive>
 800b5c6:	bf00      	nop
 800b5c8:	20007e79 	.word	0x20007e79

0800b5cc <__sinit>:
 800b5cc:	b510      	push	{r4, lr}
 800b5ce:	4604      	mov	r4, r0
 800b5d0:	f7ff fff0 	bl	800b5b4 <__sfp_lock_acquire>
 800b5d4:	6a23      	ldr	r3, [r4, #32]
 800b5d6:	b11b      	cbz	r3, 800b5e0 <__sinit+0x14>
 800b5d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5dc:	f7ff bff0 	b.w	800b5c0 <__sfp_lock_release>
 800b5e0:	4b04      	ldr	r3, [pc, #16]	; (800b5f4 <__sinit+0x28>)
 800b5e2:	6223      	str	r3, [r4, #32]
 800b5e4:	4b04      	ldr	r3, [pc, #16]	; (800b5f8 <__sinit+0x2c>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d1f5      	bne.n	800b5d8 <__sinit+0xc>
 800b5ec:	f7ff ffc4 	bl	800b578 <global_stdio_init.part.0>
 800b5f0:	e7f2      	b.n	800b5d8 <__sinit+0xc>
 800b5f2:	bf00      	nop
 800b5f4:	0800b539 	.word	0x0800b539
 800b5f8:	20007e70 	.word	0x20007e70

0800b5fc <_fwalk_sglue>:
 800b5fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b600:	4607      	mov	r7, r0
 800b602:	4688      	mov	r8, r1
 800b604:	4614      	mov	r4, r2
 800b606:	2600      	movs	r6, #0
 800b608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b60c:	f1b9 0901 	subs.w	r9, r9, #1
 800b610:	d505      	bpl.n	800b61e <_fwalk_sglue+0x22>
 800b612:	6824      	ldr	r4, [r4, #0]
 800b614:	2c00      	cmp	r4, #0
 800b616:	d1f7      	bne.n	800b608 <_fwalk_sglue+0xc>
 800b618:	4630      	mov	r0, r6
 800b61a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b61e:	89ab      	ldrh	r3, [r5, #12]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d907      	bls.n	800b634 <_fwalk_sglue+0x38>
 800b624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b628:	3301      	adds	r3, #1
 800b62a:	d003      	beq.n	800b634 <_fwalk_sglue+0x38>
 800b62c:	4629      	mov	r1, r5
 800b62e:	4638      	mov	r0, r7
 800b630:	47c0      	blx	r8
 800b632:	4306      	orrs	r6, r0
 800b634:	3568      	adds	r5, #104	; 0x68
 800b636:	e7e9      	b.n	800b60c <_fwalk_sglue+0x10>

0800b638 <_vsniprintf_r>:
 800b638:	b530      	push	{r4, r5, lr}
 800b63a:	4614      	mov	r4, r2
 800b63c:	2c00      	cmp	r4, #0
 800b63e:	b09b      	sub	sp, #108	; 0x6c
 800b640:	4605      	mov	r5, r0
 800b642:	461a      	mov	r2, r3
 800b644:	da05      	bge.n	800b652 <_vsniprintf_r+0x1a>
 800b646:	238b      	movs	r3, #139	; 0x8b
 800b648:	6003      	str	r3, [r0, #0]
 800b64a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b64e:	b01b      	add	sp, #108	; 0x6c
 800b650:	bd30      	pop	{r4, r5, pc}
 800b652:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b656:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b65a:	bf14      	ite	ne
 800b65c:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b660:	4623      	moveq	r3, r4
 800b662:	9302      	str	r3, [sp, #8]
 800b664:	9305      	str	r3, [sp, #20]
 800b666:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b66a:	9100      	str	r1, [sp, #0]
 800b66c:	9104      	str	r1, [sp, #16]
 800b66e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b672:	4669      	mov	r1, sp
 800b674:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b676:	f000 ffeb 	bl	800c650 <_svfiprintf_r>
 800b67a:	1c43      	adds	r3, r0, #1
 800b67c:	bfbc      	itt	lt
 800b67e:	238b      	movlt	r3, #139	; 0x8b
 800b680:	602b      	strlt	r3, [r5, #0]
 800b682:	2c00      	cmp	r4, #0
 800b684:	d0e3      	beq.n	800b64e <_vsniprintf_r+0x16>
 800b686:	9b00      	ldr	r3, [sp, #0]
 800b688:	2200      	movs	r2, #0
 800b68a:	701a      	strb	r2, [r3, #0]
 800b68c:	e7df      	b.n	800b64e <_vsniprintf_r+0x16>
	...

0800b690 <vsniprintf>:
 800b690:	b507      	push	{r0, r1, r2, lr}
 800b692:	9300      	str	r3, [sp, #0]
 800b694:	4613      	mov	r3, r2
 800b696:	460a      	mov	r2, r1
 800b698:	4601      	mov	r1, r0
 800b69a:	4803      	ldr	r0, [pc, #12]	; (800b6a8 <vsniprintf+0x18>)
 800b69c:	6800      	ldr	r0, [r0, #0]
 800b69e:	f7ff ffcb 	bl	800b638 <_vsniprintf_r>
 800b6a2:	b003      	add	sp, #12
 800b6a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b6a8:	20000090 	.word	0x20000090

0800b6ac <iprintf>:
 800b6ac:	b40f      	push	{r0, r1, r2, r3}
 800b6ae:	b507      	push	{r0, r1, r2, lr}
 800b6b0:	4906      	ldr	r1, [pc, #24]	; (800b6cc <iprintf+0x20>)
 800b6b2:	ab04      	add	r3, sp, #16
 800b6b4:	6808      	ldr	r0, [r1, #0]
 800b6b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6ba:	6881      	ldr	r1, [r0, #8]
 800b6bc:	9301      	str	r3, [sp, #4]
 800b6be:	f001 fac1 	bl	800cc44 <_vfiprintf_r>
 800b6c2:	b003      	add	sp, #12
 800b6c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6c8:	b004      	add	sp, #16
 800b6ca:	4770      	bx	lr
 800b6cc:	20000090 	.word	0x20000090

0800b6d0 <memset>:
 800b6d0:	4402      	add	r2, r0
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	d100      	bne.n	800b6da <memset+0xa>
 800b6d8:	4770      	bx	lr
 800b6da:	f803 1b01 	strb.w	r1, [r3], #1
 800b6de:	e7f9      	b.n	800b6d4 <memset+0x4>

0800b6e0 <_localeconv_r>:
 800b6e0:	4800      	ldr	r0, [pc, #0]	; (800b6e4 <_localeconv_r+0x4>)
 800b6e2:	4770      	bx	lr
 800b6e4:	20000184 	.word	0x20000184

0800b6e8 <_close_r>:
 800b6e8:	b538      	push	{r3, r4, r5, lr}
 800b6ea:	4d06      	ldr	r5, [pc, #24]	; (800b704 <_close_r+0x1c>)
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	4604      	mov	r4, r0
 800b6f0:	4608      	mov	r0, r1
 800b6f2:	602b      	str	r3, [r5, #0]
 800b6f4:	f7f8 faf3 	bl	8003cde <_close>
 800b6f8:	1c43      	adds	r3, r0, #1
 800b6fa:	d102      	bne.n	800b702 <_close_r+0x1a>
 800b6fc:	682b      	ldr	r3, [r5, #0]
 800b6fe:	b103      	cbz	r3, 800b702 <_close_r+0x1a>
 800b700:	6023      	str	r3, [r4, #0]
 800b702:	bd38      	pop	{r3, r4, r5, pc}
 800b704:	20007e74 	.word	0x20007e74

0800b708 <_lseek_r>:
 800b708:	b538      	push	{r3, r4, r5, lr}
 800b70a:	4d07      	ldr	r5, [pc, #28]	; (800b728 <_lseek_r+0x20>)
 800b70c:	4604      	mov	r4, r0
 800b70e:	4608      	mov	r0, r1
 800b710:	4611      	mov	r1, r2
 800b712:	2200      	movs	r2, #0
 800b714:	602a      	str	r2, [r5, #0]
 800b716:	461a      	mov	r2, r3
 800b718:	f7f8 fb08 	bl	8003d2c <_lseek>
 800b71c:	1c43      	adds	r3, r0, #1
 800b71e:	d102      	bne.n	800b726 <_lseek_r+0x1e>
 800b720:	682b      	ldr	r3, [r5, #0]
 800b722:	b103      	cbz	r3, 800b726 <_lseek_r+0x1e>
 800b724:	6023      	str	r3, [r4, #0]
 800b726:	bd38      	pop	{r3, r4, r5, pc}
 800b728:	20007e74 	.word	0x20007e74

0800b72c <_read_r>:
 800b72c:	b538      	push	{r3, r4, r5, lr}
 800b72e:	4d07      	ldr	r5, [pc, #28]	; (800b74c <_read_r+0x20>)
 800b730:	4604      	mov	r4, r0
 800b732:	4608      	mov	r0, r1
 800b734:	4611      	mov	r1, r2
 800b736:	2200      	movs	r2, #0
 800b738:	602a      	str	r2, [r5, #0]
 800b73a:	461a      	mov	r2, r3
 800b73c:	f7f8 fa96 	bl	8003c6c <_read>
 800b740:	1c43      	adds	r3, r0, #1
 800b742:	d102      	bne.n	800b74a <_read_r+0x1e>
 800b744:	682b      	ldr	r3, [r5, #0]
 800b746:	b103      	cbz	r3, 800b74a <_read_r+0x1e>
 800b748:	6023      	str	r3, [r4, #0]
 800b74a:	bd38      	pop	{r3, r4, r5, pc}
 800b74c:	20007e74 	.word	0x20007e74

0800b750 <_write_r>:
 800b750:	b538      	push	{r3, r4, r5, lr}
 800b752:	4d07      	ldr	r5, [pc, #28]	; (800b770 <_write_r+0x20>)
 800b754:	4604      	mov	r4, r0
 800b756:	4608      	mov	r0, r1
 800b758:	4611      	mov	r1, r2
 800b75a:	2200      	movs	r2, #0
 800b75c:	602a      	str	r2, [r5, #0]
 800b75e:	461a      	mov	r2, r3
 800b760:	f7f8 faa1 	bl	8003ca6 <_write>
 800b764:	1c43      	adds	r3, r0, #1
 800b766:	d102      	bne.n	800b76e <_write_r+0x1e>
 800b768:	682b      	ldr	r3, [r5, #0]
 800b76a:	b103      	cbz	r3, 800b76e <_write_r+0x1e>
 800b76c:	6023      	str	r3, [r4, #0]
 800b76e:	bd38      	pop	{r3, r4, r5, pc}
 800b770:	20007e74 	.word	0x20007e74

0800b774 <__errno>:
 800b774:	4b01      	ldr	r3, [pc, #4]	; (800b77c <__errno+0x8>)
 800b776:	6818      	ldr	r0, [r3, #0]
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	20000090 	.word	0x20000090

0800b780 <__libc_init_array>:
 800b780:	b570      	push	{r4, r5, r6, lr}
 800b782:	4d0d      	ldr	r5, [pc, #52]	; (800b7b8 <__libc_init_array+0x38>)
 800b784:	4c0d      	ldr	r4, [pc, #52]	; (800b7bc <__libc_init_array+0x3c>)
 800b786:	1b64      	subs	r4, r4, r5
 800b788:	10a4      	asrs	r4, r4, #2
 800b78a:	2600      	movs	r6, #0
 800b78c:	42a6      	cmp	r6, r4
 800b78e:	d109      	bne.n	800b7a4 <__libc_init_array+0x24>
 800b790:	4d0b      	ldr	r5, [pc, #44]	; (800b7c0 <__libc_init_array+0x40>)
 800b792:	4c0c      	ldr	r4, [pc, #48]	; (800b7c4 <__libc_init_array+0x44>)
 800b794:	f002 feac 	bl	800e4f0 <_init>
 800b798:	1b64      	subs	r4, r4, r5
 800b79a:	10a4      	asrs	r4, r4, #2
 800b79c:	2600      	movs	r6, #0
 800b79e:	42a6      	cmp	r6, r4
 800b7a0:	d105      	bne.n	800b7ae <__libc_init_array+0x2e>
 800b7a2:	bd70      	pop	{r4, r5, r6, pc}
 800b7a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7a8:	4798      	blx	r3
 800b7aa:	3601      	adds	r6, #1
 800b7ac:	e7ee      	b.n	800b78c <__libc_init_array+0xc>
 800b7ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800b7b2:	4798      	blx	r3
 800b7b4:	3601      	adds	r6, #1
 800b7b6:	e7f2      	b.n	800b79e <__libc_init_array+0x1e>
 800b7b8:	08010940 	.word	0x08010940
 800b7bc:	08010940 	.word	0x08010940
 800b7c0:	08010940 	.word	0x08010940
 800b7c4:	08010944 	.word	0x08010944

0800b7c8 <__retarget_lock_init_recursive>:
 800b7c8:	4770      	bx	lr

0800b7ca <__retarget_lock_acquire_recursive>:
 800b7ca:	4770      	bx	lr

0800b7cc <__retarget_lock_release_recursive>:
 800b7cc:	4770      	bx	lr
	...

0800b7d0 <__assert_func>:
 800b7d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7d2:	4614      	mov	r4, r2
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	4b09      	ldr	r3, [pc, #36]	; (800b7fc <__assert_func+0x2c>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4605      	mov	r5, r0
 800b7dc:	68d8      	ldr	r0, [r3, #12]
 800b7de:	b14c      	cbz	r4, 800b7f4 <__assert_func+0x24>
 800b7e0:	4b07      	ldr	r3, [pc, #28]	; (800b800 <__assert_func+0x30>)
 800b7e2:	9100      	str	r1, [sp, #0]
 800b7e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7e8:	4906      	ldr	r1, [pc, #24]	; (800b804 <__assert_func+0x34>)
 800b7ea:	462b      	mov	r3, r5
 800b7ec:	f002 f9aa 	bl	800db44 <fiprintf>
 800b7f0:	f002 fc6e 	bl	800e0d0 <abort>
 800b7f4:	4b04      	ldr	r3, [pc, #16]	; (800b808 <__assert_func+0x38>)
 800b7f6:	461c      	mov	r4, r3
 800b7f8:	e7f3      	b.n	800b7e2 <__assert_func+0x12>
 800b7fa:	bf00      	nop
 800b7fc:	20000090 	.word	0x20000090
 800b800:	080105de 	.word	0x080105de
 800b804:	080105eb 	.word	0x080105eb
 800b808:	08010619 	.word	0x08010619

0800b80c <quorem>:
 800b80c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b810:	6903      	ldr	r3, [r0, #16]
 800b812:	690c      	ldr	r4, [r1, #16]
 800b814:	42a3      	cmp	r3, r4
 800b816:	4607      	mov	r7, r0
 800b818:	db7e      	blt.n	800b918 <quorem+0x10c>
 800b81a:	3c01      	subs	r4, #1
 800b81c:	f101 0814 	add.w	r8, r1, #20
 800b820:	f100 0514 	add.w	r5, r0, #20
 800b824:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b828:	9301      	str	r3, [sp, #4]
 800b82a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b82e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b832:	3301      	adds	r3, #1
 800b834:	429a      	cmp	r2, r3
 800b836:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b83a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b83e:	fbb2 f6f3 	udiv	r6, r2, r3
 800b842:	d331      	bcc.n	800b8a8 <quorem+0x9c>
 800b844:	f04f 0e00 	mov.w	lr, #0
 800b848:	4640      	mov	r0, r8
 800b84a:	46ac      	mov	ip, r5
 800b84c:	46f2      	mov	sl, lr
 800b84e:	f850 2b04 	ldr.w	r2, [r0], #4
 800b852:	b293      	uxth	r3, r2
 800b854:	fb06 e303 	mla	r3, r6, r3, lr
 800b858:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b85c:	0c1a      	lsrs	r2, r3, #16
 800b85e:	b29b      	uxth	r3, r3
 800b860:	ebaa 0303 	sub.w	r3, sl, r3
 800b864:	f8dc a000 	ldr.w	sl, [ip]
 800b868:	fa13 f38a 	uxtah	r3, r3, sl
 800b86c:	fb06 220e 	mla	r2, r6, lr, r2
 800b870:	9300      	str	r3, [sp, #0]
 800b872:	9b00      	ldr	r3, [sp, #0]
 800b874:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b878:	b292      	uxth	r2, r2
 800b87a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b87e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b882:	f8bd 3000 	ldrh.w	r3, [sp]
 800b886:	4581      	cmp	r9, r0
 800b888:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b88c:	f84c 3b04 	str.w	r3, [ip], #4
 800b890:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b894:	d2db      	bcs.n	800b84e <quorem+0x42>
 800b896:	f855 300b 	ldr.w	r3, [r5, fp]
 800b89a:	b92b      	cbnz	r3, 800b8a8 <quorem+0x9c>
 800b89c:	9b01      	ldr	r3, [sp, #4]
 800b89e:	3b04      	subs	r3, #4
 800b8a0:	429d      	cmp	r5, r3
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	d32c      	bcc.n	800b900 <quorem+0xf4>
 800b8a6:	613c      	str	r4, [r7, #16]
 800b8a8:	4638      	mov	r0, r7
 800b8aa:	f002 f84b 	bl	800d944 <__mcmp>
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	db22      	blt.n	800b8f8 <quorem+0xec>
 800b8b2:	3601      	adds	r6, #1
 800b8b4:	4629      	mov	r1, r5
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b8bc:	f8d1 c000 	ldr.w	ip, [r1]
 800b8c0:	b293      	uxth	r3, r2
 800b8c2:	1ac3      	subs	r3, r0, r3
 800b8c4:	0c12      	lsrs	r2, r2, #16
 800b8c6:	fa13 f38c 	uxtah	r3, r3, ip
 800b8ca:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b8ce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8d2:	b29b      	uxth	r3, r3
 800b8d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8d8:	45c1      	cmp	r9, r8
 800b8da:	f841 3b04 	str.w	r3, [r1], #4
 800b8de:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b8e2:	d2e9      	bcs.n	800b8b8 <quorem+0xac>
 800b8e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8ec:	b922      	cbnz	r2, 800b8f8 <quorem+0xec>
 800b8ee:	3b04      	subs	r3, #4
 800b8f0:	429d      	cmp	r5, r3
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	d30a      	bcc.n	800b90c <quorem+0x100>
 800b8f6:	613c      	str	r4, [r7, #16]
 800b8f8:	4630      	mov	r0, r6
 800b8fa:	b003      	add	sp, #12
 800b8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b900:	6812      	ldr	r2, [r2, #0]
 800b902:	3b04      	subs	r3, #4
 800b904:	2a00      	cmp	r2, #0
 800b906:	d1ce      	bne.n	800b8a6 <quorem+0x9a>
 800b908:	3c01      	subs	r4, #1
 800b90a:	e7c9      	b.n	800b8a0 <quorem+0x94>
 800b90c:	6812      	ldr	r2, [r2, #0]
 800b90e:	3b04      	subs	r3, #4
 800b910:	2a00      	cmp	r2, #0
 800b912:	d1f0      	bne.n	800b8f6 <quorem+0xea>
 800b914:	3c01      	subs	r4, #1
 800b916:	e7eb      	b.n	800b8f0 <quorem+0xe4>
 800b918:	2000      	movs	r0, #0
 800b91a:	e7ee      	b.n	800b8fa <quorem+0xee>
 800b91c:	0000      	movs	r0, r0
	...

0800b920 <_dtoa_r>:
 800b920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b924:	ed2d 8b04 	vpush	{d8-d9}
 800b928:	69c5      	ldr	r5, [r0, #28]
 800b92a:	b093      	sub	sp, #76	; 0x4c
 800b92c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b930:	ec57 6b10 	vmov	r6, r7, d0
 800b934:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b938:	9107      	str	r1, [sp, #28]
 800b93a:	4604      	mov	r4, r0
 800b93c:	920a      	str	r2, [sp, #40]	; 0x28
 800b93e:	930d      	str	r3, [sp, #52]	; 0x34
 800b940:	b975      	cbnz	r5, 800b960 <_dtoa_r+0x40>
 800b942:	2010      	movs	r0, #16
 800b944:	f001 fa98 	bl	800ce78 <malloc>
 800b948:	4602      	mov	r2, r0
 800b94a:	61e0      	str	r0, [r4, #28]
 800b94c:	b920      	cbnz	r0, 800b958 <_dtoa_r+0x38>
 800b94e:	4bae      	ldr	r3, [pc, #696]	; (800bc08 <_dtoa_r+0x2e8>)
 800b950:	21ef      	movs	r1, #239	; 0xef
 800b952:	48ae      	ldr	r0, [pc, #696]	; (800bc0c <_dtoa_r+0x2ec>)
 800b954:	f7ff ff3c 	bl	800b7d0 <__assert_func>
 800b958:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b95c:	6005      	str	r5, [r0, #0]
 800b95e:	60c5      	str	r5, [r0, #12]
 800b960:	69e3      	ldr	r3, [r4, #28]
 800b962:	6819      	ldr	r1, [r3, #0]
 800b964:	b151      	cbz	r1, 800b97c <_dtoa_r+0x5c>
 800b966:	685a      	ldr	r2, [r3, #4]
 800b968:	604a      	str	r2, [r1, #4]
 800b96a:	2301      	movs	r3, #1
 800b96c:	4093      	lsls	r3, r2
 800b96e:	608b      	str	r3, [r1, #8]
 800b970:	4620      	mov	r0, r4
 800b972:	f001 fdab 	bl	800d4cc <_Bfree>
 800b976:	69e3      	ldr	r3, [r4, #28]
 800b978:	2200      	movs	r2, #0
 800b97a:	601a      	str	r2, [r3, #0]
 800b97c:	1e3b      	subs	r3, r7, #0
 800b97e:	bfbb      	ittet	lt
 800b980:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b984:	9303      	strlt	r3, [sp, #12]
 800b986:	2300      	movge	r3, #0
 800b988:	2201      	movlt	r2, #1
 800b98a:	bfac      	ite	ge
 800b98c:	f8c8 3000 	strge.w	r3, [r8]
 800b990:	f8c8 2000 	strlt.w	r2, [r8]
 800b994:	4b9e      	ldr	r3, [pc, #632]	; (800bc10 <_dtoa_r+0x2f0>)
 800b996:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b99a:	ea33 0308 	bics.w	r3, r3, r8
 800b99e:	d11b      	bne.n	800b9d8 <_dtoa_r+0xb8>
 800b9a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9a2:	f242 730f 	movw	r3, #9999	; 0x270f
 800b9a6:	6013      	str	r3, [r2, #0]
 800b9a8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b9ac:	4333      	orrs	r3, r6
 800b9ae:	f000 8593 	beq.w	800c4d8 <_dtoa_r+0xbb8>
 800b9b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9b4:	b963      	cbnz	r3, 800b9d0 <_dtoa_r+0xb0>
 800b9b6:	4b97      	ldr	r3, [pc, #604]	; (800bc14 <_dtoa_r+0x2f4>)
 800b9b8:	e027      	b.n	800ba0a <_dtoa_r+0xea>
 800b9ba:	4b97      	ldr	r3, [pc, #604]	; (800bc18 <_dtoa_r+0x2f8>)
 800b9bc:	9300      	str	r3, [sp, #0]
 800b9be:	3308      	adds	r3, #8
 800b9c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b9c2:	6013      	str	r3, [r2, #0]
 800b9c4:	9800      	ldr	r0, [sp, #0]
 800b9c6:	b013      	add	sp, #76	; 0x4c
 800b9c8:	ecbd 8b04 	vpop	{d8-d9}
 800b9cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d0:	4b90      	ldr	r3, [pc, #576]	; (800bc14 <_dtoa_r+0x2f4>)
 800b9d2:	9300      	str	r3, [sp, #0]
 800b9d4:	3303      	adds	r3, #3
 800b9d6:	e7f3      	b.n	800b9c0 <_dtoa_r+0xa0>
 800b9d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	ec51 0b17 	vmov	r0, r1, d7
 800b9e2:	eeb0 8a47 	vmov.f32	s16, s14
 800b9e6:	eef0 8a67 	vmov.f32	s17, s15
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	f7f5 f88c 	bl	8000b08 <__aeabi_dcmpeq>
 800b9f0:	4681      	mov	r9, r0
 800b9f2:	b160      	cbz	r0, 800ba0e <_dtoa_r+0xee>
 800b9f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	6013      	str	r3, [r2, #0]
 800b9fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	f000 8568 	beq.w	800c4d2 <_dtoa_r+0xbb2>
 800ba02:	4b86      	ldr	r3, [pc, #536]	; (800bc1c <_dtoa_r+0x2fc>)
 800ba04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba06:	6013      	str	r3, [r2, #0]
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	e7da      	b.n	800b9c4 <_dtoa_r+0xa4>
 800ba0e:	aa10      	add	r2, sp, #64	; 0x40
 800ba10:	a911      	add	r1, sp, #68	; 0x44
 800ba12:	4620      	mov	r0, r4
 800ba14:	eeb0 0a48 	vmov.f32	s0, s16
 800ba18:	eef0 0a68 	vmov.f32	s1, s17
 800ba1c:	f002 f838 	bl	800da90 <__d2b>
 800ba20:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ba24:	4682      	mov	sl, r0
 800ba26:	2d00      	cmp	r5, #0
 800ba28:	d07f      	beq.n	800bb2a <_dtoa_r+0x20a>
 800ba2a:	ee18 3a90 	vmov	r3, s17
 800ba2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba32:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ba36:	ec51 0b18 	vmov	r0, r1, d8
 800ba3a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba42:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800ba46:	4619      	mov	r1, r3
 800ba48:	2200      	movs	r2, #0
 800ba4a:	4b75      	ldr	r3, [pc, #468]	; (800bc20 <_dtoa_r+0x300>)
 800ba4c:	f7f4 fc3c 	bl	80002c8 <__aeabi_dsub>
 800ba50:	a367      	add	r3, pc, #412	; (adr r3, 800bbf0 <_dtoa_r+0x2d0>)
 800ba52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba56:	f7f4 fdef 	bl	8000638 <__aeabi_dmul>
 800ba5a:	a367      	add	r3, pc, #412	; (adr r3, 800bbf8 <_dtoa_r+0x2d8>)
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	f7f4 fc34 	bl	80002cc <__adddf3>
 800ba64:	4606      	mov	r6, r0
 800ba66:	4628      	mov	r0, r5
 800ba68:	460f      	mov	r7, r1
 800ba6a:	f7f4 fd7b 	bl	8000564 <__aeabi_i2d>
 800ba6e:	a364      	add	r3, pc, #400	; (adr r3, 800bc00 <_dtoa_r+0x2e0>)
 800ba70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba74:	f7f4 fde0 	bl	8000638 <__aeabi_dmul>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	4639      	mov	r1, r7
 800ba80:	f7f4 fc24 	bl	80002cc <__adddf3>
 800ba84:	4606      	mov	r6, r0
 800ba86:	460f      	mov	r7, r1
 800ba88:	f7f5 f886 	bl	8000b98 <__aeabi_d2iz>
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	4683      	mov	fp, r0
 800ba90:	2300      	movs	r3, #0
 800ba92:	4630      	mov	r0, r6
 800ba94:	4639      	mov	r1, r7
 800ba96:	f7f5 f841 	bl	8000b1c <__aeabi_dcmplt>
 800ba9a:	b148      	cbz	r0, 800bab0 <_dtoa_r+0x190>
 800ba9c:	4658      	mov	r0, fp
 800ba9e:	f7f4 fd61 	bl	8000564 <__aeabi_i2d>
 800baa2:	4632      	mov	r2, r6
 800baa4:	463b      	mov	r3, r7
 800baa6:	f7f5 f82f 	bl	8000b08 <__aeabi_dcmpeq>
 800baaa:	b908      	cbnz	r0, 800bab0 <_dtoa_r+0x190>
 800baac:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bab0:	f1bb 0f16 	cmp.w	fp, #22
 800bab4:	d857      	bhi.n	800bb66 <_dtoa_r+0x246>
 800bab6:	4b5b      	ldr	r3, [pc, #364]	; (800bc24 <_dtoa_r+0x304>)
 800bab8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800babc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac0:	ec51 0b18 	vmov	r0, r1, d8
 800bac4:	f7f5 f82a 	bl	8000b1c <__aeabi_dcmplt>
 800bac8:	2800      	cmp	r0, #0
 800baca:	d04e      	beq.n	800bb6a <_dtoa_r+0x24a>
 800bacc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800bad0:	2300      	movs	r3, #0
 800bad2:	930c      	str	r3, [sp, #48]	; 0x30
 800bad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bad6:	1b5b      	subs	r3, r3, r5
 800bad8:	1e5a      	subs	r2, r3, #1
 800bada:	bf45      	ittet	mi
 800badc:	f1c3 0301 	rsbmi	r3, r3, #1
 800bae0:	9305      	strmi	r3, [sp, #20]
 800bae2:	2300      	movpl	r3, #0
 800bae4:	2300      	movmi	r3, #0
 800bae6:	9206      	str	r2, [sp, #24]
 800bae8:	bf54      	ite	pl
 800baea:	9305      	strpl	r3, [sp, #20]
 800baec:	9306      	strmi	r3, [sp, #24]
 800baee:	f1bb 0f00 	cmp.w	fp, #0
 800baf2:	db3c      	blt.n	800bb6e <_dtoa_r+0x24e>
 800baf4:	9b06      	ldr	r3, [sp, #24]
 800baf6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bafa:	445b      	add	r3, fp
 800bafc:	9306      	str	r3, [sp, #24]
 800bafe:	2300      	movs	r3, #0
 800bb00:	9308      	str	r3, [sp, #32]
 800bb02:	9b07      	ldr	r3, [sp, #28]
 800bb04:	2b09      	cmp	r3, #9
 800bb06:	d868      	bhi.n	800bbda <_dtoa_r+0x2ba>
 800bb08:	2b05      	cmp	r3, #5
 800bb0a:	bfc4      	itt	gt
 800bb0c:	3b04      	subgt	r3, #4
 800bb0e:	9307      	strgt	r3, [sp, #28]
 800bb10:	9b07      	ldr	r3, [sp, #28]
 800bb12:	f1a3 0302 	sub.w	r3, r3, #2
 800bb16:	bfcc      	ite	gt
 800bb18:	2500      	movgt	r5, #0
 800bb1a:	2501      	movle	r5, #1
 800bb1c:	2b03      	cmp	r3, #3
 800bb1e:	f200 8085 	bhi.w	800bc2c <_dtoa_r+0x30c>
 800bb22:	e8df f003 	tbb	[pc, r3]
 800bb26:	3b2e      	.short	0x3b2e
 800bb28:	5839      	.short	0x5839
 800bb2a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bb2e:	441d      	add	r5, r3
 800bb30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bb34:	2b20      	cmp	r3, #32
 800bb36:	bfc1      	itttt	gt
 800bb38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bb3c:	fa08 f803 	lslgt.w	r8, r8, r3
 800bb40:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bb44:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bb48:	bfd6      	itet	le
 800bb4a:	f1c3 0320 	rsble	r3, r3, #32
 800bb4e:	ea48 0003 	orrgt.w	r0, r8, r3
 800bb52:	fa06 f003 	lslle.w	r0, r6, r3
 800bb56:	f7f4 fcf5 	bl	8000544 <__aeabi_ui2d>
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bb60:	3d01      	subs	r5, #1
 800bb62:	920e      	str	r2, [sp, #56]	; 0x38
 800bb64:	e76f      	b.n	800ba46 <_dtoa_r+0x126>
 800bb66:	2301      	movs	r3, #1
 800bb68:	e7b3      	b.n	800bad2 <_dtoa_r+0x1b2>
 800bb6a:	900c      	str	r0, [sp, #48]	; 0x30
 800bb6c:	e7b2      	b.n	800bad4 <_dtoa_r+0x1b4>
 800bb6e:	9b05      	ldr	r3, [sp, #20]
 800bb70:	eba3 030b 	sub.w	r3, r3, fp
 800bb74:	9305      	str	r3, [sp, #20]
 800bb76:	f1cb 0300 	rsb	r3, fp, #0
 800bb7a:	9308      	str	r3, [sp, #32]
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb80:	e7bf      	b.n	800bb02 <_dtoa_r+0x1e2>
 800bb82:	2300      	movs	r3, #0
 800bb84:	9309      	str	r3, [sp, #36]	; 0x24
 800bb86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	dc52      	bgt.n	800bc32 <_dtoa_r+0x312>
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	9301      	str	r3, [sp, #4]
 800bb90:	9304      	str	r3, [sp, #16]
 800bb92:	461a      	mov	r2, r3
 800bb94:	920a      	str	r2, [sp, #40]	; 0x28
 800bb96:	e00b      	b.n	800bbb0 <_dtoa_r+0x290>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	e7f3      	b.n	800bb84 <_dtoa_r+0x264>
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	9309      	str	r3, [sp, #36]	; 0x24
 800bba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bba2:	445b      	add	r3, fp
 800bba4:	9301      	str	r3, [sp, #4]
 800bba6:	3301      	adds	r3, #1
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	9304      	str	r3, [sp, #16]
 800bbac:	bfb8      	it	lt
 800bbae:	2301      	movlt	r3, #1
 800bbb0:	69e0      	ldr	r0, [r4, #28]
 800bbb2:	2100      	movs	r1, #0
 800bbb4:	2204      	movs	r2, #4
 800bbb6:	f102 0614 	add.w	r6, r2, #20
 800bbba:	429e      	cmp	r6, r3
 800bbbc:	d93d      	bls.n	800bc3a <_dtoa_r+0x31a>
 800bbbe:	6041      	str	r1, [r0, #4]
 800bbc0:	4620      	mov	r0, r4
 800bbc2:	f001 fc43 	bl	800d44c <_Balloc>
 800bbc6:	9000      	str	r0, [sp, #0]
 800bbc8:	2800      	cmp	r0, #0
 800bbca:	d139      	bne.n	800bc40 <_dtoa_r+0x320>
 800bbcc:	4b16      	ldr	r3, [pc, #88]	; (800bc28 <_dtoa_r+0x308>)
 800bbce:	4602      	mov	r2, r0
 800bbd0:	f240 11af 	movw	r1, #431	; 0x1af
 800bbd4:	e6bd      	b.n	800b952 <_dtoa_r+0x32>
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	e7e1      	b.n	800bb9e <_dtoa_r+0x27e>
 800bbda:	2501      	movs	r5, #1
 800bbdc:	2300      	movs	r3, #0
 800bbde:	9307      	str	r3, [sp, #28]
 800bbe0:	9509      	str	r5, [sp, #36]	; 0x24
 800bbe2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bbe6:	9301      	str	r3, [sp, #4]
 800bbe8:	9304      	str	r3, [sp, #16]
 800bbea:	2200      	movs	r2, #0
 800bbec:	2312      	movs	r3, #18
 800bbee:	e7d1      	b.n	800bb94 <_dtoa_r+0x274>
 800bbf0:	636f4361 	.word	0x636f4361
 800bbf4:	3fd287a7 	.word	0x3fd287a7
 800bbf8:	8b60c8b3 	.word	0x8b60c8b3
 800bbfc:	3fc68a28 	.word	0x3fc68a28
 800bc00:	509f79fb 	.word	0x509f79fb
 800bc04:	3fd34413 	.word	0x3fd34413
 800bc08:	08010627 	.word	0x08010627
 800bc0c:	0801063e 	.word	0x0801063e
 800bc10:	7ff00000 	.word	0x7ff00000
 800bc14:	08010623 	.word	0x08010623
 800bc18:	0801061a 	.word	0x0801061a
 800bc1c:	080106cf 	.word	0x080106cf
 800bc20:	3ff80000 	.word	0x3ff80000
 800bc24:	08010758 	.word	0x08010758
 800bc28:	08010696 	.word	0x08010696
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc30:	e7d7      	b.n	800bbe2 <_dtoa_r+0x2c2>
 800bc32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc34:	9301      	str	r3, [sp, #4]
 800bc36:	9304      	str	r3, [sp, #16]
 800bc38:	e7ba      	b.n	800bbb0 <_dtoa_r+0x290>
 800bc3a:	3101      	adds	r1, #1
 800bc3c:	0052      	lsls	r2, r2, #1
 800bc3e:	e7ba      	b.n	800bbb6 <_dtoa_r+0x296>
 800bc40:	69e3      	ldr	r3, [r4, #28]
 800bc42:	9a00      	ldr	r2, [sp, #0]
 800bc44:	601a      	str	r2, [r3, #0]
 800bc46:	9b04      	ldr	r3, [sp, #16]
 800bc48:	2b0e      	cmp	r3, #14
 800bc4a:	f200 80a8 	bhi.w	800bd9e <_dtoa_r+0x47e>
 800bc4e:	2d00      	cmp	r5, #0
 800bc50:	f000 80a5 	beq.w	800bd9e <_dtoa_r+0x47e>
 800bc54:	f1bb 0f00 	cmp.w	fp, #0
 800bc58:	dd38      	ble.n	800bccc <_dtoa_r+0x3ac>
 800bc5a:	4bc0      	ldr	r3, [pc, #768]	; (800bf5c <_dtoa_r+0x63c>)
 800bc5c:	f00b 020f 	and.w	r2, fp, #15
 800bc60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc64:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bc68:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bc6c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bc70:	d019      	beq.n	800bca6 <_dtoa_r+0x386>
 800bc72:	4bbb      	ldr	r3, [pc, #748]	; (800bf60 <_dtoa_r+0x640>)
 800bc74:	ec51 0b18 	vmov	r0, r1, d8
 800bc78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc7c:	f7f4 fe06 	bl	800088c <__aeabi_ddiv>
 800bc80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc84:	f008 080f 	and.w	r8, r8, #15
 800bc88:	2503      	movs	r5, #3
 800bc8a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800bf60 <_dtoa_r+0x640>
 800bc8e:	f1b8 0f00 	cmp.w	r8, #0
 800bc92:	d10a      	bne.n	800bcaa <_dtoa_r+0x38a>
 800bc94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc98:	4632      	mov	r2, r6
 800bc9a:	463b      	mov	r3, r7
 800bc9c:	f7f4 fdf6 	bl	800088c <__aeabi_ddiv>
 800bca0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bca4:	e02b      	b.n	800bcfe <_dtoa_r+0x3de>
 800bca6:	2502      	movs	r5, #2
 800bca8:	e7ef      	b.n	800bc8a <_dtoa_r+0x36a>
 800bcaa:	f018 0f01 	tst.w	r8, #1
 800bcae:	d008      	beq.n	800bcc2 <_dtoa_r+0x3a2>
 800bcb0:	4630      	mov	r0, r6
 800bcb2:	4639      	mov	r1, r7
 800bcb4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bcb8:	f7f4 fcbe 	bl	8000638 <__aeabi_dmul>
 800bcbc:	3501      	adds	r5, #1
 800bcbe:	4606      	mov	r6, r0
 800bcc0:	460f      	mov	r7, r1
 800bcc2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bcc6:	f109 0908 	add.w	r9, r9, #8
 800bcca:	e7e0      	b.n	800bc8e <_dtoa_r+0x36e>
 800bccc:	f000 809f 	beq.w	800be0e <_dtoa_r+0x4ee>
 800bcd0:	f1cb 0600 	rsb	r6, fp, #0
 800bcd4:	4ba1      	ldr	r3, [pc, #644]	; (800bf5c <_dtoa_r+0x63c>)
 800bcd6:	4fa2      	ldr	r7, [pc, #648]	; (800bf60 <_dtoa_r+0x640>)
 800bcd8:	f006 020f 	and.w	r2, r6, #15
 800bcdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce4:	ec51 0b18 	vmov	r0, r1, d8
 800bce8:	f7f4 fca6 	bl	8000638 <__aeabi_dmul>
 800bcec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcf0:	1136      	asrs	r6, r6, #4
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	2502      	movs	r5, #2
 800bcf6:	2e00      	cmp	r6, #0
 800bcf8:	d17e      	bne.n	800bdf8 <_dtoa_r+0x4d8>
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d1d0      	bne.n	800bca0 <_dtoa_r+0x380>
 800bcfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd00:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	f000 8084 	beq.w	800be12 <_dtoa_r+0x4f2>
 800bd0a:	4b96      	ldr	r3, [pc, #600]	; (800bf64 <_dtoa_r+0x644>)
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	4640      	mov	r0, r8
 800bd10:	4649      	mov	r1, r9
 800bd12:	f7f4 ff03 	bl	8000b1c <__aeabi_dcmplt>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d07b      	beq.n	800be12 <_dtoa_r+0x4f2>
 800bd1a:	9b04      	ldr	r3, [sp, #16]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d078      	beq.n	800be12 <_dtoa_r+0x4f2>
 800bd20:	9b01      	ldr	r3, [sp, #4]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	dd39      	ble.n	800bd9a <_dtoa_r+0x47a>
 800bd26:	4b90      	ldr	r3, [pc, #576]	; (800bf68 <_dtoa_r+0x648>)
 800bd28:	2200      	movs	r2, #0
 800bd2a:	4640      	mov	r0, r8
 800bd2c:	4649      	mov	r1, r9
 800bd2e:	f7f4 fc83 	bl	8000638 <__aeabi_dmul>
 800bd32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd36:	9e01      	ldr	r6, [sp, #4]
 800bd38:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800bd3c:	3501      	adds	r5, #1
 800bd3e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd42:	4628      	mov	r0, r5
 800bd44:	f7f4 fc0e 	bl	8000564 <__aeabi_i2d>
 800bd48:	4642      	mov	r2, r8
 800bd4a:	464b      	mov	r3, r9
 800bd4c:	f7f4 fc74 	bl	8000638 <__aeabi_dmul>
 800bd50:	4b86      	ldr	r3, [pc, #536]	; (800bf6c <_dtoa_r+0x64c>)
 800bd52:	2200      	movs	r2, #0
 800bd54:	f7f4 faba 	bl	80002cc <__adddf3>
 800bd58:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bd5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd60:	9303      	str	r3, [sp, #12]
 800bd62:	2e00      	cmp	r6, #0
 800bd64:	d158      	bne.n	800be18 <_dtoa_r+0x4f8>
 800bd66:	4b82      	ldr	r3, [pc, #520]	; (800bf70 <_dtoa_r+0x650>)
 800bd68:	2200      	movs	r2, #0
 800bd6a:	4640      	mov	r0, r8
 800bd6c:	4649      	mov	r1, r9
 800bd6e:	f7f4 faab 	bl	80002c8 <__aeabi_dsub>
 800bd72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd76:	4680      	mov	r8, r0
 800bd78:	4689      	mov	r9, r1
 800bd7a:	f7f4 feed 	bl	8000b58 <__aeabi_dcmpgt>
 800bd7e:	2800      	cmp	r0, #0
 800bd80:	f040 8296 	bne.w	800c2b0 <_dtoa_r+0x990>
 800bd84:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bd88:	4640      	mov	r0, r8
 800bd8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd8e:	4649      	mov	r1, r9
 800bd90:	f7f4 fec4 	bl	8000b1c <__aeabi_dcmplt>
 800bd94:	2800      	cmp	r0, #0
 800bd96:	f040 8289 	bne.w	800c2ac <_dtoa_r+0x98c>
 800bd9a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bd9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f2c0 814e 	blt.w	800c042 <_dtoa_r+0x722>
 800bda6:	f1bb 0f0e 	cmp.w	fp, #14
 800bdaa:	f300 814a 	bgt.w	800c042 <_dtoa_r+0x722>
 800bdae:	4b6b      	ldr	r3, [pc, #428]	; (800bf5c <_dtoa_r+0x63c>)
 800bdb0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bdb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bdb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	f280 80dc 	bge.w	800bf78 <_dtoa_r+0x658>
 800bdc0:	9b04      	ldr	r3, [sp, #16]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	f300 80d8 	bgt.w	800bf78 <_dtoa_r+0x658>
 800bdc8:	f040 826f 	bne.w	800c2aa <_dtoa_r+0x98a>
 800bdcc:	4b68      	ldr	r3, [pc, #416]	; (800bf70 <_dtoa_r+0x650>)
 800bdce:	2200      	movs	r2, #0
 800bdd0:	4640      	mov	r0, r8
 800bdd2:	4649      	mov	r1, r9
 800bdd4:	f7f4 fc30 	bl	8000638 <__aeabi_dmul>
 800bdd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bddc:	f7f4 feb2 	bl	8000b44 <__aeabi_dcmpge>
 800bde0:	9e04      	ldr	r6, [sp, #16]
 800bde2:	4637      	mov	r7, r6
 800bde4:	2800      	cmp	r0, #0
 800bde6:	f040 8245 	bne.w	800c274 <_dtoa_r+0x954>
 800bdea:	9d00      	ldr	r5, [sp, #0]
 800bdec:	2331      	movs	r3, #49	; 0x31
 800bdee:	f805 3b01 	strb.w	r3, [r5], #1
 800bdf2:	f10b 0b01 	add.w	fp, fp, #1
 800bdf6:	e241      	b.n	800c27c <_dtoa_r+0x95c>
 800bdf8:	07f2      	lsls	r2, r6, #31
 800bdfa:	d505      	bpl.n	800be08 <_dtoa_r+0x4e8>
 800bdfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be00:	f7f4 fc1a 	bl	8000638 <__aeabi_dmul>
 800be04:	3501      	adds	r5, #1
 800be06:	2301      	movs	r3, #1
 800be08:	1076      	asrs	r6, r6, #1
 800be0a:	3708      	adds	r7, #8
 800be0c:	e773      	b.n	800bcf6 <_dtoa_r+0x3d6>
 800be0e:	2502      	movs	r5, #2
 800be10:	e775      	b.n	800bcfe <_dtoa_r+0x3de>
 800be12:	9e04      	ldr	r6, [sp, #16]
 800be14:	465f      	mov	r7, fp
 800be16:	e792      	b.n	800bd3e <_dtoa_r+0x41e>
 800be18:	9900      	ldr	r1, [sp, #0]
 800be1a:	4b50      	ldr	r3, [pc, #320]	; (800bf5c <_dtoa_r+0x63c>)
 800be1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be20:	4431      	add	r1, r6
 800be22:	9102      	str	r1, [sp, #8]
 800be24:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be26:	eeb0 9a47 	vmov.f32	s18, s14
 800be2a:	eef0 9a67 	vmov.f32	s19, s15
 800be2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be36:	2900      	cmp	r1, #0
 800be38:	d044      	beq.n	800bec4 <_dtoa_r+0x5a4>
 800be3a:	494e      	ldr	r1, [pc, #312]	; (800bf74 <_dtoa_r+0x654>)
 800be3c:	2000      	movs	r0, #0
 800be3e:	f7f4 fd25 	bl	800088c <__aeabi_ddiv>
 800be42:	ec53 2b19 	vmov	r2, r3, d9
 800be46:	f7f4 fa3f 	bl	80002c8 <__aeabi_dsub>
 800be4a:	9d00      	ldr	r5, [sp, #0]
 800be4c:	ec41 0b19 	vmov	d9, r0, r1
 800be50:	4649      	mov	r1, r9
 800be52:	4640      	mov	r0, r8
 800be54:	f7f4 fea0 	bl	8000b98 <__aeabi_d2iz>
 800be58:	4606      	mov	r6, r0
 800be5a:	f7f4 fb83 	bl	8000564 <__aeabi_i2d>
 800be5e:	4602      	mov	r2, r0
 800be60:	460b      	mov	r3, r1
 800be62:	4640      	mov	r0, r8
 800be64:	4649      	mov	r1, r9
 800be66:	f7f4 fa2f 	bl	80002c8 <__aeabi_dsub>
 800be6a:	3630      	adds	r6, #48	; 0x30
 800be6c:	f805 6b01 	strb.w	r6, [r5], #1
 800be70:	ec53 2b19 	vmov	r2, r3, d9
 800be74:	4680      	mov	r8, r0
 800be76:	4689      	mov	r9, r1
 800be78:	f7f4 fe50 	bl	8000b1c <__aeabi_dcmplt>
 800be7c:	2800      	cmp	r0, #0
 800be7e:	d164      	bne.n	800bf4a <_dtoa_r+0x62a>
 800be80:	4642      	mov	r2, r8
 800be82:	464b      	mov	r3, r9
 800be84:	4937      	ldr	r1, [pc, #220]	; (800bf64 <_dtoa_r+0x644>)
 800be86:	2000      	movs	r0, #0
 800be88:	f7f4 fa1e 	bl	80002c8 <__aeabi_dsub>
 800be8c:	ec53 2b19 	vmov	r2, r3, d9
 800be90:	f7f4 fe44 	bl	8000b1c <__aeabi_dcmplt>
 800be94:	2800      	cmp	r0, #0
 800be96:	f040 80b6 	bne.w	800c006 <_dtoa_r+0x6e6>
 800be9a:	9b02      	ldr	r3, [sp, #8]
 800be9c:	429d      	cmp	r5, r3
 800be9e:	f43f af7c 	beq.w	800bd9a <_dtoa_r+0x47a>
 800bea2:	4b31      	ldr	r3, [pc, #196]	; (800bf68 <_dtoa_r+0x648>)
 800bea4:	ec51 0b19 	vmov	r0, r1, d9
 800bea8:	2200      	movs	r2, #0
 800beaa:	f7f4 fbc5 	bl	8000638 <__aeabi_dmul>
 800beae:	4b2e      	ldr	r3, [pc, #184]	; (800bf68 <_dtoa_r+0x648>)
 800beb0:	ec41 0b19 	vmov	d9, r0, r1
 800beb4:	2200      	movs	r2, #0
 800beb6:	4640      	mov	r0, r8
 800beb8:	4649      	mov	r1, r9
 800beba:	f7f4 fbbd 	bl	8000638 <__aeabi_dmul>
 800bebe:	4680      	mov	r8, r0
 800bec0:	4689      	mov	r9, r1
 800bec2:	e7c5      	b.n	800be50 <_dtoa_r+0x530>
 800bec4:	ec51 0b17 	vmov	r0, r1, d7
 800bec8:	f7f4 fbb6 	bl	8000638 <__aeabi_dmul>
 800becc:	9b02      	ldr	r3, [sp, #8]
 800bece:	9d00      	ldr	r5, [sp, #0]
 800bed0:	930f      	str	r3, [sp, #60]	; 0x3c
 800bed2:	ec41 0b19 	vmov	d9, r0, r1
 800bed6:	4649      	mov	r1, r9
 800bed8:	4640      	mov	r0, r8
 800beda:	f7f4 fe5d 	bl	8000b98 <__aeabi_d2iz>
 800bede:	4606      	mov	r6, r0
 800bee0:	f7f4 fb40 	bl	8000564 <__aeabi_i2d>
 800bee4:	3630      	adds	r6, #48	; 0x30
 800bee6:	4602      	mov	r2, r0
 800bee8:	460b      	mov	r3, r1
 800beea:	4640      	mov	r0, r8
 800beec:	4649      	mov	r1, r9
 800beee:	f7f4 f9eb 	bl	80002c8 <__aeabi_dsub>
 800bef2:	f805 6b01 	strb.w	r6, [r5], #1
 800bef6:	9b02      	ldr	r3, [sp, #8]
 800bef8:	429d      	cmp	r5, r3
 800befa:	4680      	mov	r8, r0
 800befc:	4689      	mov	r9, r1
 800befe:	f04f 0200 	mov.w	r2, #0
 800bf02:	d124      	bne.n	800bf4e <_dtoa_r+0x62e>
 800bf04:	4b1b      	ldr	r3, [pc, #108]	; (800bf74 <_dtoa_r+0x654>)
 800bf06:	ec51 0b19 	vmov	r0, r1, d9
 800bf0a:	f7f4 f9df 	bl	80002cc <__adddf3>
 800bf0e:	4602      	mov	r2, r0
 800bf10:	460b      	mov	r3, r1
 800bf12:	4640      	mov	r0, r8
 800bf14:	4649      	mov	r1, r9
 800bf16:	f7f4 fe1f 	bl	8000b58 <__aeabi_dcmpgt>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d173      	bne.n	800c006 <_dtoa_r+0x6e6>
 800bf1e:	ec53 2b19 	vmov	r2, r3, d9
 800bf22:	4914      	ldr	r1, [pc, #80]	; (800bf74 <_dtoa_r+0x654>)
 800bf24:	2000      	movs	r0, #0
 800bf26:	f7f4 f9cf 	bl	80002c8 <__aeabi_dsub>
 800bf2a:	4602      	mov	r2, r0
 800bf2c:	460b      	mov	r3, r1
 800bf2e:	4640      	mov	r0, r8
 800bf30:	4649      	mov	r1, r9
 800bf32:	f7f4 fdf3 	bl	8000b1c <__aeabi_dcmplt>
 800bf36:	2800      	cmp	r0, #0
 800bf38:	f43f af2f 	beq.w	800bd9a <_dtoa_r+0x47a>
 800bf3c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bf3e:	1e6b      	subs	r3, r5, #1
 800bf40:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf46:	2b30      	cmp	r3, #48	; 0x30
 800bf48:	d0f8      	beq.n	800bf3c <_dtoa_r+0x61c>
 800bf4a:	46bb      	mov	fp, r7
 800bf4c:	e04a      	b.n	800bfe4 <_dtoa_r+0x6c4>
 800bf4e:	4b06      	ldr	r3, [pc, #24]	; (800bf68 <_dtoa_r+0x648>)
 800bf50:	f7f4 fb72 	bl	8000638 <__aeabi_dmul>
 800bf54:	4680      	mov	r8, r0
 800bf56:	4689      	mov	r9, r1
 800bf58:	e7bd      	b.n	800bed6 <_dtoa_r+0x5b6>
 800bf5a:	bf00      	nop
 800bf5c:	08010758 	.word	0x08010758
 800bf60:	08010730 	.word	0x08010730
 800bf64:	3ff00000 	.word	0x3ff00000
 800bf68:	40240000 	.word	0x40240000
 800bf6c:	401c0000 	.word	0x401c0000
 800bf70:	40140000 	.word	0x40140000
 800bf74:	3fe00000 	.word	0x3fe00000
 800bf78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bf7c:	9d00      	ldr	r5, [sp, #0]
 800bf7e:	4642      	mov	r2, r8
 800bf80:	464b      	mov	r3, r9
 800bf82:	4630      	mov	r0, r6
 800bf84:	4639      	mov	r1, r7
 800bf86:	f7f4 fc81 	bl	800088c <__aeabi_ddiv>
 800bf8a:	f7f4 fe05 	bl	8000b98 <__aeabi_d2iz>
 800bf8e:	9001      	str	r0, [sp, #4]
 800bf90:	f7f4 fae8 	bl	8000564 <__aeabi_i2d>
 800bf94:	4642      	mov	r2, r8
 800bf96:	464b      	mov	r3, r9
 800bf98:	f7f4 fb4e 	bl	8000638 <__aeabi_dmul>
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	460b      	mov	r3, r1
 800bfa0:	4630      	mov	r0, r6
 800bfa2:	4639      	mov	r1, r7
 800bfa4:	f7f4 f990 	bl	80002c8 <__aeabi_dsub>
 800bfa8:	9e01      	ldr	r6, [sp, #4]
 800bfaa:	9f04      	ldr	r7, [sp, #16]
 800bfac:	3630      	adds	r6, #48	; 0x30
 800bfae:	f805 6b01 	strb.w	r6, [r5], #1
 800bfb2:	9e00      	ldr	r6, [sp, #0]
 800bfb4:	1bae      	subs	r6, r5, r6
 800bfb6:	42b7      	cmp	r7, r6
 800bfb8:	4602      	mov	r2, r0
 800bfba:	460b      	mov	r3, r1
 800bfbc:	d134      	bne.n	800c028 <_dtoa_r+0x708>
 800bfbe:	f7f4 f985 	bl	80002cc <__adddf3>
 800bfc2:	4642      	mov	r2, r8
 800bfc4:	464b      	mov	r3, r9
 800bfc6:	4606      	mov	r6, r0
 800bfc8:	460f      	mov	r7, r1
 800bfca:	f7f4 fdc5 	bl	8000b58 <__aeabi_dcmpgt>
 800bfce:	b9c8      	cbnz	r0, 800c004 <_dtoa_r+0x6e4>
 800bfd0:	4642      	mov	r2, r8
 800bfd2:	464b      	mov	r3, r9
 800bfd4:	4630      	mov	r0, r6
 800bfd6:	4639      	mov	r1, r7
 800bfd8:	f7f4 fd96 	bl	8000b08 <__aeabi_dcmpeq>
 800bfdc:	b110      	cbz	r0, 800bfe4 <_dtoa_r+0x6c4>
 800bfde:	9b01      	ldr	r3, [sp, #4]
 800bfe0:	07db      	lsls	r3, r3, #31
 800bfe2:	d40f      	bmi.n	800c004 <_dtoa_r+0x6e4>
 800bfe4:	4651      	mov	r1, sl
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	f001 fa70 	bl	800d4cc <_Bfree>
 800bfec:	2300      	movs	r3, #0
 800bfee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bff0:	702b      	strb	r3, [r5, #0]
 800bff2:	f10b 0301 	add.w	r3, fp, #1
 800bff6:	6013      	str	r3, [r2, #0]
 800bff8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	f43f ace2 	beq.w	800b9c4 <_dtoa_r+0xa4>
 800c000:	601d      	str	r5, [r3, #0]
 800c002:	e4df      	b.n	800b9c4 <_dtoa_r+0xa4>
 800c004:	465f      	mov	r7, fp
 800c006:	462b      	mov	r3, r5
 800c008:	461d      	mov	r5, r3
 800c00a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c00e:	2a39      	cmp	r2, #57	; 0x39
 800c010:	d106      	bne.n	800c020 <_dtoa_r+0x700>
 800c012:	9a00      	ldr	r2, [sp, #0]
 800c014:	429a      	cmp	r2, r3
 800c016:	d1f7      	bne.n	800c008 <_dtoa_r+0x6e8>
 800c018:	9900      	ldr	r1, [sp, #0]
 800c01a:	2230      	movs	r2, #48	; 0x30
 800c01c:	3701      	adds	r7, #1
 800c01e:	700a      	strb	r2, [r1, #0]
 800c020:	781a      	ldrb	r2, [r3, #0]
 800c022:	3201      	adds	r2, #1
 800c024:	701a      	strb	r2, [r3, #0]
 800c026:	e790      	b.n	800bf4a <_dtoa_r+0x62a>
 800c028:	4ba3      	ldr	r3, [pc, #652]	; (800c2b8 <_dtoa_r+0x998>)
 800c02a:	2200      	movs	r2, #0
 800c02c:	f7f4 fb04 	bl	8000638 <__aeabi_dmul>
 800c030:	2200      	movs	r2, #0
 800c032:	2300      	movs	r3, #0
 800c034:	4606      	mov	r6, r0
 800c036:	460f      	mov	r7, r1
 800c038:	f7f4 fd66 	bl	8000b08 <__aeabi_dcmpeq>
 800c03c:	2800      	cmp	r0, #0
 800c03e:	d09e      	beq.n	800bf7e <_dtoa_r+0x65e>
 800c040:	e7d0      	b.n	800bfe4 <_dtoa_r+0x6c4>
 800c042:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c044:	2a00      	cmp	r2, #0
 800c046:	f000 80ca 	beq.w	800c1de <_dtoa_r+0x8be>
 800c04a:	9a07      	ldr	r2, [sp, #28]
 800c04c:	2a01      	cmp	r2, #1
 800c04e:	f300 80ad 	bgt.w	800c1ac <_dtoa_r+0x88c>
 800c052:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c054:	2a00      	cmp	r2, #0
 800c056:	f000 80a5 	beq.w	800c1a4 <_dtoa_r+0x884>
 800c05a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c05e:	9e08      	ldr	r6, [sp, #32]
 800c060:	9d05      	ldr	r5, [sp, #20]
 800c062:	9a05      	ldr	r2, [sp, #20]
 800c064:	441a      	add	r2, r3
 800c066:	9205      	str	r2, [sp, #20]
 800c068:	9a06      	ldr	r2, [sp, #24]
 800c06a:	2101      	movs	r1, #1
 800c06c:	441a      	add	r2, r3
 800c06e:	4620      	mov	r0, r4
 800c070:	9206      	str	r2, [sp, #24]
 800c072:	f001 fae1 	bl	800d638 <__i2b>
 800c076:	4607      	mov	r7, r0
 800c078:	b165      	cbz	r5, 800c094 <_dtoa_r+0x774>
 800c07a:	9b06      	ldr	r3, [sp, #24]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	dd09      	ble.n	800c094 <_dtoa_r+0x774>
 800c080:	42ab      	cmp	r3, r5
 800c082:	9a05      	ldr	r2, [sp, #20]
 800c084:	bfa8      	it	ge
 800c086:	462b      	movge	r3, r5
 800c088:	1ad2      	subs	r2, r2, r3
 800c08a:	9205      	str	r2, [sp, #20]
 800c08c:	9a06      	ldr	r2, [sp, #24]
 800c08e:	1aed      	subs	r5, r5, r3
 800c090:	1ad3      	subs	r3, r2, r3
 800c092:	9306      	str	r3, [sp, #24]
 800c094:	9b08      	ldr	r3, [sp, #32]
 800c096:	b1f3      	cbz	r3, 800c0d6 <_dtoa_r+0x7b6>
 800c098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	f000 80a3 	beq.w	800c1e6 <_dtoa_r+0x8c6>
 800c0a0:	2e00      	cmp	r6, #0
 800c0a2:	dd10      	ble.n	800c0c6 <_dtoa_r+0x7a6>
 800c0a4:	4639      	mov	r1, r7
 800c0a6:	4632      	mov	r2, r6
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	f001 fb85 	bl	800d7b8 <__pow5mult>
 800c0ae:	4652      	mov	r2, sl
 800c0b0:	4601      	mov	r1, r0
 800c0b2:	4607      	mov	r7, r0
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	f001 fad5 	bl	800d664 <__multiply>
 800c0ba:	4651      	mov	r1, sl
 800c0bc:	4680      	mov	r8, r0
 800c0be:	4620      	mov	r0, r4
 800c0c0:	f001 fa04 	bl	800d4cc <_Bfree>
 800c0c4:	46c2      	mov	sl, r8
 800c0c6:	9b08      	ldr	r3, [sp, #32]
 800c0c8:	1b9a      	subs	r2, r3, r6
 800c0ca:	d004      	beq.n	800c0d6 <_dtoa_r+0x7b6>
 800c0cc:	4651      	mov	r1, sl
 800c0ce:	4620      	mov	r0, r4
 800c0d0:	f001 fb72 	bl	800d7b8 <__pow5mult>
 800c0d4:	4682      	mov	sl, r0
 800c0d6:	2101      	movs	r1, #1
 800c0d8:	4620      	mov	r0, r4
 800c0da:	f001 faad 	bl	800d638 <__i2b>
 800c0de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	4606      	mov	r6, r0
 800c0e4:	f340 8081 	ble.w	800c1ea <_dtoa_r+0x8ca>
 800c0e8:	461a      	mov	r2, r3
 800c0ea:	4601      	mov	r1, r0
 800c0ec:	4620      	mov	r0, r4
 800c0ee:	f001 fb63 	bl	800d7b8 <__pow5mult>
 800c0f2:	9b07      	ldr	r3, [sp, #28]
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	4606      	mov	r6, r0
 800c0f8:	dd7a      	ble.n	800c1f0 <_dtoa_r+0x8d0>
 800c0fa:	f04f 0800 	mov.w	r8, #0
 800c0fe:	6933      	ldr	r3, [r6, #16]
 800c100:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c104:	6918      	ldr	r0, [r3, #16]
 800c106:	f001 fa49 	bl	800d59c <__hi0bits>
 800c10a:	f1c0 0020 	rsb	r0, r0, #32
 800c10e:	9b06      	ldr	r3, [sp, #24]
 800c110:	4418      	add	r0, r3
 800c112:	f010 001f 	ands.w	r0, r0, #31
 800c116:	f000 8094 	beq.w	800c242 <_dtoa_r+0x922>
 800c11a:	f1c0 0320 	rsb	r3, r0, #32
 800c11e:	2b04      	cmp	r3, #4
 800c120:	f340 8085 	ble.w	800c22e <_dtoa_r+0x90e>
 800c124:	9b05      	ldr	r3, [sp, #20]
 800c126:	f1c0 001c 	rsb	r0, r0, #28
 800c12a:	4403      	add	r3, r0
 800c12c:	9305      	str	r3, [sp, #20]
 800c12e:	9b06      	ldr	r3, [sp, #24]
 800c130:	4403      	add	r3, r0
 800c132:	4405      	add	r5, r0
 800c134:	9306      	str	r3, [sp, #24]
 800c136:	9b05      	ldr	r3, [sp, #20]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	dd05      	ble.n	800c148 <_dtoa_r+0x828>
 800c13c:	4651      	mov	r1, sl
 800c13e:	461a      	mov	r2, r3
 800c140:	4620      	mov	r0, r4
 800c142:	f001 fb93 	bl	800d86c <__lshift>
 800c146:	4682      	mov	sl, r0
 800c148:	9b06      	ldr	r3, [sp, #24]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	dd05      	ble.n	800c15a <_dtoa_r+0x83a>
 800c14e:	4631      	mov	r1, r6
 800c150:	461a      	mov	r2, r3
 800c152:	4620      	mov	r0, r4
 800c154:	f001 fb8a 	bl	800d86c <__lshift>
 800c158:	4606      	mov	r6, r0
 800c15a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d072      	beq.n	800c246 <_dtoa_r+0x926>
 800c160:	4631      	mov	r1, r6
 800c162:	4650      	mov	r0, sl
 800c164:	f001 fbee 	bl	800d944 <__mcmp>
 800c168:	2800      	cmp	r0, #0
 800c16a:	da6c      	bge.n	800c246 <_dtoa_r+0x926>
 800c16c:	2300      	movs	r3, #0
 800c16e:	4651      	mov	r1, sl
 800c170:	220a      	movs	r2, #10
 800c172:	4620      	mov	r0, r4
 800c174:	f001 f9cc 	bl	800d510 <__multadd>
 800c178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c17a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c17e:	4682      	mov	sl, r0
 800c180:	2b00      	cmp	r3, #0
 800c182:	f000 81b0 	beq.w	800c4e6 <_dtoa_r+0xbc6>
 800c186:	2300      	movs	r3, #0
 800c188:	4639      	mov	r1, r7
 800c18a:	220a      	movs	r2, #10
 800c18c:	4620      	mov	r0, r4
 800c18e:	f001 f9bf 	bl	800d510 <__multadd>
 800c192:	9b01      	ldr	r3, [sp, #4]
 800c194:	2b00      	cmp	r3, #0
 800c196:	4607      	mov	r7, r0
 800c198:	f300 8096 	bgt.w	800c2c8 <_dtoa_r+0x9a8>
 800c19c:	9b07      	ldr	r3, [sp, #28]
 800c19e:	2b02      	cmp	r3, #2
 800c1a0:	dc59      	bgt.n	800c256 <_dtoa_r+0x936>
 800c1a2:	e091      	b.n	800c2c8 <_dtoa_r+0x9a8>
 800c1a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c1a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c1aa:	e758      	b.n	800c05e <_dtoa_r+0x73e>
 800c1ac:	9b04      	ldr	r3, [sp, #16]
 800c1ae:	1e5e      	subs	r6, r3, #1
 800c1b0:	9b08      	ldr	r3, [sp, #32]
 800c1b2:	42b3      	cmp	r3, r6
 800c1b4:	bfbf      	itttt	lt
 800c1b6:	9b08      	ldrlt	r3, [sp, #32]
 800c1b8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c1ba:	9608      	strlt	r6, [sp, #32]
 800c1bc:	1af3      	sublt	r3, r6, r3
 800c1be:	bfb4      	ite	lt
 800c1c0:	18d2      	addlt	r2, r2, r3
 800c1c2:	1b9e      	subge	r6, r3, r6
 800c1c4:	9b04      	ldr	r3, [sp, #16]
 800c1c6:	bfbc      	itt	lt
 800c1c8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c1ca:	2600      	movlt	r6, #0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	bfb7      	itett	lt
 800c1d0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c1d4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c1d8:	1a9d      	sublt	r5, r3, r2
 800c1da:	2300      	movlt	r3, #0
 800c1dc:	e741      	b.n	800c062 <_dtoa_r+0x742>
 800c1de:	9e08      	ldr	r6, [sp, #32]
 800c1e0:	9d05      	ldr	r5, [sp, #20]
 800c1e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c1e4:	e748      	b.n	800c078 <_dtoa_r+0x758>
 800c1e6:	9a08      	ldr	r2, [sp, #32]
 800c1e8:	e770      	b.n	800c0cc <_dtoa_r+0x7ac>
 800c1ea:	9b07      	ldr	r3, [sp, #28]
 800c1ec:	2b01      	cmp	r3, #1
 800c1ee:	dc19      	bgt.n	800c224 <_dtoa_r+0x904>
 800c1f0:	9b02      	ldr	r3, [sp, #8]
 800c1f2:	b9bb      	cbnz	r3, 800c224 <_dtoa_r+0x904>
 800c1f4:	9b03      	ldr	r3, [sp, #12]
 800c1f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1fa:	b99b      	cbnz	r3, 800c224 <_dtoa_r+0x904>
 800c1fc:	9b03      	ldr	r3, [sp, #12]
 800c1fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c202:	0d1b      	lsrs	r3, r3, #20
 800c204:	051b      	lsls	r3, r3, #20
 800c206:	b183      	cbz	r3, 800c22a <_dtoa_r+0x90a>
 800c208:	9b05      	ldr	r3, [sp, #20]
 800c20a:	3301      	adds	r3, #1
 800c20c:	9305      	str	r3, [sp, #20]
 800c20e:	9b06      	ldr	r3, [sp, #24]
 800c210:	3301      	adds	r3, #1
 800c212:	9306      	str	r3, [sp, #24]
 800c214:	f04f 0801 	mov.w	r8, #1
 800c218:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	f47f af6f 	bne.w	800c0fe <_dtoa_r+0x7de>
 800c220:	2001      	movs	r0, #1
 800c222:	e774      	b.n	800c10e <_dtoa_r+0x7ee>
 800c224:	f04f 0800 	mov.w	r8, #0
 800c228:	e7f6      	b.n	800c218 <_dtoa_r+0x8f8>
 800c22a:	4698      	mov	r8, r3
 800c22c:	e7f4      	b.n	800c218 <_dtoa_r+0x8f8>
 800c22e:	d082      	beq.n	800c136 <_dtoa_r+0x816>
 800c230:	9a05      	ldr	r2, [sp, #20]
 800c232:	331c      	adds	r3, #28
 800c234:	441a      	add	r2, r3
 800c236:	9205      	str	r2, [sp, #20]
 800c238:	9a06      	ldr	r2, [sp, #24]
 800c23a:	441a      	add	r2, r3
 800c23c:	441d      	add	r5, r3
 800c23e:	9206      	str	r2, [sp, #24]
 800c240:	e779      	b.n	800c136 <_dtoa_r+0x816>
 800c242:	4603      	mov	r3, r0
 800c244:	e7f4      	b.n	800c230 <_dtoa_r+0x910>
 800c246:	9b04      	ldr	r3, [sp, #16]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	dc37      	bgt.n	800c2bc <_dtoa_r+0x99c>
 800c24c:	9b07      	ldr	r3, [sp, #28]
 800c24e:	2b02      	cmp	r3, #2
 800c250:	dd34      	ble.n	800c2bc <_dtoa_r+0x99c>
 800c252:	9b04      	ldr	r3, [sp, #16]
 800c254:	9301      	str	r3, [sp, #4]
 800c256:	9b01      	ldr	r3, [sp, #4]
 800c258:	b963      	cbnz	r3, 800c274 <_dtoa_r+0x954>
 800c25a:	4631      	mov	r1, r6
 800c25c:	2205      	movs	r2, #5
 800c25e:	4620      	mov	r0, r4
 800c260:	f001 f956 	bl	800d510 <__multadd>
 800c264:	4601      	mov	r1, r0
 800c266:	4606      	mov	r6, r0
 800c268:	4650      	mov	r0, sl
 800c26a:	f001 fb6b 	bl	800d944 <__mcmp>
 800c26e:	2800      	cmp	r0, #0
 800c270:	f73f adbb 	bgt.w	800bdea <_dtoa_r+0x4ca>
 800c274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c276:	9d00      	ldr	r5, [sp, #0]
 800c278:	ea6f 0b03 	mvn.w	fp, r3
 800c27c:	f04f 0800 	mov.w	r8, #0
 800c280:	4631      	mov	r1, r6
 800c282:	4620      	mov	r0, r4
 800c284:	f001 f922 	bl	800d4cc <_Bfree>
 800c288:	2f00      	cmp	r7, #0
 800c28a:	f43f aeab 	beq.w	800bfe4 <_dtoa_r+0x6c4>
 800c28e:	f1b8 0f00 	cmp.w	r8, #0
 800c292:	d005      	beq.n	800c2a0 <_dtoa_r+0x980>
 800c294:	45b8      	cmp	r8, r7
 800c296:	d003      	beq.n	800c2a0 <_dtoa_r+0x980>
 800c298:	4641      	mov	r1, r8
 800c29a:	4620      	mov	r0, r4
 800c29c:	f001 f916 	bl	800d4cc <_Bfree>
 800c2a0:	4639      	mov	r1, r7
 800c2a2:	4620      	mov	r0, r4
 800c2a4:	f001 f912 	bl	800d4cc <_Bfree>
 800c2a8:	e69c      	b.n	800bfe4 <_dtoa_r+0x6c4>
 800c2aa:	2600      	movs	r6, #0
 800c2ac:	4637      	mov	r7, r6
 800c2ae:	e7e1      	b.n	800c274 <_dtoa_r+0x954>
 800c2b0:	46bb      	mov	fp, r7
 800c2b2:	4637      	mov	r7, r6
 800c2b4:	e599      	b.n	800bdea <_dtoa_r+0x4ca>
 800c2b6:	bf00      	nop
 800c2b8:	40240000 	.word	0x40240000
 800c2bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	f000 80c8 	beq.w	800c454 <_dtoa_r+0xb34>
 800c2c4:	9b04      	ldr	r3, [sp, #16]
 800c2c6:	9301      	str	r3, [sp, #4]
 800c2c8:	2d00      	cmp	r5, #0
 800c2ca:	dd05      	ble.n	800c2d8 <_dtoa_r+0x9b8>
 800c2cc:	4639      	mov	r1, r7
 800c2ce:	462a      	mov	r2, r5
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	f001 facb 	bl	800d86c <__lshift>
 800c2d6:	4607      	mov	r7, r0
 800c2d8:	f1b8 0f00 	cmp.w	r8, #0
 800c2dc:	d05b      	beq.n	800c396 <_dtoa_r+0xa76>
 800c2de:	6879      	ldr	r1, [r7, #4]
 800c2e0:	4620      	mov	r0, r4
 800c2e2:	f001 f8b3 	bl	800d44c <_Balloc>
 800c2e6:	4605      	mov	r5, r0
 800c2e8:	b928      	cbnz	r0, 800c2f6 <_dtoa_r+0x9d6>
 800c2ea:	4b83      	ldr	r3, [pc, #524]	; (800c4f8 <_dtoa_r+0xbd8>)
 800c2ec:	4602      	mov	r2, r0
 800c2ee:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c2f2:	f7ff bb2e 	b.w	800b952 <_dtoa_r+0x32>
 800c2f6:	693a      	ldr	r2, [r7, #16]
 800c2f8:	3202      	adds	r2, #2
 800c2fa:	0092      	lsls	r2, r2, #2
 800c2fc:	f107 010c 	add.w	r1, r7, #12
 800c300:	300c      	adds	r0, #12
 800c302:	f001 fed7 	bl	800e0b4 <memcpy>
 800c306:	2201      	movs	r2, #1
 800c308:	4629      	mov	r1, r5
 800c30a:	4620      	mov	r0, r4
 800c30c:	f001 faae 	bl	800d86c <__lshift>
 800c310:	9b00      	ldr	r3, [sp, #0]
 800c312:	3301      	adds	r3, #1
 800c314:	9304      	str	r3, [sp, #16]
 800c316:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c31a:	4413      	add	r3, r2
 800c31c:	9308      	str	r3, [sp, #32]
 800c31e:	9b02      	ldr	r3, [sp, #8]
 800c320:	f003 0301 	and.w	r3, r3, #1
 800c324:	46b8      	mov	r8, r7
 800c326:	9306      	str	r3, [sp, #24]
 800c328:	4607      	mov	r7, r0
 800c32a:	9b04      	ldr	r3, [sp, #16]
 800c32c:	4631      	mov	r1, r6
 800c32e:	3b01      	subs	r3, #1
 800c330:	4650      	mov	r0, sl
 800c332:	9301      	str	r3, [sp, #4]
 800c334:	f7ff fa6a 	bl	800b80c <quorem>
 800c338:	4641      	mov	r1, r8
 800c33a:	9002      	str	r0, [sp, #8]
 800c33c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c340:	4650      	mov	r0, sl
 800c342:	f001 faff 	bl	800d944 <__mcmp>
 800c346:	463a      	mov	r2, r7
 800c348:	9005      	str	r0, [sp, #20]
 800c34a:	4631      	mov	r1, r6
 800c34c:	4620      	mov	r0, r4
 800c34e:	f001 fb15 	bl	800d97c <__mdiff>
 800c352:	68c2      	ldr	r2, [r0, #12]
 800c354:	4605      	mov	r5, r0
 800c356:	bb02      	cbnz	r2, 800c39a <_dtoa_r+0xa7a>
 800c358:	4601      	mov	r1, r0
 800c35a:	4650      	mov	r0, sl
 800c35c:	f001 faf2 	bl	800d944 <__mcmp>
 800c360:	4602      	mov	r2, r0
 800c362:	4629      	mov	r1, r5
 800c364:	4620      	mov	r0, r4
 800c366:	9209      	str	r2, [sp, #36]	; 0x24
 800c368:	f001 f8b0 	bl	800d4cc <_Bfree>
 800c36c:	9b07      	ldr	r3, [sp, #28]
 800c36e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c370:	9d04      	ldr	r5, [sp, #16]
 800c372:	ea43 0102 	orr.w	r1, r3, r2
 800c376:	9b06      	ldr	r3, [sp, #24]
 800c378:	4319      	orrs	r1, r3
 800c37a:	d110      	bne.n	800c39e <_dtoa_r+0xa7e>
 800c37c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c380:	d029      	beq.n	800c3d6 <_dtoa_r+0xab6>
 800c382:	9b05      	ldr	r3, [sp, #20]
 800c384:	2b00      	cmp	r3, #0
 800c386:	dd02      	ble.n	800c38e <_dtoa_r+0xa6e>
 800c388:	9b02      	ldr	r3, [sp, #8]
 800c38a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c38e:	9b01      	ldr	r3, [sp, #4]
 800c390:	f883 9000 	strb.w	r9, [r3]
 800c394:	e774      	b.n	800c280 <_dtoa_r+0x960>
 800c396:	4638      	mov	r0, r7
 800c398:	e7ba      	b.n	800c310 <_dtoa_r+0x9f0>
 800c39a:	2201      	movs	r2, #1
 800c39c:	e7e1      	b.n	800c362 <_dtoa_r+0xa42>
 800c39e:	9b05      	ldr	r3, [sp, #20]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	db04      	blt.n	800c3ae <_dtoa_r+0xa8e>
 800c3a4:	9907      	ldr	r1, [sp, #28]
 800c3a6:	430b      	orrs	r3, r1
 800c3a8:	9906      	ldr	r1, [sp, #24]
 800c3aa:	430b      	orrs	r3, r1
 800c3ac:	d120      	bne.n	800c3f0 <_dtoa_r+0xad0>
 800c3ae:	2a00      	cmp	r2, #0
 800c3b0:	dded      	ble.n	800c38e <_dtoa_r+0xa6e>
 800c3b2:	4651      	mov	r1, sl
 800c3b4:	2201      	movs	r2, #1
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	f001 fa58 	bl	800d86c <__lshift>
 800c3bc:	4631      	mov	r1, r6
 800c3be:	4682      	mov	sl, r0
 800c3c0:	f001 fac0 	bl	800d944 <__mcmp>
 800c3c4:	2800      	cmp	r0, #0
 800c3c6:	dc03      	bgt.n	800c3d0 <_dtoa_r+0xab0>
 800c3c8:	d1e1      	bne.n	800c38e <_dtoa_r+0xa6e>
 800c3ca:	f019 0f01 	tst.w	r9, #1
 800c3ce:	d0de      	beq.n	800c38e <_dtoa_r+0xa6e>
 800c3d0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3d4:	d1d8      	bne.n	800c388 <_dtoa_r+0xa68>
 800c3d6:	9a01      	ldr	r2, [sp, #4]
 800c3d8:	2339      	movs	r3, #57	; 0x39
 800c3da:	7013      	strb	r3, [r2, #0]
 800c3dc:	462b      	mov	r3, r5
 800c3de:	461d      	mov	r5, r3
 800c3e0:	3b01      	subs	r3, #1
 800c3e2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c3e6:	2a39      	cmp	r2, #57	; 0x39
 800c3e8:	d06c      	beq.n	800c4c4 <_dtoa_r+0xba4>
 800c3ea:	3201      	adds	r2, #1
 800c3ec:	701a      	strb	r2, [r3, #0]
 800c3ee:	e747      	b.n	800c280 <_dtoa_r+0x960>
 800c3f0:	2a00      	cmp	r2, #0
 800c3f2:	dd07      	ble.n	800c404 <_dtoa_r+0xae4>
 800c3f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3f8:	d0ed      	beq.n	800c3d6 <_dtoa_r+0xab6>
 800c3fa:	9a01      	ldr	r2, [sp, #4]
 800c3fc:	f109 0301 	add.w	r3, r9, #1
 800c400:	7013      	strb	r3, [r2, #0]
 800c402:	e73d      	b.n	800c280 <_dtoa_r+0x960>
 800c404:	9b04      	ldr	r3, [sp, #16]
 800c406:	9a08      	ldr	r2, [sp, #32]
 800c408:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d043      	beq.n	800c498 <_dtoa_r+0xb78>
 800c410:	4651      	mov	r1, sl
 800c412:	2300      	movs	r3, #0
 800c414:	220a      	movs	r2, #10
 800c416:	4620      	mov	r0, r4
 800c418:	f001 f87a 	bl	800d510 <__multadd>
 800c41c:	45b8      	cmp	r8, r7
 800c41e:	4682      	mov	sl, r0
 800c420:	f04f 0300 	mov.w	r3, #0
 800c424:	f04f 020a 	mov.w	r2, #10
 800c428:	4641      	mov	r1, r8
 800c42a:	4620      	mov	r0, r4
 800c42c:	d107      	bne.n	800c43e <_dtoa_r+0xb1e>
 800c42e:	f001 f86f 	bl	800d510 <__multadd>
 800c432:	4680      	mov	r8, r0
 800c434:	4607      	mov	r7, r0
 800c436:	9b04      	ldr	r3, [sp, #16]
 800c438:	3301      	adds	r3, #1
 800c43a:	9304      	str	r3, [sp, #16]
 800c43c:	e775      	b.n	800c32a <_dtoa_r+0xa0a>
 800c43e:	f001 f867 	bl	800d510 <__multadd>
 800c442:	4639      	mov	r1, r7
 800c444:	4680      	mov	r8, r0
 800c446:	2300      	movs	r3, #0
 800c448:	220a      	movs	r2, #10
 800c44a:	4620      	mov	r0, r4
 800c44c:	f001 f860 	bl	800d510 <__multadd>
 800c450:	4607      	mov	r7, r0
 800c452:	e7f0      	b.n	800c436 <_dtoa_r+0xb16>
 800c454:	9b04      	ldr	r3, [sp, #16]
 800c456:	9301      	str	r3, [sp, #4]
 800c458:	9d00      	ldr	r5, [sp, #0]
 800c45a:	4631      	mov	r1, r6
 800c45c:	4650      	mov	r0, sl
 800c45e:	f7ff f9d5 	bl	800b80c <quorem>
 800c462:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c466:	9b00      	ldr	r3, [sp, #0]
 800c468:	f805 9b01 	strb.w	r9, [r5], #1
 800c46c:	1aea      	subs	r2, r5, r3
 800c46e:	9b01      	ldr	r3, [sp, #4]
 800c470:	4293      	cmp	r3, r2
 800c472:	dd07      	ble.n	800c484 <_dtoa_r+0xb64>
 800c474:	4651      	mov	r1, sl
 800c476:	2300      	movs	r3, #0
 800c478:	220a      	movs	r2, #10
 800c47a:	4620      	mov	r0, r4
 800c47c:	f001 f848 	bl	800d510 <__multadd>
 800c480:	4682      	mov	sl, r0
 800c482:	e7ea      	b.n	800c45a <_dtoa_r+0xb3a>
 800c484:	9b01      	ldr	r3, [sp, #4]
 800c486:	2b00      	cmp	r3, #0
 800c488:	bfc8      	it	gt
 800c48a:	461d      	movgt	r5, r3
 800c48c:	9b00      	ldr	r3, [sp, #0]
 800c48e:	bfd8      	it	le
 800c490:	2501      	movle	r5, #1
 800c492:	441d      	add	r5, r3
 800c494:	f04f 0800 	mov.w	r8, #0
 800c498:	4651      	mov	r1, sl
 800c49a:	2201      	movs	r2, #1
 800c49c:	4620      	mov	r0, r4
 800c49e:	f001 f9e5 	bl	800d86c <__lshift>
 800c4a2:	4631      	mov	r1, r6
 800c4a4:	4682      	mov	sl, r0
 800c4a6:	f001 fa4d 	bl	800d944 <__mcmp>
 800c4aa:	2800      	cmp	r0, #0
 800c4ac:	dc96      	bgt.n	800c3dc <_dtoa_r+0xabc>
 800c4ae:	d102      	bne.n	800c4b6 <_dtoa_r+0xb96>
 800c4b0:	f019 0f01 	tst.w	r9, #1
 800c4b4:	d192      	bne.n	800c3dc <_dtoa_r+0xabc>
 800c4b6:	462b      	mov	r3, r5
 800c4b8:	461d      	mov	r5, r3
 800c4ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4be:	2a30      	cmp	r2, #48	; 0x30
 800c4c0:	d0fa      	beq.n	800c4b8 <_dtoa_r+0xb98>
 800c4c2:	e6dd      	b.n	800c280 <_dtoa_r+0x960>
 800c4c4:	9a00      	ldr	r2, [sp, #0]
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d189      	bne.n	800c3de <_dtoa_r+0xabe>
 800c4ca:	f10b 0b01 	add.w	fp, fp, #1
 800c4ce:	2331      	movs	r3, #49	; 0x31
 800c4d0:	e796      	b.n	800c400 <_dtoa_r+0xae0>
 800c4d2:	4b0a      	ldr	r3, [pc, #40]	; (800c4fc <_dtoa_r+0xbdc>)
 800c4d4:	f7ff ba99 	b.w	800ba0a <_dtoa_r+0xea>
 800c4d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	f47f aa6d 	bne.w	800b9ba <_dtoa_r+0x9a>
 800c4e0:	4b07      	ldr	r3, [pc, #28]	; (800c500 <_dtoa_r+0xbe0>)
 800c4e2:	f7ff ba92 	b.w	800ba0a <_dtoa_r+0xea>
 800c4e6:	9b01      	ldr	r3, [sp, #4]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	dcb5      	bgt.n	800c458 <_dtoa_r+0xb38>
 800c4ec:	9b07      	ldr	r3, [sp, #28]
 800c4ee:	2b02      	cmp	r3, #2
 800c4f0:	f73f aeb1 	bgt.w	800c256 <_dtoa_r+0x936>
 800c4f4:	e7b0      	b.n	800c458 <_dtoa_r+0xb38>
 800c4f6:	bf00      	nop
 800c4f8:	08010696 	.word	0x08010696
 800c4fc:	080106ce 	.word	0x080106ce
 800c500:	0801061a 	.word	0x0801061a

0800c504 <_free_r>:
 800c504:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c506:	2900      	cmp	r1, #0
 800c508:	d044      	beq.n	800c594 <_free_r+0x90>
 800c50a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c50e:	9001      	str	r0, [sp, #4]
 800c510:	2b00      	cmp	r3, #0
 800c512:	f1a1 0404 	sub.w	r4, r1, #4
 800c516:	bfb8      	it	lt
 800c518:	18e4      	addlt	r4, r4, r3
 800c51a:	f000 ff8b 	bl	800d434 <__malloc_lock>
 800c51e:	4a1e      	ldr	r2, [pc, #120]	; (800c598 <_free_r+0x94>)
 800c520:	9801      	ldr	r0, [sp, #4]
 800c522:	6813      	ldr	r3, [r2, #0]
 800c524:	b933      	cbnz	r3, 800c534 <_free_r+0x30>
 800c526:	6063      	str	r3, [r4, #4]
 800c528:	6014      	str	r4, [r2, #0]
 800c52a:	b003      	add	sp, #12
 800c52c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c530:	f000 bf86 	b.w	800d440 <__malloc_unlock>
 800c534:	42a3      	cmp	r3, r4
 800c536:	d908      	bls.n	800c54a <_free_r+0x46>
 800c538:	6825      	ldr	r5, [r4, #0]
 800c53a:	1961      	adds	r1, r4, r5
 800c53c:	428b      	cmp	r3, r1
 800c53e:	bf01      	itttt	eq
 800c540:	6819      	ldreq	r1, [r3, #0]
 800c542:	685b      	ldreq	r3, [r3, #4]
 800c544:	1949      	addeq	r1, r1, r5
 800c546:	6021      	streq	r1, [r4, #0]
 800c548:	e7ed      	b.n	800c526 <_free_r+0x22>
 800c54a:	461a      	mov	r2, r3
 800c54c:	685b      	ldr	r3, [r3, #4]
 800c54e:	b10b      	cbz	r3, 800c554 <_free_r+0x50>
 800c550:	42a3      	cmp	r3, r4
 800c552:	d9fa      	bls.n	800c54a <_free_r+0x46>
 800c554:	6811      	ldr	r1, [r2, #0]
 800c556:	1855      	adds	r5, r2, r1
 800c558:	42a5      	cmp	r5, r4
 800c55a:	d10b      	bne.n	800c574 <_free_r+0x70>
 800c55c:	6824      	ldr	r4, [r4, #0]
 800c55e:	4421      	add	r1, r4
 800c560:	1854      	adds	r4, r2, r1
 800c562:	42a3      	cmp	r3, r4
 800c564:	6011      	str	r1, [r2, #0]
 800c566:	d1e0      	bne.n	800c52a <_free_r+0x26>
 800c568:	681c      	ldr	r4, [r3, #0]
 800c56a:	685b      	ldr	r3, [r3, #4]
 800c56c:	6053      	str	r3, [r2, #4]
 800c56e:	440c      	add	r4, r1
 800c570:	6014      	str	r4, [r2, #0]
 800c572:	e7da      	b.n	800c52a <_free_r+0x26>
 800c574:	d902      	bls.n	800c57c <_free_r+0x78>
 800c576:	230c      	movs	r3, #12
 800c578:	6003      	str	r3, [r0, #0]
 800c57a:	e7d6      	b.n	800c52a <_free_r+0x26>
 800c57c:	6825      	ldr	r5, [r4, #0]
 800c57e:	1961      	adds	r1, r4, r5
 800c580:	428b      	cmp	r3, r1
 800c582:	bf04      	itt	eq
 800c584:	6819      	ldreq	r1, [r3, #0]
 800c586:	685b      	ldreq	r3, [r3, #4]
 800c588:	6063      	str	r3, [r4, #4]
 800c58a:	bf04      	itt	eq
 800c58c:	1949      	addeq	r1, r1, r5
 800c58e:	6021      	streq	r1, [r4, #0]
 800c590:	6054      	str	r4, [r2, #4]
 800c592:	e7ca      	b.n	800c52a <_free_r+0x26>
 800c594:	b003      	add	sp, #12
 800c596:	bd30      	pop	{r4, r5, pc}
 800c598:	20007e7c 	.word	0x20007e7c

0800c59c <__ssputs_r>:
 800c59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5a0:	688e      	ldr	r6, [r1, #8]
 800c5a2:	461f      	mov	r7, r3
 800c5a4:	42be      	cmp	r6, r7
 800c5a6:	680b      	ldr	r3, [r1, #0]
 800c5a8:	4682      	mov	sl, r0
 800c5aa:	460c      	mov	r4, r1
 800c5ac:	4690      	mov	r8, r2
 800c5ae:	d82c      	bhi.n	800c60a <__ssputs_r+0x6e>
 800c5b0:	898a      	ldrh	r2, [r1, #12]
 800c5b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c5b6:	d026      	beq.n	800c606 <__ssputs_r+0x6a>
 800c5b8:	6965      	ldr	r5, [r4, #20]
 800c5ba:	6909      	ldr	r1, [r1, #16]
 800c5bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5c0:	eba3 0901 	sub.w	r9, r3, r1
 800c5c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5c8:	1c7b      	adds	r3, r7, #1
 800c5ca:	444b      	add	r3, r9
 800c5cc:	106d      	asrs	r5, r5, #1
 800c5ce:	429d      	cmp	r5, r3
 800c5d0:	bf38      	it	cc
 800c5d2:	461d      	movcc	r5, r3
 800c5d4:	0553      	lsls	r3, r2, #21
 800c5d6:	d527      	bpl.n	800c628 <__ssputs_r+0x8c>
 800c5d8:	4629      	mov	r1, r5
 800c5da:	f000 fc75 	bl	800cec8 <_malloc_r>
 800c5de:	4606      	mov	r6, r0
 800c5e0:	b360      	cbz	r0, 800c63c <__ssputs_r+0xa0>
 800c5e2:	6921      	ldr	r1, [r4, #16]
 800c5e4:	464a      	mov	r2, r9
 800c5e6:	f001 fd65 	bl	800e0b4 <memcpy>
 800c5ea:	89a3      	ldrh	r3, [r4, #12]
 800c5ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c5f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5f4:	81a3      	strh	r3, [r4, #12]
 800c5f6:	6126      	str	r6, [r4, #16]
 800c5f8:	6165      	str	r5, [r4, #20]
 800c5fa:	444e      	add	r6, r9
 800c5fc:	eba5 0509 	sub.w	r5, r5, r9
 800c600:	6026      	str	r6, [r4, #0]
 800c602:	60a5      	str	r5, [r4, #8]
 800c604:	463e      	mov	r6, r7
 800c606:	42be      	cmp	r6, r7
 800c608:	d900      	bls.n	800c60c <__ssputs_r+0x70>
 800c60a:	463e      	mov	r6, r7
 800c60c:	6820      	ldr	r0, [r4, #0]
 800c60e:	4632      	mov	r2, r6
 800c610:	4641      	mov	r1, r8
 800c612:	f001 fd03 	bl	800e01c <memmove>
 800c616:	68a3      	ldr	r3, [r4, #8]
 800c618:	1b9b      	subs	r3, r3, r6
 800c61a:	60a3      	str	r3, [r4, #8]
 800c61c:	6823      	ldr	r3, [r4, #0]
 800c61e:	4433      	add	r3, r6
 800c620:	6023      	str	r3, [r4, #0]
 800c622:	2000      	movs	r0, #0
 800c624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c628:	462a      	mov	r2, r5
 800c62a:	f001 fad7 	bl	800dbdc <_realloc_r>
 800c62e:	4606      	mov	r6, r0
 800c630:	2800      	cmp	r0, #0
 800c632:	d1e0      	bne.n	800c5f6 <__ssputs_r+0x5a>
 800c634:	6921      	ldr	r1, [r4, #16]
 800c636:	4650      	mov	r0, sl
 800c638:	f7ff ff64 	bl	800c504 <_free_r>
 800c63c:	230c      	movs	r3, #12
 800c63e:	f8ca 3000 	str.w	r3, [sl]
 800c642:	89a3      	ldrh	r3, [r4, #12]
 800c644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c648:	81a3      	strh	r3, [r4, #12]
 800c64a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c64e:	e7e9      	b.n	800c624 <__ssputs_r+0x88>

0800c650 <_svfiprintf_r>:
 800c650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c654:	4698      	mov	r8, r3
 800c656:	898b      	ldrh	r3, [r1, #12]
 800c658:	061b      	lsls	r3, r3, #24
 800c65a:	b09d      	sub	sp, #116	; 0x74
 800c65c:	4607      	mov	r7, r0
 800c65e:	460d      	mov	r5, r1
 800c660:	4614      	mov	r4, r2
 800c662:	d50e      	bpl.n	800c682 <_svfiprintf_r+0x32>
 800c664:	690b      	ldr	r3, [r1, #16]
 800c666:	b963      	cbnz	r3, 800c682 <_svfiprintf_r+0x32>
 800c668:	2140      	movs	r1, #64	; 0x40
 800c66a:	f000 fc2d 	bl	800cec8 <_malloc_r>
 800c66e:	6028      	str	r0, [r5, #0]
 800c670:	6128      	str	r0, [r5, #16]
 800c672:	b920      	cbnz	r0, 800c67e <_svfiprintf_r+0x2e>
 800c674:	230c      	movs	r3, #12
 800c676:	603b      	str	r3, [r7, #0]
 800c678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c67c:	e0d0      	b.n	800c820 <_svfiprintf_r+0x1d0>
 800c67e:	2340      	movs	r3, #64	; 0x40
 800c680:	616b      	str	r3, [r5, #20]
 800c682:	2300      	movs	r3, #0
 800c684:	9309      	str	r3, [sp, #36]	; 0x24
 800c686:	2320      	movs	r3, #32
 800c688:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c68c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c690:	2330      	movs	r3, #48	; 0x30
 800c692:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c838 <_svfiprintf_r+0x1e8>
 800c696:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c69a:	f04f 0901 	mov.w	r9, #1
 800c69e:	4623      	mov	r3, r4
 800c6a0:	469a      	mov	sl, r3
 800c6a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6a6:	b10a      	cbz	r2, 800c6ac <_svfiprintf_r+0x5c>
 800c6a8:	2a25      	cmp	r2, #37	; 0x25
 800c6aa:	d1f9      	bne.n	800c6a0 <_svfiprintf_r+0x50>
 800c6ac:	ebba 0b04 	subs.w	fp, sl, r4
 800c6b0:	d00b      	beq.n	800c6ca <_svfiprintf_r+0x7a>
 800c6b2:	465b      	mov	r3, fp
 800c6b4:	4622      	mov	r2, r4
 800c6b6:	4629      	mov	r1, r5
 800c6b8:	4638      	mov	r0, r7
 800c6ba:	f7ff ff6f 	bl	800c59c <__ssputs_r>
 800c6be:	3001      	adds	r0, #1
 800c6c0:	f000 80a9 	beq.w	800c816 <_svfiprintf_r+0x1c6>
 800c6c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6c6:	445a      	add	r2, fp
 800c6c8:	9209      	str	r2, [sp, #36]	; 0x24
 800c6ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	f000 80a1 	beq.w	800c816 <_svfiprintf_r+0x1c6>
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c6da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6de:	f10a 0a01 	add.w	sl, sl, #1
 800c6e2:	9304      	str	r3, [sp, #16]
 800c6e4:	9307      	str	r3, [sp, #28]
 800c6e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c6ea:	931a      	str	r3, [sp, #104]	; 0x68
 800c6ec:	4654      	mov	r4, sl
 800c6ee:	2205      	movs	r2, #5
 800c6f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6f4:	4850      	ldr	r0, [pc, #320]	; (800c838 <_svfiprintf_r+0x1e8>)
 800c6f6:	f7f3 fd8b 	bl	8000210 <memchr>
 800c6fa:	9a04      	ldr	r2, [sp, #16]
 800c6fc:	b9d8      	cbnz	r0, 800c736 <_svfiprintf_r+0xe6>
 800c6fe:	06d0      	lsls	r0, r2, #27
 800c700:	bf44      	itt	mi
 800c702:	2320      	movmi	r3, #32
 800c704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c708:	0711      	lsls	r1, r2, #28
 800c70a:	bf44      	itt	mi
 800c70c:	232b      	movmi	r3, #43	; 0x2b
 800c70e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c712:	f89a 3000 	ldrb.w	r3, [sl]
 800c716:	2b2a      	cmp	r3, #42	; 0x2a
 800c718:	d015      	beq.n	800c746 <_svfiprintf_r+0xf6>
 800c71a:	9a07      	ldr	r2, [sp, #28]
 800c71c:	4654      	mov	r4, sl
 800c71e:	2000      	movs	r0, #0
 800c720:	f04f 0c0a 	mov.w	ip, #10
 800c724:	4621      	mov	r1, r4
 800c726:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c72a:	3b30      	subs	r3, #48	; 0x30
 800c72c:	2b09      	cmp	r3, #9
 800c72e:	d94d      	bls.n	800c7cc <_svfiprintf_r+0x17c>
 800c730:	b1b0      	cbz	r0, 800c760 <_svfiprintf_r+0x110>
 800c732:	9207      	str	r2, [sp, #28]
 800c734:	e014      	b.n	800c760 <_svfiprintf_r+0x110>
 800c736:	eba0 0308 	sub.w	r3, r0, r8
 800c73a:	fa09 f303 	lsl.w	r3, r9, r3
 800c73e:	4313      	orrs	r3, r2
 800c740:	9304      	str	r3, [sp, #16]
 800c742:	46a2      	mov	sl, r4
 800c744:	e7d2      	b.n	800c6ec <_svfiprintf_r+0x9c>
 800c746:	9b03      	ldr	r3, [sp, #12]
 800c748:	1d19      	adds	r1, r3, #4
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	9103      	str	r1, [sp, #12]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	bfbb      	ittet	lt
 800c752:	425b      	neglt	r3, r3
 800c754:	f042 0202 	orrlt.w	r2, r2, #2
 800c758:	9307      	strge	r3, [sp, #28]
 800c75a:	9307      	strlt	r3, [sp, #28]
 800c75c:	bfb8      	it	lt
 800c75e:	9204      	strlt	r2, [sp, #16]
 800c760:	7823      	ldrb	r3, [r4, #0]
 800c762:	2b2e      	cmp	r3, #46	; 0x2e
 800c764:	d10c      	bne.n	800c780 <_svfiprintf_r+0x130>
 800c766:	7863      	ldrb	r3, [r4, #1]
 800c768:	2b2a      	cmp	r3, #42	; 0x2a
 800c76a:	d134      	bne.n	800c7d6 <_svfiprintf_r+0x186>
 800c76c:	9b03      	ldr	r3, [sp, #12]
 800c76e:	1d1a      	adds	r2, r3, #4
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	9203      	str	r2, [sp, #12]
 800c774:	2b00      	cmp	r3, #0
 800c776:	bfb8      	it	lt
 800c778:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c77c:	3402      	adds	r4, #2
 800c77e:	9305      	str	r3, [sp, #20]
 800c780:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c848 <_svfiprintf_r+0x1f8>
 800c784:	7821      	ldrb	r1, [r4, #0]
 800c786:	2203      	movs	r2, #3
 800c788:	4650      	mov	r0, sl
 800c78a:	f7f3 fd41 	bl	8000210 <memchr>
 800c78e:	b138      	cbz	r0, 800c7a0 <_svfiprintf_r+0x150>
 800c790:	9b04      	ldr	r3, [sp, #16]
 800c792:	eba0 000a 	sub.w	r0, r0, sl
 800c796:	2240      	movs	r2, #64	; 0x40
 800c798:	4082      	lsls	r2, r0
 800c79a:	4313      	orrs	r3, r2
 800c79c:	3401      	adds	r4, #1
 800c79e:	9304      	str	r3, [sp, #16]
 800c7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7a4:	4825      	ldr	r0, [pc, #148]	; (800c83c <_svfiprintf_r+0x1ec>)
 800c7a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c7aa:	2206      	movs	r2, #6
 800c7ac:	f7f3 fd30 	bl	8000210 <memchr>
 800c7b0:	2800      	cmp	r0, #0
 800c7b2:	d038      	beq.n	800c826 <_svfiprintf_r+0x1d6>
 800c7b4:	4b22      	ldr	r3, [pc, #136]	; (800c840 <_svfiprintf_r+0x1f0>)
 800c7b6:	bb1b      	cbnz	r3, 800c800 <_svfiprintf_r+0x1b0>
 800c7b8:	9b03      	ldr	r3, [sp, #12]
 800c7ba:	3307      	adds	r3, #7
 800c7bc:	f023 0307 	bic.w	r3, r3, #7
 800c7c0:	3308      	adds	r3, #8
 800c7c2:	9303      	str	r3, [sp, #12]
 800c7c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7c6:	4433      	add	r3, r6
 800c7c8:	9309      	str	r3, [sp, #36]	; 0x24
 800c7ca:	e768      	b.n	800c69e <_svfiprintf_r+0x4e>
 800c7cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7d0:	460c      	mov	r4, r1
 800c7d2:	2001      	movs	r0, #1
 800c7d4:	e7a6      	b.n	800c724 <_svfiprintf_r+0xd4>
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	3401      	adds	r4, #1
 800c7da:	9305      	str	r3, [sp, #20]
 800c7dc:	4619      	mov	r1, r3
 800c7de:	f04f 0c0a 	mov.w	ip, #10
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7e8:	3a30      	subs	r2, #48	; 0x30
 800c7ea:	2a09      	cmp	r2, #9
 800c7ec:	d903      	bls.n	800c7f6 <_svfiprintf_r+0x1a6>
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d0c6      	beq.n	800c780 <_svfiprintf_r+0x130>
 800c7f2:	9105      	str	r1, [sp, #20]
 800c7f4:	e7c4      	b.n	800c780 <_svfiprintf_r+0x130>
 800c7f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7fa:	4604      	mov	r4, r0
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	e7f0      	b.n	800c7e2 <_svfiprintf_r+0x192>
 800c800:	ab03      	add	r3, sp, #12
 800c802:	9300      	str	r3, [sp, #0]
 800c804:	462a      	mov	r2, r5
 800c806:	4b0f      	ldr	r3, [pc, #60]	; (800c844 <_svfiprintf_r+0x1f4>)
 800c808:	a904      	add	r1, sp, #16
 800c80a:	4638      	mov	r0, r7
 800c80c:	f7fe f9c6 	bl	800ab9c <_printf_float>
 800c810:	1c42      	adds	r2, r0, #1
 800c812:	4606      	mov	r6, r0
 800c814:	d1d6      	bne.n	800c7c4 <_svfiprintf_r+0x174>
 800c816:	89ab      	ldrh	r3, [r5, #12]
 800c818:	065b      	lsls	r3, r3, #25
 800c81a:	f53f af2d 	bmi.w	800c678 <_svfiprintf_r+0x28>
 800c81e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c820:	b01d      	add	sp, #116	; 0x74
 800c822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c826:	ab03      	add	r3, sp, #12
 800c828:	9300      	str	r3, [sp, #0]
 800c82a:	462a      	mov	r2, r5
 800c82c:	4b05      	ldr	r3, [pc, #20]	; (800c844 <_svfiprintf_r+0x1f4>)
 800c82e:	a904      	add	r1, sp, #16
 800c830:	4638      	mov	r0, r7
 800c832:	f7fe fc57 	bl	800b0e4 <_printf_i>
 800c836:	e7eb      	b.n	800c810 <_svfiprintf_r+0x1c0>
 800c838:	080106a7 	.word	0x080106a7
 800c83c:	080106b1 	.word	0x080106b1
 800c840:	0800ab9d 	.word	0x0800ab9d
 800c844:	0800c59d 	.word	0x0800c59d
 800c848:	080106ad 	.word	0x080106ad

0800c84c <_sungetc_r>:
 800c84c:	b538      	push	{r3, r4, r5, lr}
 800c84e:	1c4b      	adds	r3, r1, #1
 800c850:	4614      	mov	r4, r2
 800c852:	d103      	bne.n	800c85c <_sungetc_r+0x10>
 800c854:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c858:	4628      	mov	r0, r5
 800c85a:	bd38      	pop	{r3, r4, r5, pc}
 800c85c:	8993      	ldrh	r3, [r2, #12]
 800c85e:	f023 0320 	bic.w	r3, r3, #32
 800c862:	8193      	strh	r3, [r2, #12]
 800c864:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c866:	6852      	ldr	r2, [r2, #4]
 800c868:	b2cd      	uxtb	r5, r1
 800c86a:	b18b      	cbz	r3, 800c890 <_sungetc_r+0x44>
 800c86c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c86e:	4293      	cmp	r3, r2
 800c870:	dd08      	ble.n	800c884 <_sungetc_r+0x38>
 800c872:	6823      	ldr	r3, [r4, #0]
 800c874:	1e5a      	subs	r2, r3, #1
 800c876:	6022      	str	r2, [r4, #0]
 800c878:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c87c:	6863      	ldr	r3, [r4, #4]
 800c87e:	3301      	adds	r3, #1
 800c880:	6063      	str	r3, [r4, #4]
 800c882:	e7e9      	b.n	800c858 <_sungetc_r+0xc>
 800c884:	4621      	mov	r1, r4
 800c886:	f001 f96f 	bl	800db68 <__submore>
 800c88a:	2800      	cmp	r0, #0
 800c88c:	d0f1      	beq.n	800c872 <_sungetc_r+0x26>
 800c88e:	e7e1      	b.n	800c854 <_sungetc_r+0x8>
 800c890:	6921      	ldr	r1, [r4, #16]
 800c892:	6823      	ldr	r3, [r4, #0]
 800c894:	b151      	cbz	r1, 800c8ac <_sungetc_r+0x60>
 800c896:	4299      	cmp	r1, r3
 800c898:	d208      	bcs.n	800c8ac <_sungetc_r+0x60>
 800c89a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c89e:	42a9      	cmp	r1, r5
 800c8a0:	d104      	bne.n	800c8ac <_sungetc_r+0x60>
 800c8a2:	3b01      	subs	r3, #1
 800c8a4:	3201      	adds	r2, #1
 800c8a6:	6023      	str	r3, [r4, #0]
 800c8a8:	6062      	str	r2, [r4, #4]
 800c8aa:	e7d5      	b.n	800c858 <_sungetc_r+0xc>
 800c8ac:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c8b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8b4:	6363      	str	r3, [r4, #52]	; 0x34
 800c8b6:	2303      	movs	r3, #3
 800c8b8:	63a3      	str	r3, [r4, #56]	; 0x38
 800c8ba:	4623      	mov	r3, r4
 800c8bc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c8c0:	6023      	str	r3, [r4, #0]
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	e7dc      	b.n	800c880 <_sungetc_r+0x34>

0800c8c6 <__ssrefill_r>:
 800c8c6:	b510      	push	{r4, lr}
 800c8c8:	460c      	mov	r4, r1
 800c8ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c8cc:	b169      	cbz	r1, 800c8ea <__ssrefill_r+0x24>
 800c8ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8d2:	4299      	cmp	r1, r3
 800c8d4:	d001      	beq.n	800c8da <__ssrefill_r+0x14>
 800c8d6:	f7ff fe15 	bl	800c504 <_free_r>
 800c8da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c8dc:	6063      	str	r3, [r4, #4]
 800c8de:	2000      	movs	r0, #0
 800c8e0:	6360      	str	r0, [r4, #52]	; 0x34
 800c8e2:	b113      	cbz	r3, 800c8ea <__ssrefill_r+0x24>
 800c8e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c8e6:	6023      	str	r3, [r4, #0]
 800c8e8:	bd10      	pop	{r4, pc}
 800c8ea:	6923      	ldr	r3, [r4, #16]
 800c8ec:	6023      	str	r3, [r4, #0]
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	6063      	str	r3, [r4, #4]
 800c8f2:	89a3      	ldrh	r3, [r4, #12]
 800c8f4:	f043 0320 	orr.w	r3, r3, #32
 800c8f8:	81a3      	strh	r3, [r4, #12]
 800c8fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c8fe:	e7f3      	b.n	800c8e8 <__ssrefill_r+0x22>

0800c900 <__ssvfiscanf_r>:
 800c900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c904:	460c      	mov	r4, r1
 800c906:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c90a:	2100      	movs	r1, #0
 800c90c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c910:	49a6      	ldr	r1, [pc, #664]	; (800cbac <__ssvfiscanf_r+0x2ac>)
 800c912:	91a0      	str	r1, [sp, #640]	; 0x280
 800c914:	f10d 0804 	add.w	r8, sp, #4
 800c918:	49a5      	ldr	r1, [pc, #660]	; (800cbb0 <__ssvfiscanf_r+0x2b0>)
 800c91a:	4fa6      	ldr	r7, [pc, #664]	; (800cbb4 <__ssvfiscanf_r+0x2b4>)
 800c91c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800cbb8 <__ssvfiscanf_r+0x2b8>
 800c920:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c924:	4606      	mov	r6, r0
 800c926:	91a1      	str	r1, [sp, #644]	; 0x284
 800c928:	9300      	str	r3, [sp, #0]
 800c92a:	7813      	ldrb	r3, [r2, #0]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	f000 815a 	beq.w	800cbe6 <__ssvfiscanf_r+0x2e6>
 800c932:	5cf9      	ldrb	r1, [r7, r3]
 800c934:	f011 0108 	ands.w	r1, r1, #8
 800c938:	f102 0501 	add.w	r5, r2, #1
 800c93c:	d019      	beq.n	800c972 <__ssvfiscanf_r+0x72>
 800c93e:	6863      	ldr	r3, [r4, #4]
 800c940:	2b00      	cmp	r3, #0
 800c942:	dd0f      	ble.n	800c964 <__ssvfiscanf_r+0x64>
 800c944:	6823      	ldr	r3, [r4, #0]
 800c946:	781a      	ldrb	r2, [r3, #0]
 800c948:	5cba      	ldrb	r2, [r7, r2]
 800c94a:	0712      	lsls	r2, r2, #28
 800c94c:	d401      	bmi.n	800c952 <__ssvfiscanf_r+0x52>
 800c94e:	462a      	mov	r2, r5
 800c950:	e7eb      	b.n	800c92a <__ssvfiscanf_r+0x2a>
 800c952:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c954:	3201      	adds	r2, #1
 800c956:	9245      	str	r2, [sp, #276]	; 0x114
 800c958:	6862      	ldr	r2, [r4, #4]
 800c95a:	3301      	adds	r3, #1
 800c95c:	3a01      	subs	r2, #1
 800c95e:	6062      	str	r2, [r4, #4]
 800c960:	6023      	str	r3, [r4, #0]
 800c962:	e7ec      	b.n	800c93e <__ssvfiscanf_r+0x3e>
 800c964:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c966:	4621      	mov	r1, r4
 800c968:	4630      	mov	r0, r6
 800c96a:	4798      	blx	r3
 800c96c:	2800      	cmp	r0, #0
 800c96e:	d0e9      	beq.n	800c944 <__ssvfiscanf_r+0x44>
 800c970:	e7ed      	b.n	800c94e <__ssvfiscanf_r+0x4e>
 800c972:	2b25      	cmp	r3, #37	; 0x25
 800c974:	d012      	beq.n	800c99c <__ssvfiscanf_r+0x9c>
 800c976:	469a      	mov	sl, r3
 800c978:	6863      	ldr	r3, [r4, #4]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	f340 8091 	ble.w	800caa2 <__ssvfiscanf_r+0x1a2>
 800c980:	6822      	ldr	r2, [r4, #0]
 800c982:	7813      	ldrb	r3, [r2, #0]
 800c984:	4553      	cmp	r3, sl
 800c986:	f040 812e 	bne.w	800cbe6 <__ssvfiscanf_r+0x2e6>
 800c98a:	6863      	ldr	r3, [r4, #4]
 800c98c:	3b01      	subs	r3, #1
 800c98e:	6063      	str	r3, [r4, #4]
 800c990:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c992:	3201      	adds	r2, #1
 800c994:	3301      	adds	r3, #1
 800c996:	6022      	str	r2, [r4, #0]
 800c998:	9345      	str	r3, [sp, #276]	; 0x114
 800c99a:	e7d8      	b.n	800c94e <__ssvfiscanf_r+0x4e>
 800c99c:	9141      	str	r1, [sp, #260]	; 0x104
 800c99e:	9143      	str	r1, [sp, #268]	; 0x10c
 800c9a0:	7853      	ldrb	r3, [r2, #1]
 800c9a2:	2b2a      	cmp	r3, #42	; 0x2a
 800c9a4:	bf02      	ittt	eq
 800c9a6:	2310      	moveq	r3, #16
 800c9a8:	1c95      	addeq	r5, r2, #2
 800c9aa:	9341      	streq	r3, [sp, #260]	; 0x104
 800c9ac:	220a      	movs	r2, #10
 800c9ae:	46aa      	mov	sl, r5
 800c9b0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c9b4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c9b8:	2b09      	cmp	r3, #9
 800c9ba:	d91c      	bls.n	800c9f6 <__ssvfiscanf_r+0xf6>
 800c9bc:	487e      	ldr	r0, [pc, #504]	; (800cbb8 <__ssvfiscanf_r+0x2b8>)
 800c9be:	2203      	movs	r2, #3
 800c9c0:	f7f3 fc26 	bl	8000210 <memchr>
 800c9c4:	b138      	cbz	r0, 800c9d6 <__ssvfiscanf_r+0xd6>
 800c9c6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c9c8:	eba0 0009 	sub.w	r0, r0, r9
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	4083      	lsls	r3, r0
 800c9d0:	4313      	orrs	r3, r2
 800c9d2:	9341      	str	r3, [sp, #260]	; 0x104
 800c9d4:	4655      	mov	r5, sl
 800c9d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c9da:	2b78      	cmp	r3, #120	; 0x78
 800c9dc:	d806      	bhi.n	800c9ec <__ssvfiscanf_r+0xec>
 800c9de:	2b57      	cmp	r3, #87	; 0x57
 800c9e0:	d810      	bhi.n	800ca04 <__ssvfiscanf_r+0x104>
 800c9e2:	2b25      	cmp	r3, #37	; 0x25
 800c9e4:	d0c7      	beq.n	800c976 <__ssvfiscanf_r+0x76>
 800c9e6:	d857      	bhi.n	800ca98 <__ssvfiscanf_r+0x198>
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d065      	beq.n	800cab8 <__ssvfiscanf_r+0x1b8>
 800c9ec:	2303      	movs	r3, #3
 800c9ee:	9347      	str	r3, [sp, #284]	; 0x11c
 800c9f0:	230a      	movs	r3, #10
 800c9f2:	9342      	str	r3, [sp, #264]	; 0x108
 800c9f4:	e076      	b.n	800cae4 <__ssvfiscanf_r+0x1e4>
 800c9f6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c9f8:	fb02 1103 	mla	r1, r2, r3, r1
 800c9fc:	3930      	subs	r1, #48	; 0x30
 800c9fe:	9143      	str	r1, [sp, #268]	; 0x10c
 800ca00:	4655      	mov	r5, sl
 800ca02:	e7d4      	b.n	800c9ae <__ssvfiscanf_r+0xae>
 800ca04:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ca08:	2a20      	cmp	r2, #32
 800ca0a:	d8ef      	bhi.n	800c9ec <__ssvfiscanf_r+0xec>
 800ca0c:	a101      	add	r1, pc, #4	; (adr r1, 800ca14 <__ssvfiscanf_r+0x114>)
 800ca0e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ca12:	bf00      	nop
 800ca14:	0800cac7 	.word	0x0800cac7
 800ca18:	0800c9ed 	.word	0x0800c9ed
 800ca1c:	0800c9ed 	.word	0x0800c9ed
 800ca20:	0800cb25 	.word	0x0800cb25
 800ca24:	0800c9ed 	.word	0x0800c9ed
 800ca28:	0800c9ed 	.word	0x0800c9ed
 800ca2c:	0800c9ed 	.word	0x0800c9ed
 800ca30:	0800c9ed 	.word	0x0800c9ed
 800ca34:	0800c9ed 	.word	0x0800c9ed
 800ca38:	0800c9ed 	.word	0x0800c9ed
 800ca3c:	0800c9ed 	.word	0x0800c9ed
 800ca40:	0800cb3b 	.word	0x0800cb3b
 800ca44:	0800cb21 	.word	0x0800cb21
 800ca48:	0800ca9f 	.word	0x0800ca9f
 800ca4c:	0800ca9f 	.word	0x0800ca9f
 800ca50:	0800ca9f 	.word	0x0800ca9f
 800ca54:	0800c9ed 	.word	0x0800c9ed
 800ca58:	0800cadd 	.word	0x0800cadd
 800ca5c:	0800c9ed 	.word	0x0800c9ed
 800ca60:	0800c9ed 	.word	0x0800c9ed
 800ca64:	0800c9ed 	.word	0x0800c9ed
 800ca68:	0800c9ed 	.word	0x0800c9ed
 800ca6c:	0800cb4b 	.word	0x0800cb4b
 800ca70:	0800cb19 	.word	0x0800cb19
 800ca74:	0800cabf 	.word	0x0800cabf
 800ca78:	0800c9ed 	.word	0x0800c9ed
 800ca7c:	0800c9ed 	.word	0x0800c9ed
 800ca80:	0800cb47 	.word	0x0800cb47
 800ca84:	0800c9ed 	.word	0x0800c9ed
 800ca88:	0800cb21 	.word	0x0800cb21
 800ca8c:	0800c9ed 	.word	0x0800c9ed
 800ca90:	0800c9ed 	.word	0x0800c9ed
 800ca94:	0800cac7 	.word	0x0800cac7
 800ca98:	3b45      	subs	r3, #69	; 0x45
 800ca9a:	2b02      	cmp	r3, #2
 800ca9c:	d8a6      	bhi.n	800c9ec <__ssvfiscanf_r+0xec>
 800ca9e:	2305      	movs	r3, #5
 800caa0:	e01f      	b.n	800cae2 <__ssvfiscanf_r+0x1e2>
 800caa2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800caa4:	4621      	mov	r1, r4
 800caa6:	4630      	mov	r0, r6
 800caa8:	4798      	blx	r3
 800caaa:	2800      	cmp	r0, #0
 800caac:	f43f af68 	beq.w	800c980 <__ssvfiscanf_r+0x80>
 800cab0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cab2:	2800      	cmp	r0, #0
 800cab4:	f040 808d 	bne.w	800cbd2 <__ssvfiscanf_r+0x2d2>
 800cab8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cabc:	e08f      	b.n	800cbde <__ssvfiscanf_r+0x2de>
 800cabe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cac0:	f042 0220 	orr.w	r2, r2, #32
 800cac4:	9241      	str	r2, [sp, #260]	; 0x104
 800cac6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cacc:	9241      	str	r2, [sp, #260]	; 0x104
 800cace:	2210      	movs	r2, #16
 800cad0:	2b6f      	cmp	r3, #111	; 0x6f
 800cad2:	9242      	str	r2, [sp, #264]	; 0x108
 800cad4:	bf34      	ite	cc
 800cad6:	2303      	movcc	r3, #3
 800cad8:	2304      	movcs	r3, #4
 800cada:	e002      	b.n	800cae2 <__ssvfiscanf_r+0x1e2>
 800cadc:	2300      	movs	r3, #0
 800cade:	9342      	str	r3, [sp, #264]	; 0x108
 800cae0:	2303      	movs	r3, #3
 800cae2:	9347      	str	r3, [sp, #284]	; 0x11c
 800cae4:	6863      	ldr	r3, [r4, #4]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	dd3d      	ble.n	800cb66 <__ssvfiscanf_r+0x266>
 800caea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800caec:	0659      	lsls	r1, r3, #25
 800caee:	d404      	bmi.n	800cafa <__ssvfiscanf_r+0x1fa>
 800caf0:	6823      	ldr	r3, [r4, #0]
 800caf2:	781a      	ldrb	r2, [r3, #0]
 800caf4:	5cba      	ldrb	r2, [r7, r2]
 800caf6:	0712      	lsls	r2, r2, #28
 800caf8:	d43c      	bmi.n	800cb74 <__ssvfiscanf_r+0x274>
 800cafa:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800cafc:	2b02      	cmp	r3, #2
 800cafe:	dc4b      	bgt.n	800cb98 <__ssvfiscanf_r+0x298>
 800cb00:	466b      	mov	r3, sp
 800cb02:	4622      	mov	r2, r4
 800cb04:	a941      	add	r1, sp, #260	; 0x104
 800cb06:	4630      	mov	r0, r6
 800cb08:	f000 fa5e 	bl	800cfc8 <_scanf_chars>
 800cb0c:	2801      	cmp	r0, #1
 800cb0e:	d06a      	beq.n	800cbe6 <__ssvfiscanf_r+0x2e6>
 800cb10:	2802      	cmp	r0, #2
 800cb12:	f47f af1c 	bne.w	800c94e <__ssvfiscanf_r+0x4e>
 800cb16:	e7cb      	b.n	800cab0 <__ssvfiscanf_r+0x1b0>
 800cb18:	2308      	movs	r3, #8
 800cb1a:	9342      	str	r3, [sp, #264]	; 0x108
 800cb1c:	2304      	movs	r3, #4
 800cb1e:	e7e0      	b.n	800cae2 <__ssvfiscanf_r+0x1e2>
 800cb20:	220a      	movs	r2, #10
 800cb22:	e7d5      	b.n	800cad0 <__ssvfiscanf_r+0x1d0>
 800cb24:	4629      	mov	r1, r5
 800cb26:	4640      	mov	r0, r8
 800cb28:	f000 fb9c 	bl	800d264 <__sccl>
 800cb2c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cb2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb32:	9341      	str	r3, [sp, #260]	; 0x104
 800cb34:	4605      	mov	r5, r0
 800cb36:	2301      	movs	r3, #1
 800cb38:	e7d3      	b.n	800cae2 <__ssvfiscanf_r+0x1e2>
 800cb3a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cb3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb40:	9341      	str	r3, [sp, #260]	; 0x104
 800cb42:	2300      	movs	r3, #0
 800cb44:	e7cd      	b.n	800cae2 <__ssvfiscanf_r+0x1e2>
 800cb46:	2302      	movs	r3, #2
 800cb48:	e7cb      	b.n	800cae2 <__ssvfiscanf_r+0x1e2>
 800cb4a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800cb4c:	06c3      	lsls	r3, r0, #27
 800cb4e:	f53f aefe 	bmi.w	800c94e <__ssvfiscanf_r+0x4e>
 800cb52:	9b00      	ldr	r3, [sp, #0]
 800cb54:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cb56:	1d19      	adds	r1, r3, #4
 800cb58:	9100      	str	r1, [sp, #0]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	07c0      	lsls	r0, r0, #31
 800cb5e:	bf4c      	ite	mi
 800cb60:	801a      	strhmi	r2, [r3, #0]
 800cb62:	601a      	strpl	r2, [r3, #0]
 800cb64:	e6f3      	b.n	800c94e <__ssvfiscanf_r+0x4e>
 800cb66:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cb68:	4621      	mov	r1, r4
 800cb6a:	4630      	mov	r0, r6
 800cb6c:	4798      	blx	r3
 800cb6e:	2800      	cmp	r0, #0
 800cb70:	d0bb      	beq.n	800caea <__ssvfiscanf_r+0x1ea>
 800cb72:	e79d      	b.n	800cab0 <__ssvfiscanf_r+0x1b0>
 800cb74:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cb76:	3201      	adds	r2, #1
 800cb78:	9245      	str	r2, [sp, #276]	; 0x114
 800cb7a:	6862      	ldr	r2, [r4, #4]
 800cb7c:	3a01      	subs	r2, #1
 800cb7e:	2a00      	cmp	r2, #0
 800cb80:	6062      	str	r2, [r4, #4]
 800cb82:	dd02      	ble.n	800cb8a <__ssvfiscanf_r+0x28a>
 800cb84:	3301      	adds	r3, #1
 800cb86:	6023      	str	r3, [r4, #0]
 800cb88:	e7b2      	b.n	800caf0 <__ssvfiscanf_r+0x1f0>
 800cb8a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cb8c:	4621      	mov	r1, r4
 800cb8e:	4630      	mov	r0, r6
 800cb90:	4798      	blx	r3
 800cb92:	2800      	cmp	r0, #0
 800cb94:	d0ac      	beq.n	800caf0 <__ssvfiscanf_r+0x1f0>
 800cb96:	e78b      	b.n	800cab0 <__ssvfiscanf_r+0x1b0>
 800cb98:	2b04      	cmp	r3, #4
 800cb9a:	dc0f      	bgt.n	800cbbc <__ssvfiscanf_r+0x2bc>
 800cb9c:	466b      	mov	r3, sp
 800cb9e:	4622      	mov	r2, r4
 800cba0:	a941      	add	r1, sp, #260	; 0x104
 800cba2:	4630      	mov	r0, r6
 800cba4:	f000 fa6a 	bl	800d07c <_scanf_i>
 800cba8:	e7b0      	b.n	800cb0c <__ssvfiscanf_r+0x20c>
 800cbaa:	bf00      	nop
 800cbac:	0800c84d 	.word	0x0800c84d
 800cbb0:	0800c8c7 	.word	0x0800c8c7
 800cbb4:	08010837 	.word	0x08010837
 800cbb8:	080106ad 	.word	0x080106ad
 800cbbc:	4b0b      	ldr	r3, [pc, #44]	; (800cbec <__ssvfiscanf_r+0x2ec>)
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	f43f aec5 	beq.w	800c94e <__ssvfiscanf_r+0x4e>
 800cbc4:	466b      	mov	r3, sp
 800cbc6:	4622      	mov	r2, r4
 800cbc8:	a941      	add	r1, sp, #260	; 0x104
 800cbca:	4630      	mov	r0, r6
 800cbcc:	f3af 8000 	nop.w
 800cbd0:	e79c      	b.n	800cb0c <__ssvfiscanf_r+0x20c>
 800cbd2:	89a3      	ldrh	r3, [r4, #12]
 800cbd4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cbd8:	bf18      	it	ne
 800cbda:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800cbde:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800cbe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbe6:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cbe8:	e7f9      	b.n	800cbde <__ssvfiscanf_r+0x2de>
 800cbea:	bf00      	nop
 800cbec:	00000000 	.word	0x00000000

0800cbf0 <__sfputc_r>:
 800cbf0:	6893      	ldr	r3, [r2, #8]
 800cbf2:	3b01      	subs	r3, #1
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	b410      	push	{r4}
 800cbf8:	6093      	str	r3, [r2, #8]
 800cbfa:	da08      	bge.n	800cc0e <__sfputc_r+0x1e>
 800cbfc:	6994      	ldr	r4, [r2, #24]
 800cbfe:	42a3      	cmp	r3, r4
 800cc00:	db01      	blt.n	800cc06 <__sfputc_r+0x16>
 800cc02:	290a      	cmp	r1, #10
 800cc04:	d103      	bne.n	800cc0e <__sfputc_r+0x1e>
 800cc06:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc0a:	f001 b90f 	b.w	800de2c <__swbuf_r>
 800cc0e:	6813      	ldr	r3, [r2, #0]
 800cc10:	1c58      	adds	r0, r3, #1
 800cc12:	6010      	str	r0, [r2, #0]
 800cc14:	7019      	strb	r1, [r3, #0]
 800cc16:	4608      	mov	r0, r1
 800cc18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc1c:	4770      	bx	lr

0800cc1e <__sfputs_r>:
 800cc1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc20:	4606      	mov	r6, r0
 800cc22:	460f      	mov	r7, r1
 800cc24:	4614      	mov	r4, r2
 800cc26:	18d5      	adds	r5, r2, r3
 800cc28:	42ac      	cmp	r4, r5
 800cc2a:	d101      	bne.n	800cc30 <__sfputs_r+0x12>
 800cc2c:	2000      	movs	r0, #0
 800cc2e:	e007      	b.n	800cc40 <__sfputs_r+0x22>
 800cc30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc34:	463a      	mov	r2, r7
 800cc36:	4630      	mov	r0, r6
 800cc38:	f7ff ffda 	bl	800cbf0 <__sfputc_r>
 800cc3c:	1c43      	adds	r3, r0, #1
 800cc3e:	d1f3      	bne.n	800cc28 <__sfputs_r+0xa>
 800cc40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cc44 <_vfiprintf_r>:
 800cc44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc48:	460d      	mov	r5, r1
 800cc4a:	b09d      	sub	sp, #116	; 0x74
 800cc4c:	4614      	mov	r4, r2
 800cc4e:	4698      	mov	r8, r3
 800cc50:	4606      	mov	r6, r0
 800cc52:	b118      	cbz	r0, 800cc5c <_vfiprintf_r+0x18>
 800cc54:	6a03      	ldr	r3, [r0, #32]
 800cc56:	b90b      	cbnz	r3, 800cc5c <_vfiprintf_r+0x18>
 800cc58:	f7fe fcb8 	bl	800b5cc <__sinit>
 800cc5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc5e:	07d9      	lsls	r1, r3, #31
 800cc60:	d405      	bmi.n	800cc6e <_vfiprintf_r+0x2a>
 800cc62:	89ab      	ldrh	r3, [r5, #12]
 800cc64:	059a      	lsls	r2, r3, #22
 800cc66:	d402      	bmi.n	800cc6e <_vfiprintf_r+0x2a>
 800cc68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc6a:	f7fe fdae 	bl	800b7ca <__retarget_lock_acquire_recursive>
 800cc6e:	89ab      	ldrh	r3, [r5, #12]
 800cc70:	071b      	lsls	r3, r3, #28
 800cc72:	d501      	bpl.n	800cc78 <_vfiprintf_r+0x34>
 800cc74:	692b      	ldr	r3, [r5, #16]
 800cc76:	b99b      	cbnz	r3, 800cca0 <_vfiprintf_r+0x5c>
 800cc78:	4629      	mov	r1, r5
 800cc7a:	4630      	mov	r0, r6
 800cc7c:	f001 f914 	bl	800dea8 <__swsetup_r>
 800cc80:	b170      	cbz	r0, 800cca0 <_vfiprintf_r+0x5c>
 800cc82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc84:	07dc      	lsls	r4, r3, #31
 800cc86:	d504      	bpl.n	800cc92 <_vfiprintf_r+0x4e>
 800cc88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cc8c:	b01d      	add	sp, #116	; 0x74
 800cc8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc92:	89ab      	ldrh	r3, [r5, #12]
 800cc94:	0598      	lsls	r0, r3, #22
 800cc96:	d4f7      	bmi.n	800cc88 <_vfiprintf_r+0x44>
 800cc98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc9a:	f7fe fd97 	bl	800b7cc <__retarget_lock_release_recursive>
 800cc9e:	e7f3      	b.n	800cc88 <_vfiprintf_r+0x44>
 800cca0:	2300      	movs	r3, #0
 800cca2:	9309      	str	r3, [sp, #36]	; 0x24
 800cca4:	2320      	movs	r3, #32
 800cca6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ccaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccae:	2330      	movs	r3, #48	; 0x30
 800ccb0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ce64 <_vfiprintf_r+0x220>
 800ccb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ccb8:	f04f 0901 	mov.w	r9, #1
 800ccbc:	4623      	mov	r3, r4
 800ccbe:	469a      	mov	sl, r3
 800ccc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccc4:	b10a      	cbz	r2, 800ccca <_vfiprintf_r+0x86>
 800ccc6:	2a25      	cmp	r2, #37	; 0x25
 800ccc8:	d1f9      	bne.n	800ccbe <_vfiprintf_r+0x7a>
 800ccca:	ebba 0b04 	subs.w	fp, sl, r4
 800ccce:	d00b      	beq.n	800cce8 <_vfiprintf_r+0xa4>
 800ccd0:	465b      	mov	r3, fp
 800ccd2:	4622      	mov	r2, r4
 800ccd4:	4629      	mov	r1, r5
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	f7ff ffa1 	bl	800cc1e <__sfputs_r>
 800ccdc:	3001      	adds	r0, #1
 800ccde:	f000 80a9 	beq.w	800ce34 <_vfiprintf_r+0x1f0>
 800cce2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cce4:	445a      	add	r2, fp
 800cce6:	9209      	str	r2, [sp, #36]	; 0x24
 800cce8:	f89a 3000 	ldrb.w	r3, [sl]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	f000 80a1 	beq.w	800ce34 <_vfiprintf_r+0x1f0>
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ccf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ccfc:	f10a 0a01 	add.w	sl, sl, #1
 800cd00:	9304      	str	r3, [sp, #16]
 800cd02:	9307      	str	r3, [sp, #28]
 800cd04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd08:	931a      	str	r3, [sp, #104]	; 0x68
 800cd0a:	4654      	mov	r4, sl
 800cd0c:	2205      	movs	r2, #5
 800cd0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd12:	4854      	ldr	r0, [pc, #336]	; (800ce64 <_vfiprintf_r+0x220>)
 800cd14:	f7f3 fa7c 	bl	8000210 <memchr>
 800cd18:	9a04      	ldr	r2, [sp, #16]
 800cd1a:	b9d8      	cbnz	r0, 800cd54 <_vfiprintf_r+0x110>
 800cd1c:	06d1      	lsls	r1, r2, #27
 800cd1e:	bf44      	itt	mi
 800cd20:	2320      	movmi	r3, #32
 800cd22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd26:	0713      	lsls	r3, r2, #28
 800cd28:	bf44      	itt	mi
 800cd2a:	232b      	movmi	r3, #43	; 0x2b
 800cd2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd30:	f89a 3000 	ldrb.w	r3, [sl]
 800cd34:	2b2a      	cmp	r3, #42	; 0x2a
 800cd36:	d015      	beq.n	800cd64 <_vfiprintf_r+0x120>
 800cd38:	9a07      	ldr	r2, [sp, #28]
 800cd3a:	4654      	mov	r4, sl
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	f04f 0c0a 	mov.w	ip, #10
 800cd42:	4621      	mov	r1, r4
 800cd44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd48:	3b30      	subs	r3, #48	; 0x30
 800cd4a:	2b09      	cmp	r3, #9
 800cd4c:	d94d      	bls.n	800cdea <_vfiprintf_r+0x1a6>
 800cd4e:	b1b0      	cbz	r0, 800cd7e <_vfiprintf_r+0x13a>
 800cd50:	9207      	str	r2, [sp, #28]
 800cd52:	e014      	b.n	800cd7e <_vfiprintf_r+0x13a>
 800cd54:	eba0 0308 	sub.w	r3, r0, r8
 800cd58:	fa09 f303 	lsl.w	r3, r9, r3
 800cd5c:	4313      	orrs	r3, r2
 800cd5e:	9304      	str	r3, [sp, #16]
 800cd60:	46a2      	mov	sl, r4
 800cd62:	e7d2      	b.n	800cd0a <_vfiprintf_r+0xc6>
 800cd64:	9b03      	ldr	r3, [sp, #12]
 800cd66:	1d19      	adds	r1, r3, #4
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	9103      	str	r1, [sp, #12]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	bfbb      	ittet	lt
 800cd70:	425b      	neglt	r3, r3
 800cd72:	f042 0202 	orrlt.w	r2, r2, #2
 800cd76:	9307      	strge	r3, [sp, #28]
 800cd78:	9307      	strlt	r3, [sp, #28]
 800cd7a:	bfb8      	it	lt
 800cd7c:	9204      	strlt	r2, [sp, #16]
 800cd7e:	7823      	ldrb	r3, [r4, #0]
 800cd80:	2b2e      	cmp	r3, #46	; 0x2e
 800cd82:	d10c      	bne.n	800cd9e <_vfiprintf_r+0x15a>
 800cd84:	7863      	ldrb	r3, [r4, #1]
 800cd86:	2b2a      	cmp	r3, #42	; 0x2a
 800cd88:	d134      	bne.n	800cdf4 <_vfiprintf_r+0x1b0>
 800cd8a:	9b03      	ldr	r3, [sp, #12]
 800cd8c:	1d1a      	adds	r2, r3, #4
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	9203      	str	r2, [sp, #12]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	bfb8      	it	lt
 800cd96:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cd9a:	3402      	adds	r4, #2
 800cd9c:	9305      	str	r3, [sp, #20]
 800cd9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ce74 <_vfiprintf_r+0x230>
 800cda2:	7821      	ldrb	r1, [r4, #0]
 800cda4:	2203      	movs	r2, #3
 800cda6:	4650      	mov	r0, sl
 800cda8:	f7f3 fa32 	bl	8000210 <memchr>
 800cdac:	b138      	cbz	r0, 800cdbe <_vfiprintf_r+0x17a>
 800cdae:	9b04      	ldr	r3, [sp, #16]
 800cdb0:	eba0 000a 	sub.w	r0, r0, sl
 800cdb4:	2240      	movs	r2, #64	; 0x40
 800cdb6:	4082      	lsls	r2, r0
 800cdb8:	4313      	orrs	r3, r2
 800cdba:	3401      	adds	r4, #1
 800cdbc:	9304      	str	r3, [sp, #16]
 800cdbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdc2:	4829      	ldr	r0, [pc, #164]	; (800ce68 <_vfiprintf_r+0x224>)
 800cdc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cdc8:	2206      	movs	r2, #6
 800cdca:	f7f3 fa21 	bl	8000210 <memchr>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	d03f      	beq.n	800ce52 <_vfiprintf_r+0x20e>
 800cdd2:	4b26      	ldr	r3, [pc, #152]	; (800ce6c <_vfiprintf_r+0x228>)
 800cdd4:	bb1b      	cbnz	r3, 800ce1e <_vfiprintf_r+0x1da>
 800cdd6:	9b03      	ldr	r3, [sp, #12]
 800cdd8:	3307      	adds	r3, #7
 800cdda:	f023 0307 	bic.w	r3, r3, #7
 800cdde:	3308      	adds	r3, #8
 800cde0:	9303      	str	r3, [sp, #12]
 800cde2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cde4:	443b      	add	r3, r7
 800cde6:	9309      	str	r3, [sp, #36]	; 0x24
 800cde8:	e768      	b.n	800ccbc <_vfiprintf_r+0x78>
 800cdea:	fb0c 3202 	mla	r2, ip, r2, r3
 800cdee:	460c      	mov	r4, r1
 800cdf0:	2001      	movs	r0, #1
 800cdf2:	e7a6      	b.n	800cd42 <_vfiprintf_r+0xfe>
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	3401      	adds	r4, #1
 800cdf8:	9305      	str	r3, [sp, #20]
 800cdfa:	4619      	mov	r1, r3
 800cdfc:	f04f 0c0a 	mov.w	ip, #10
 800ce00:	4620      	mov	r0, r4
 800ce02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce06:	3a30      	subs	r2, #48	; 0x30
 800ce08:	2a09      	cmp	r2, #9
 800ce0a:	d903      	bls.n	800ce14 <_vfiprintf_r+0x1d0>
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d0c6      	beq.n	800cd9e <_vfiprintf_r+0x15a>
 800ce10:	9105      	str	r1, [sp, #20]
 800ce12:	e7c4      	b.n	800cd9e <_vfiprintf_r+0x15a>
 800ce14:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce18:	4604      	mov	r4, r0
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	e7f0      	b.n	800ce00 <_vfiprintf_r+0x1bc>
 800ce1e:	ab03      	add	r3, sp, #12
 800ce20:	9300      	str	r3, [sp, #0]
 800ce22:	462a      	mov	r2, r5
 800ce24:	4b12      	ldr	r3, [pc, #72]	; (800ce70 <_vfiprintf_r+0x22c>)
 800ce26:	a904      	add	r1, sp, #16
 800ce28:	4630      	mov	r0, r6
 800ce2a:	f7fd feb7 	bl	800ab9c <_printf_float>
 800ce2e:	4607      	mov	r7, r0
 800ce30:	1c78      	adds	r0, r7, #1
 800ce32:	d1d6      	bne.n	800cde2 <_vfiprintf_r+0x19e>
 800ce34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce36:	07d9      	lsls	r1, r3, #31
 800ce38:	d405      	bmi.n	800ce46 <_vfiprintf_r+0x202>
 800ce3a:	89ab      	ldrh	r3, [r5, #12]
 800ce3c:	059a      	lsls	r2, r3, #22
 800ce3e:	d402      	bmi.n	800ce46 <_vfiprintf_r+0x202>
 800ce40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce42:	f7fe fcc3 	bl	800b7cc <__retarget_lock_release_recursive>
 800ce46:	89ab      	ldrh	r3, [r5, #12]
 800ce48:	065b      	lsls	r3, r3, #25
 800ce4a:	f53f af1d 	bmi.w	800cc88 <_vfiprintf_r+0x44>
 800ce4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ce50:	e71c      	b.n	800cc8c <_vfiprintf_r+0x48>
 800ce52:	ab03      	add	r3, sp, #12
 800ce54:	9300      	str	r3, [sp, #0]
 800ce56:	462a      	mov	r2, r5
 800ce58:	4b05      	ldr	r3, [pc, #20]	; (800ce70 <_vfiprintf_r+0x22c>)
 800ce5a:	a904      	add	r1, sp, #16
 800ce5c:	4630      	mov	r0, r6
 800ce5e:	f7fe f941 	bl	800b0e4 <_printf_i>
 800ce62:	e7e4      	b.n	800ce2e <_vfiprintf_r+0x1ea>
 800ce64:	080106a7 	.word	0x080106a7
 800ce68:	080106b1 	.word	0x080106b1
 800ce6c:	0800ab9d 	.word	0x0800ab9d
 800ce70:	0800cc1f 	.word	0x0800cc1f
 800ce74:	080106ad 	.word	0x080106ad

0800ce78 <malloc>:
 800ce78:	4b02      	ldr	r3, [pc, #8]	; (800ce84 <malloc+0xc>)
 800ce7a:	4601      	mov	r1, r0
 800ce7c:	6818      	ldr	r0, [r3, #0]
 800ce7e:	f000 b823 	b.w	800cec8 <_malloc_r>
 800ce82:	bf00      	nop
 800ce84:	20000090 	.word	0x20000090

0800ce88 <sbrk_aligned>:
 800ce88:	b570      	push	{r4, r5, r6, lr}
 800ce8a:	4e0e      	ldr	r6, [pc, #56]	; (800cec4 <sbrk_aligned+0x3c>)
 800ce8c:	460c      	mov	r4, r1
 800ce8e:	6831      	ldr	r1, [r6, #0]
 800ce90:	4605      	mov	r5, r0
 800ce92:	b911      	cbnz	r1, 800ce9a <sbrk_aligned+0x12>
 800ce94:	f001 f8fe 	bl	800e094 <_sbrk_r>
 800ce98:	6030      	str	r0, [r6, #0]
 800ce9a:	4621      	mov	r1, r4
 800ce9c:	4628      	mov	r0, r5
 800ce9e:	f001 f8f9 	bl	800e094 <_sbrk_r>
 800cea2:	1c43      	adds	r3, r0, #1
 800cea4:	d00a      	beq.n	800cebc <sbrk_aligned+0x34>
 800cea6:	1cc4      	adds	r4, r0, #3
 800cea8:	f024 0403 	bic.w	r4, r4, #3
 800ceac:	42a0      	cmp	r0, r4
 800ceae:	d007      	beq.n	800cec0 <sbrk_aligned+0x38>
 800ceb0:	1a21      	subs	r1, r4, r0
 800ceb2:	4628      	mov	r0, r5
 800ceb4:	f001 f8ee 	bl	800e094 <_sbrk_r>
 800ceb8:	3001      	adds	r0, #1
 800ceba:	d101      	bne.n	800cec0 <sbrk_aligned+0x38>
 800cebc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800cec0:	4620      	mov	r0, r4
 800cec2:	bd70      	pop	{r4, r5, r6, pc}
 800cec4:	20007e80 	.word	0x20007e80

0800cec8 <_malloc_r>:
 800cec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cecc:	1ccd      	adds	r5, r1, #3
 800cece:	f025 0503 	bic.w	r5, r5, #3
 800ced2:	3508      	adds	r5, #8
 800ced4:	2d0c      	cmp	r5, #12
 800ced6:	bf38      	it	cc
 800ced8:	250c      	movcc	r5, #12
 800ceda:	2d00      	cmp	r5, #0
 800cedc:	4607      	mov	r7, r0
 800cede:	db01      	blt.n	800cee4 <_malloc_r+0x1c>
 800cee0:	42a9      	cmp	r1, r5
 800cee2:	d905      	bls.n	800cef0 <_malloc_r+0x28>
 800cee4:	230c      	movs	r3, #12
 800cee6:	603b      	str	r3, [r7, #0]
 800cee8:	2600      	movs	r6, #0
 800ceea:	4630      	mov	r0, r6
 800ceec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cef0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cfc4 <_malloc_r+0xfc>
 800cef4:	f000 fa9e 	bl	800d434 <__malloc_lock>
 800cef8:	f8d8 3000 	ldr.w	r3, [r8]
 800cefc:	461c      	mov	r4, r3
 800cefe:	bb5c      	cbnz	r4, 800cf58 <_malloc_r+0x90>
 800cf00:	4629      	mov	r1, r5
 800cf02:	4638      	mov	r0, r7
 800cf04:	f7ff ffc0 	bl	800ce88 <sbrk_aligned>
 800cf08:	1c43      	adds	r3, r0, #1
 800cf0a:	4604      	mov	r4, r0
 800cf0c:	d155      	bne.n	800cfba <_malloc_r+0xf2>
 800cf0e:	f8d8 4000 	ldr.w	r4, [r8]
 800cf12:	4626      	mov	r6, r4
 800cf14:	2e00      	cmp	r6, #0
 800cf16:	d145      	bne.n	800cfa4 <_malloc_r+0xdc>
 800cf18:	2c00      	cmp	r4, #0
 800cf1a:	d048      	beq.n	800cfae <_malloc_r+0xe6>
 800cf1c:	6823      	ldr	r3, [r4, #0]
 800cf1e:	4631      	mov	r1, r6
 800cf20:	4638      	mov	r0, r7
 800cf22:	eb04 0903 	add.w	r9, r4, r3
 800cf26:	f001 f8b5 	bl	800e094 <_sbrk_r>
 800cf2a:	4581      	cmp	r9, r0
 800cf2c:	d13f      	bne.n	800cfae <_malloc_r+0xe6>
 800cf2e:	6821      	ldr	r1, [r4, #0]
 800cf30:	1a6d      	subs	r5, r5, r1
 800cf32:	4629      	mov	r1, r5
 800cf34:	4638      	mov	r0, r7
 800cf36:	f7ff ffa7 	bl	800ce88 <sbrk_aligned>
 800cf3a:	3001      	adds	r0, #1
 800cf3c:	d037      	beq.n	800cfae <_malloc_r+0xe6>
 800cf3e:	6823      	ldr	r3, [r4, #0]
 800cf40:	442b      	add	r3, r5
 800cf42:	6023      	str	r3, [r4, #0]
 800cf44:	f8d8 3000 	ldr.w	r3, [r8]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d038      	beq.n	800cfbe <_malloc_r+0xf6>
 800cf4c:	685a      	ldr	r2, [r3, #4]
 800cf4e:	42a2      	cmp	r2, r4
 800cf50:	d12b      	bne.n	800cfaa <_malloc_r+0xe2>
 800cf52:	2200      	movs	r2, #0
 800cf54:	605a      	str	r2, [r3, #4]
 800cf56:	e00f      	b.n	800cf78 <_malloc_r+0xb0>
 800cf58:	6822      	ldr	r2, [r4, #0]
 800cf5a:	1b52      	subs	r2, r2, r5
 800cf5c:	d41f      	bmi.n	800cf9e <_malloc_r+0xd6>
 800cf5e:	2a0b      	cmp	r2, #11
 800cf60:	d917      	bls.n	800cf92 <_malloc_r+0xca>
 800cf62:	1961      	adds	r1, r4, r5
 800cf64:	42a3      	cmp	r3, r4
 800cf66:	6025      	str	r5, [r4, #0]
 800cf68:	bf18      	it	ne
 800cf6a:	6059      	strne	r1, [r3, #4]
 800cf6c:	6863      	ldr	r3, [r4, #4]
 800cf6e:	bf08      	it	eq
 800cf70:	f8c8 1000 	streq.w	r1, [r8]
 800cf74:	5162      	str	r2, [r4, r5]
 800cf76:	604b      	str	r3, [r1, #4]
 800cf78:	4638      	mov	r0, r7
 800cf7a:	f104 060b 	add.w	r6, r4, #11
 800cf7e:	f000 fa5f 	bl	800d440 <__malloc_unlock>
 800cf82:	f026 0607 	bic.w	r6, r6, #7
 800cf86:	1d23      	adds	r3, r4, #4
 800cf88:	1af2      	subs	r2, r6, r3
 800cf8a:	d0ae      	beq.n	800ceea <_malloc_r+0x22>
 800cf8c:	1b9b      	subs	r3, r3, r6
 800cf8e:	50a3      	str	r3, [r4, r2]
 800cf90:	e7ab      	b.n	800ceea <_malloc_r+0x22>
 800cf92:	42a3      	cmp	r3, r4
 800cf94:	6862      	ldr	r2, [r4, #4]
 800cf96:	d1dd      	bne.n	800cf54 <_malloc_r+0x8c>
 800cf98:	f8c8 2000 	str.w	r2, [r8]
 800cf9c:	e7ec      	b.n	800cf78 <_malloc_r+0xb0>
 800cf9e:	4623      	mov	r3, r4
 800cfa0:	6864      	ldr	r4, [r4, #4]
 800cfa2:	e7ac      	b.n	800cefe <_malloc_r+0x36>
 800cfa4:	4634      	mov	r4, r6
 800cfa6:	6876      	ldr	r6, [r6, #4]
 800cfa8:	e7b4      	b.n	800cf14 <_malloc_r+0x4c>
 800cfaa:	4613      	mov	r3, r2
 800cfac:	e7cc      	b.n	800cf48 <_malloc_r+0x80>
 800cfae:	230c      	movs	r3, #12
 800cfb0:	603b      	str	r3, [r7, #0]
 800cfb2:	4638      	mov	r0, r7
 800cfb4:	f000 fa44 	bl	800d440 <__malloc_unlock>
 800cfb8:	e797      	b.n	800ceea <_malloc_r+0x22>
 800cfba:	6025      	str	r5, [r4, #0]
 800cfbc:	e7dc      	b.n	800cf78 <_malloc_r+0xb0>
 800cfbe:	605b      	str	r3, [r3, #4]
 800cfc0:	deff      	udf	#255	; 0xff
 800cfc2:	bf00      	nop
 800cfc4:	20007e7c 	.word	0x20007e7c

0800cfc8 <_scanf_chars>:
 800cfc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfcc:	4615      	mov	r5, r2
 800cfce:	688a      	ldr	r2, [r1, #8]
 800cfd0:	4680      	mov	r8, r0
 800cfd2:	460c      	mov	r4, r1
 800cfd4:	b932      	cbnz	r2, 800cfe4 <_scanf_chars+0x1c>
 800cfd6:	698a      	ldr	r2, [r1, #24]
 800cfd8:	2a00      	cmp	r2, #0
 800cfda:	bf0c      	ite	eq
 800cfdc:	2201      	moveq	r2, #1
 800cfde:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800cfe2:	608a      	str	r2, [r1, #8]
 800cfe4:	6822      	ldr	r2, [r4, #0]
 800cfe6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d078 <_scanf_chars+0xb0>
 800cfea:	06d1      	lsls	r1, r2, #27
 800cfec:	bf5f      	itttt	pl
 800cfee:	681a      	ldrpl	r2, [r3, #0]
 800cff0:	1d11      	addpl	r1, r2, #4
 800cff2:	6019      	strpl	r1, [r3, #0]
 800cff4:	6816      	ldrpl	r6, [r2, #0]
 800cff6:	2700      	movs	r7, #0
 800cff8:	69a0      	ldr	r0, [r4, #24]
 800cffa:	b188      	cbz	r0, 800d020 <_scanf_chars+0x58>
 800cffc:	2801      	cmp	r0, #1
 800cffe:	d107      	bne.n	800d010 <_scanf_chars+0x48>
 800d000:	682a      	ldr	r2, [r5, #0]
 800d002:	7811      	ldrb	r1, [r2, #0]
 800d004:	6962      	ldr	r2, [r4, #20]
 800d006:	5c52      	ldrb	r2, [r2, r1]
 800d008:	b952      	cbnz	r2, 800d020 <_scanf_chars+0x58>
 800d00a:	2f00      	cmp	r7, #0
 800d00c:	d031      	beq.n	800d072 <_scanf_chars+0xaa>
 800d00e:	e022      	b.n	800d056 <_scanf_chars+0x8e>
 800d010:	2802      	cmp	r0, #2
 800d012:	d120      	bne.n	800d056 <_scanf_chars+0x8e>
 800d014:	682b      	ldr	r3, [r5, #0]
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d01c:	071b      	lsls	r3, r3, #28
 800d01e:	d41a      	bmi.n	800d056 <_scanf_chars+0x8e>
 800d020:	6823      	ldr	r3, [r4, #0]
 800d022:	06da      	lsls	r2, r3, #27
 800d024:	bf5e      	ittt	pl
 800d026:	682b      	ldrpl	r3, [r5, #0]
 800d028:	781b      	ldrbpl	r3, [r3, #0]
 800d02a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d02e:	682a      	ldr	r2, [r5, #0]
 800d030:	686b      	ldr	r3, [r5, #4]
 800d032:	3201      	adds	r2, #1
 800d034:	602a      	str	r2, [r5, #0]
 800d036:	68a2      	ldr	r2, [r4, #8]
 800d038:	3b01      	subs	r3, #1
 800d03a:	3a01      	subs	r2, #1
 800d03c:	606b      	str	r3, [r5, #4]
 800d03e:	3701      	adds	r7, #1
 800d040:	60a2      	str	r2, [r4, #8]
 800d042:	b142      	cbz	r2, 800d056 <_scanf_chars+0x8e>
 800d044:	2b00      	cmp	r3, #0
 800d046:	dcd7      	bgt.n	800cff8 <_scanf_chars+0x30>
 800d048:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d04c:	4629      	mov	r1, r5
 800d04e:	4640      	mov	r0, r8
 800d050:	4798      	blx	r3
 800d052:	2800      	cmp	r0, #0
 800d054:	d0d0      	beq.n	800cff8 <_scanf_chars+0x30>
 800d056:	6823      	ldr	r3, [r4, #0]
 800d058:	f013 0310 	ands.w	r3, r3, #16
 800d05c:	d105      	bne.n	800d06a <_scanf_chars+0xa2>
 800d05e:	68e2      	ldr	r2, [r4, #12]
 800d060:	3201      	adds	r2, #1
 800d062:	60e2      	str	r2, [r4, #12]
 800d064:	69a2      	ldr	r2, [r4, #24]
 800d066:	b102      	cbz	r2, 800d06a <_scanf_chars+0xa2>
 800d068:	7033      	strb	r3, [r6, #0]
 800d06a:	6923      	ldr	r3, [r4, #16]
 800d06c:	443b      	add	r3, r7
 800d06e:	6123      	str	r3, [r4, #16]
 800d070:	2000      	movs	r0, #0
 800d072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d076:	bf00      	nop
 800d078:	08010837 	.word	0x08010837

0800d07c <_scanf_i>:
 800d07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d080:	4698      	mov	r8, r3
 800d082:	4b74      	ldr	r3, [pc, #464]	; (800d254 <_scanf_i+0x1d8>)
 800d084:	460c      	mov	r4, r1
 800d086:	4682      	mov	sl, r0
 800d088:	4616      	mov	r6, r2
 800d08a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d08e:	b087      	sub	sp, #28
 800d090:	ab03      	add	r3, sp, #12
 800d092:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d096:	4b70      	ldr	r3, [pc, #448]	; (800d258 <_scanf_i+0x1dc>)
 800d098:	69a1      	ldr	r1, [r4, #24]
 800d09a:	4a70      	ldr	r2, [pc, #448]	; (800d25c <_scanf_i+0x1e0>)
 800d09c:	2903      	cmp	r1, #3
 800d09e:	bf18      	it	ne
 800d0a0:	461a      	movne	r2, r3
 800d0a2:	68a3      	ldr	r3, [r4, #8]
 800d0a4:	9201      	str	r2, [sp, #4]
 800d0a6:	1e5a      	subs	r2, r3, #1
 800d0a8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d0ac:	bf88      	it	hi
 800d0ae:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d0b2:	4627      	mov	r7, r4
 800d0b4:	bf82      	ittt	hi
 800d0b6:	eb03 0905 	addhi.w	r9, r3, r5
 800d0ba:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d0be:	60a3      	strhi	r3, [r4, #8]
 800d0c0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d0c4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d0c8:	bf98      	it	ls
 800d0ca:	f04f 0900 	movls.w	r9, #0
 800d0ce:	6023      	str	r3, [r4, #0]
 800d0d0:	463d      	mov	r5, r7
 800d0d2:	f04f 0b00 	mov.w	fp, #0
 800d0d6:	6831      	ldr	r1, [r6, #0]
 800d0d8:	ab03      	add	r3, sp, #12
 800d0da:	7809      	ldrb	r1, [r1, #0]
 800d0dc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d0e0:	2202      	movs	r2, #2
 800d0e2:	f7f3 f895 	bl	8000210 <memchr>
 800d0e6:	b328      	cbz	r0, 800d134 <_scanf_i+0xb8>
 800d0e8:	f1bb 0f01 	cmp.w	fp, #1
 800d0ec:	d159      	bne.n	800d1a2 <_scanf_i+0x126>
 800d0ee:	6862      	ldr	r2, [r4, #4]
 800d0f0:	b92a      	cbnz	r2, 800d0fe <_scanf_i+0x82>
 800d0f2:	6822      	ldr	r2, [r4, #0]
 800d0f4:	2308      	movs	r3, #8
 800d0f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d0fa:	6063      	str	r3, [r4, #4]
 800d0fc:	6022      	str	r2, [r4, #0]
 800d0fe:	6822      	ldr	r2, [r4, #0]
 800d100:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d104:	6022      	str	r2, [r4, #0]
 800d106:	68a2      	ldr	r2, [r4, #8]
 800d108:	1e51      	subs	r1, r2, #1
 800d10a:	60a1      	str	r1, [r4, #8]
 800d10c:	b192      	cbz	r2, 800d134 <_scanf_i+0xb8>
 800d10e:	6832      	ldr	r2, [r6, #0]
 800d110:	1c51      	adds	r1, r2, #1
 800d112:	6031      	str	r1, [r6, #0]
 800d114:	7812      	ldrb	r2, [r2, #0]
 800d116:	f805 2b01 	strb.w	r2, [r5], #1
 800d11a:	6872      	ldr	r2, [r6, #4]
 800d11c:	3a01      	subs	r2, #1
 800d11e:	2a00      	cmp	r2, #0
 800d120:	6072      	str	r2, [r6, #4]
 800d122:	dc07      	bgt.n	800d134 <_scanf_i+0xb8>
 800d124:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d128:	4631      	mov	r1, r6
 800d12a:	4650      	mov	r0, sl
 800d12c:	4790      	blx	r2
 800d12e:	2800      	cmp	r0, #0
 800d130:	f040 8085 	bne.w	800d23e <_scanf_i+0x1c2>
 800d134:	f10b 0b01 	add.w	fp, fp, #1
 800d138:	f1bb 0f03 	cmp.w	fp, #3
 800d13c:	d1cb      	bne.n	800d0d6 <_scanf_i+0x5a>
 800d13e:	6863      	ldr	r3, [r4, #4]
 800d140:	b90b      	cbnz	r3, 800d146 <_scanf_i+0xca>
 800d142:	230a      	movs	r3, #10
 800d144:	6063      	str	r3, [r4, #4]
 800d146:	6863      	ldr	r3, [r4, #4]
 800d148:	4945      	ldr	r1, [pc, #276]	; (800d260 <_scanf_i+0x1e4>)
 800d14a:	6960      	ldr	r0, [r4, #20]
 800d14c:	1ac9      	subs	r1, r1, r3
 800d14e:	f000 f889 	bl	800d264 <__sccl>
 800d152:	f04f 0b00 	mov.w	fp, #0
 800d156:	68a3      	ldr	r3, [r4, #8]
 800d158:	6822      	ldr	r2, [r4, #0]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d03d      	beq.n	800d1da <_scanf_i+0x15e>
 800d15e:	6831      	ldr	r1, [r6, #0]
 800d160:	6960      	ldr	r0, [r4, #20]
 800d162:	f891 c000 	ldrb.w	ip, [r1]
 800d166:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d16a:	2800      	cmp	r0, #0
 800d16c:	d035      	beq.n	800d1da <_scanf_i+0x15e>
 800d16e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d172:	d124      	bne.n	800d1be <_scanf_i+0x142>
 800d174:	0510      	lsls	r0, r2, #20
 800d176:	d522      	bpl.n	800d1be <_scanf_i+0x142>
 800d178:	f10b 0b01 	add.w	fp, fp, #1
 800d17c:	f1b9 0f00 	cmp.w	r9, #0
 800d180:	d003      	beq.n	800d18a <_scanf_i+0x10e>
 800d182:	3301      	adds	r3, #1
 800d184:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800d188:	60a3      	str	r3, [r4, #8]
 800d18a:	6873      	ldr	r3, [r6, #4]
 800d18c:	3b01      	subs	r3, #1
 800d18e:	2b00      	cmp	r3, #0
 800d190:	6073      	str	r3, [r6, #4]
 800d192:	dd1b      	ble.n	800d1cc <_scanf_i+0x150>
 800d194:	6833      	ldr	r3, [r6, #0]
 800d196:	3301      	adds	r3, #1
 800d198:	6033      	str	r3, [r6, #0]
 800d19a:	68a3      	ldr	r3, [r4, #8]
 800d19c:	3b01      	subs	r3, #1
 800d19e:	60a3      	str	r3, [r4, #8]
 800d1a0:	e7d9      	b.n	800d156 <_scanf_i+0xda>
 800d1a2:	f1bb 0f02 	cmp.w	fp, #2
 800d1a6:	d1ae      	bne.n	800d106 <_scanf_i+0x8a>
 800d1a8:	6822      	ldr	r2, [r4, #0]
 800d1aa:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d1ae:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d1b2:	d1bf      	bne.n	800d134 <_scanf_i+0xb8>
 800d1b4:	2310      	movs	r3, #16
 800d1b6:	6063      	str	r3, [r4, #4]
 800d1b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d1bc:	e7a2      	b.n	800d104 <_scanf_i+0x88>
 800d1be:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d1c2:	6022      	str	r2, [r4, #0]
 800d1c4:	780b      	ldrb	r3, [r1, #0]
 800d1c6:	f805 3b01 	strb.w	r3, [r5], #1
 800d1ca:	e7de      	b.n	800d18a <_scanf_i+0x10e>
 800d1cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d1d0:	4631      	mov	r1, r6
 800d1d2:	4650      	mov	r0, sl
 800d1d4:	4798      	blx	r3
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	d0df      	beq.n	800d19a <_scanf_i+0x11e>
 800d1da:	6823      	ldr	r3, [r4, #0]
 800d1dc:	05d9      	lsls	r1, r3, #23
 800d1de:	d50d      	bpl.n	800d1fc <_scanf_i+0x180>
 800d1e0:	42bd      	cmp	r5, r7
 800d1e2:	d909      	bls.n	800d1f8 <_scanf_i+0x17c>
 800d1e4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d1e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d1ec:	4632      	mov	r2, r6
 800d1ee:	4650      	mov	r0, sl
 800d1f0:	4798      	blx	r3
 800d1f2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800d1f6:	464d      	mov	r5, r9
 800d1f8:	42bd      	cmp	r5, r7
 800d1fa:	d028      	beq.n	800d24e <_scanf_i+0x1d2>
 800d1fc:	6822      	ldr	r2, [r4, #0]
 800d1fe:	f012 0210 	ands.w	r2, r2, #16
 800d202:	d113      	bne.n	800d22c <_scanf_i+0x1b0>
 800d204:	702a      	strb	r2, [r5, #0]
 800d206:	6863      	ldr	r3, [r4, #4]
 800d208:	9e01      	ldr	r6, [sp, #4]
 800d20a:	4639      	mov	r1, r7
 800d20c:	4650      	mov	r0, sl
 800d20e:	47b0      	blx	r6
 800d210:	f8d8 3000 	ldr.w	r3, [r8]
 800d214:	6821      	ldr	r1, [r4, #0]
 800d216:	1d1a      	adds	r2, r3, #4
 800d218:	f8c8 2000 	str.w	r2, [r8]
 800d21c:	f011 0f20 	tst.w	r1, #32
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	d00f      	beq.n	800d244 <_scanf_i+0x1c8>
 800d224:	6018      	str	r0, [r3, #0]
 800d226:	68e3      	ldr	r3, [r4, #12]
 800d228:	3301      	adds	r3, #1
 800d22a:	60e3      	str	r3, [r4, #12]
 800d22c:	6923      	ldr	r3, [r4, #16]
 800d22e:	1bed      	subs	r5, r5, r7
 800d230:	445d      	add	r5, fp
 800d232:	442b      	add	r3, r5
 800d234:	6123      	str	r3, [r4, #16]
 800d236:	2000      	movs	r0, #0
 800d238:	b007      	add	sp, #28
 800d23a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d23e:	f04f 0b00 	mov.w	fp, #0
 800d242:	e7ca      	b.n	800d1da <_scanf_i+0x15e>
 800d244:	07ca      	lsls	r2, r1, #31
 800d246:	bf4c      	ite	mi
 800d248:	8018      	strhmi	r0, [r3, #0]
 800d24a:	6018      	strpl	r0, [r3, #0]
 800d24c:	e7eb      	b.n	800d226 <_scanf_i+0x1aa>
 800d24e:	2001      	movs	r0, #1
 800d250:	e7f2      	b.n	800d238 <_scanf_i+0x1bc>
 800d252:	bf00      	nop
 800d254:	0800eaa0 	.word	0x0800eaa0
 800d258:	0800de29 	.word	0x0800de29
 800d25c:	0800dd41 	.word	0x0800dd41
 800d260:	080106c8 	.word	0x080106c8

0800d264 <__sccl>:
 800d264:	b570      	push	{r4, r5, r6, lr}
 800d266:	780b      	ldrb	r3, [r1, #0]
 800d268:	4604      	mov	r4, r0
 800d26a:	2b5e      	cmp	r3, #94	; 0x5e
 800d26c:	bf0b      	itete	eq
 800d26e:	784b      	ldrbeq	r3, [r1, #1]
 800d270:	1c4a      	addne	r2, r1, #1
 800d272:	1c8a      	addeq	r2, r1, #2
 800d274:	2100      	movne	r1, #0
 800d276:	bf08      	it	eq
 800d278:	2101      	moveq	r1, #1
 800d27a:	3801      	subs	r0, #1
 800d27c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d280:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d284:	42a8      	cmp	r0, r5
 800d286:	d1fb      	bne.n	800d280 <__sccl+0x1c>
 800d288:	b90b      	cbnz	r3, 800d28e <__sccl+0x2a>
 800d28a:	1e50      	subs	r0, r2, #1
 800d28c:	bd70      	pop	{r4, r5, r6, pc}
 800d28e:	f081 0101 	eor.w	r1, r1, #1
 800d292:	54e1      	strb	r1, [r4, r3]
 800d294:	4610      	mov	r0, r2
 800d296:	4602      	mov	r2, r0
 800d298:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d29c:	2d2d      	cmp	r5, #45	; 0x2d
 800d29e:	d005      	beq.n	800d2ac <__sccl+0x48>
 800d2a0:	2d5d      	cmp	r5, #93	; 0x5d
 800d2a2:	d016      	beq.n	800d2d2 <__sccl+0x6e>
 800d2a4:	2d00      	cmp	r5, #0
 800d2a6:	d0f1      	beq.n	800d28c <__sccl+0x28>
 800d2a8:	462b      	mov	r3, r5
 800d2aa:	e7f2      	b.n	800d292 <__sccl+0x2e>
 800d2ac:	7846      	ldrb	r6, [r0, #1]
 800d2ae:	2e5d      	cmp	r6, #93	; 0x5d
 800d2b0:	d0fa      	beq.n	800d2a8 <__sccl+0x44>
 800d2b2:	42b3      	cmp	r3, r6
 800d2b4:	dcf8      	bgt.n	800d2a8 <__sccl+0x44>
 800d2b6:	3002      	adds	r0, #2
 800d2b8:	461a      	mov	r2, r3
 800d2ba:	3201      	adds	r2, #1
 800d2bc:	4296      	cmp	r6, r2
 800d2be:	54a1      	strb	r1, [r4, r2]
 800d2c0:	dcfb      	bgt.n	800d2ba <__sccl+0x56>
 800d2c2:	1af2      	subs	r2, r6, r3
 800d2c4:	3a01      	subs	r2, #1
 800d2c6:	1c5d      	adds	r5, r3, #1
 800d2c8:	42b3      	cmp	r3, r6
 800d2ca:	bfa8      	it	ge
 800d2cc:	2200      	movge	r2, #0
 800d2ce:	18ab      	adds	r3, r5, r2
 800d2d0:	e7e1      	b.n	800d296 <__sccl+0x32>
 800d2d2:	4610      	mov	r0, r2
 800d2d4:	e7da      	b.n	800d28c <__sccl+0x28>
	...

0800d2d8 <__sflush_r>:
 800d2d8:	898a      	ldrh	r2, [r1, #12]
 800d2da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2de:	4605      	mov	r5, r0
 800d2e0:	0710      	lsls	r0, r2, #28
 800d2e2:	460c      	mov	r4, r1
 800d2e4:	d458      	bmi.n	800d398 <__sflush_r+0xc0>
 800d2e6:	684b      	ldr	r3, [r1, #4]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	dc05      	bgt.n	800d2f8 <__sflush_r+0x20>
 800d2ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	dc02      	bgt.n	800d2f8 <__sflush_r+0x20>
 800d2f2:	2000      	movs	r0, #0
 800d2f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d2fa:	2e00      	cmp	r6, #0
 800d2fc:	d0f9      	beq.n	800d2f2 <__sflush_r+0x1a>
 800d2fe:	2300      	movs	r3, #0
 800d300:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d304:	682f      	ldr	r7, [r5, #0]
 800d306:	6a21      	ldr	r1, [r4, #32]
 800d308:	602b      	str	r3, [r5, #0]
 800d30a:	d032      	beq.n	800d372 <__sflush_r+0x9a>
 800d30c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d30e:	89a3      	ldrh	r3, [r4, #12]
 800d310:	075a      	lsls	r2, r3, #29
 800d312:	d505      	bpl.n	800d320 <__sflush_r+0x48>
 800d314:	6863      	ldr	r3, [r4, #4]
 800d316:	1ac0      	subs	r0, r0, r3
 800d318:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d31a:	b10b      	cbz	r3, 800d320 <__sflush_r+0x48>
 800d31c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d31e:	1ac0      	subs	r0, r0, r3
 800d320:	2300      	movs	r3, #0
 800d322:	4602      	mov	r2, r0
 800d324:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d326:	6a21      	ldr	r1, [r4, #32]
 800d328:	4628      	mov	r0, r5
 800d32a:	47b0      	blx	r6
 800d32c:	1c43      	adds	r3, r0, #1
 800d32e:	89a3      	ldrh	r3, [r4, #12]
 800d330:	d106      	bne.n	800d340 <__sflush_r+0x68>
 800d332:	6829      	ldr	r1, [r5, #0]
 800d334:	291d      	cmp	r1, #29
 800d336:	d82b      	bhi.n	800d390 <__sflush_r+0xb8>
 800d338:	4a29      	ldr	r2, [pc, #164]	; (800d3e0 <__sflush_r+0x108>)
 800d33a:	410a      	asrs	r2, r1
 800d33c:	07d6      	lsls	r6, r2, #31
 800d33e:	d427      	bmi.n	800d390 <__sflush_r+0xb8>
 800d340:	2200      	movs	r2, #0
 800d342:	6062      	str	r2, [r4, #4]
 800d344:	04d9      	lsls	r1, r3, #19
 800d346:	6922      	ldr	r2, [r4, #16]
 800d348:	6022      	str	r2, [r4, #0]
 800d34a:	d504      	bpl.n	800d356 <__sflush_r+0x7e>
 800d34c:	1c42      	adds	r2, r0, #1
 800d34e:	d101      	bne.n	800d354 <__sflush_r+0x7c>
 800d350:	682b      	ldr	r3, [r5, #0]
 800d352:	b903      	cbnz	r3, 800d356 <__sflush_r+0x7e>
 800d354:	6560      	str	r0, [r4, #84]	; 0x54
 800d356:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d358:	602f      	str	r7, [r5, #0]
 800d35a:	2900      	cmp	r1, #0
 800d35c:	d0c9      	beq.n	800d2f2 <__sflush_r+0x1a>
 800d35e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d362:	4299      	cmp	r1, r3
 800d364:	d002      	beq.n	800d36c <__sflush_r+0x94>
 800d366:	4628      	mov	r0, r5
 800d368:	f7ff f8cc 	bl	800c504 <_free_r>
 800d36c:	2000      	movs	r0, #0
 800d36e:	6360      	str	r0, [r4, #52]	; 0x34
 800d370:	e7c0      	b.n	800d2f4 <__sflush_r+0x1c>
 800d372:	2301      	movs	r3, #1
 800d374:	4628      	mov	r0, r5
 800d376:	47b0      	blx	r6
 800d378:	1c41      	adds	r1, r0, #1
 800d37a:	d1c8      	bne.n	800d30e <__sflush_r+0x36>
 800d37c:	682b      	ldr	r3, [r5, #0]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d0c5      	beq.n	800d30e <__sflush_r+0x36>
 800d382:	2b1d      	cmp	r3, #29
 800d384:	d001      	beq.n	800d38a <__sflush_r+0xb2>
 800d386:	2b16      	cmp	r3, #22
 800d388:	d101      	bne.n	800d38e <__sflush_r+0xb6>
 800d38a:	602f      	str	r7, [r5, #0]
 800d38c:	e7b1      	b.n	800d2f2 <__sflush_r+0x1a>
 800d38e:	89a3      	ldrh	r3, [r4, #12]
 800d390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d394:	81a3      	strh	r3, [r4, #12]
 800d396:	e7ad      	b.n	800d2f4 <__sflush_r+0x1c>
 800d398:	690f      	ldr	r7, [r1, #16]
 800d39a:	2f00      	cmp	r7, #0
 800d39c:	d0a9      	beq.n	800d2f2 <__sflush_r+0x1a>
 800d39e:	0793      	lsls	r3, r2, #30
 800d3a0:	680e      	ldr	r6, [r1, #0]
 800d3a2:	bf08      	it	eq
 800d3a4:	694b      	ldreq	r3, [r1, #20]
 800d3a6:	600f      	str	r7, [r1, #0]
 800d3a8:	bf18      	it	ne
 800d3aa:	2300      	movne	r3, #0
 800d3ac:	eba6 0807 	sub.w	r8, r6, r7
 800d3b0:	608b      	str	r3, [r1, #8]
 800d3b2:	f1b8 0f00 	cmp.w	r8, #0
 800d3b6:	dd9c      	ble.n	800d2f2 <__sflush_r+0x1a>
 800d3b8:	6a21      	ldr	r1, [r4, #32]
 800d3ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d3bc:	4643      	mov	r3, r8
 800d3be:	463a      	mov	r2, r7
 800d3c0:	4628      	mov	r0, r5
 800d3c2:	47b0      	blx	r6
 800d3c4:	2800      	cmp	r0, #0
 800d3c6:	dc06      	bgt.n	800d3d6 <__sflush_r+0xfe>
 800d3c8:	89a3      	ldrh	r3, [r4, #12]
 800d3ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3ce:	81a3      	strh	r3, [r4, #12]
 800d3d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d3d4:	e78e      	b.n	800d2f4 <__sflush_r+0x1c>
 800d3d6:	4407      	add	r7, r0
 800d3d8:	eba8 0800 	sub.w	r8, r8, r0
 800d3dc:	e7e9      	b.n	800d3b2 <__sflush_r+0xda>
 800d3de:	bf00      	nop
 800d3e0:	dfbffffe 	.word	0xdfbffffe

0800d3e4 <_fflush_r>:
 800d3e4:	b538      	push	{r3, r4, r5, lr}
 800d3e6:	690b      	ldr	r3, [r1, #16]
 800d3e8:	4605      	mov	r5, r0
 800d3ea:	460c      	mov	r4, r1
 800d3ec:	b913      	cbnz	r3, 800d3f4 <_fflush_r+0x10>
 800d3ee:	2500      	movs	r5, #0
 800d3f0:	4628      	mov	r0, r5
 800d3f2:	bd38      	pop	{r3, r4, r5, pc}
 800d3f4:	b118      	cbz	r0, 800d3fe <_fflush_r+0x1a>
 800d3f6:	6a03      	ldr	r3, [r0, #32]
 800d3f8:	b90b      	cbnz	r3, 800d3fe <_fflush_r+0x1a>
 800d3fa:	f7fe f8e7 	bl	800b5cc <__sinit>
 800d3fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d0f3      	beq.n	800d3ee <_fflush_r+0xa>
 800d406:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d408:	07d0      	lsls	r0, r2, #31
 800d40a:	d404      	bmi.n	800d416 <_fflush_r+0x32>
 800d40c:	0599      	lsls	r1, r3, #22
 800d40e:	d402      	bmi.n	800d416 <_fflush_r+0x32>
 800d410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d412:	f7fe f9da 	bl	800b7ca <__retarget_lock_acquire_recursive>
 800d416:	4628      	mov	r0, r5
 800d418:	4621      	mov	r1, r4
 800d41a:	f7ff ff5d 	bl	800d2d8 <__sflush_r>
 800d41e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d420:	07da      	lsls	r2, r3, #31
 800d422:	4605      	mov	r5, r0
 800d424:	d4e4      	bmi.n	800d3f0 <_fflush_r+0xc>
 800d426:	89a3      	ldrh	r3, [r4, #12]
 800d428:	059b      	lsls	r3, r3, #22
 800d42a:	d4e1      	bmi.n	800d3f0 <_fflush_r+0xc>
 800d42c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d42e:	f7fe f9cd 	bl	800b7cc <__retarget_lock_release_recursive>
 800d432:	e7dd      	b.n	800d3f0 <_fflush_r+0xc>

0800d434 <__malloc_lock>:
 800d434:	4801      	ldr	r0, [pc, #4]	; (800d43c <__malloc_lock+0x8>)
 800d436:	f7fe b9c8 	b.w	800b7ca <__retarget_lock_acquire_recursive>
 800d43a:	bf00      	nop
 800d43c:	20007e78 	.word	0x20007e78

0800d440 <__malloc_unlock>:
 800d440:	4801      	ldr	r0, [pc, #4]	; (800d448 <__malloc_unlock+0x8>)
 800d442:	f7fe b9c3 	b.w	800b7cc <__retarget_lock_release_recursive>
 800d446:	bf00      	nop
 800d448:	20007e78 	.word	0x20007e78

0800d44c <_Balloc>:
 800d44c:	b570      	push	{r4, r5, r6, lr}
 800d44e:	69c6      	ldr	r6, [r0, #28]
 800d450:	4604      	mov	r4, r0
 800d452:	460d      	mov	r5, r1
 800d454:	b976      	cbnz	r6, 800d474 <_Balloc+0x28>
 800d456:	2010      	movs	r0, #16
 800d458:	f7ff fd0e 	bl	800ce78 <malloc>
 800d45c:	4602      	mov	r2, r0
 800d45e:	61e0      	str	r0, [r4, #28]
 800d460:	b920      	cbnz	r0, 800d46c <_Balloc+0x20>
 800d462:	4b18      	ldr	r3, [pc, #96]	; (800d4c4 <_Balloc+0x78>)
 800d464:	4818      	ldr	r0, [pc, #96]	; (800d4c8 <_Balloc+0x7c>)
 800d466:	216b      	movs	r1, #107	; 0x6b
 800d468:	f7fe f9b2 	bl	800b7d0 <__assert_func>
 800d46c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d470:	6006      	str	r6, [r0, #0]
 800d472:	60c6      	str	r6, [r0, #12]
 800d474:	69e6      	ldr	r6, [r4, #28]
 800d476:	68f3      	ldr	r3, [r6, #12]
 800d478:	b183      	cbz	r3, 800d49c <_Balloc+0x50>
 800d47a:	69e3      	ldr	r3, [r4, #28]
 800d47c:	68db      	ldr	r3, [r3, #12]
 800d47e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d482:	b9b8      	cbnz	r0, 800d4b4 <_Balloc+0x68>
 800d484:	2101      	movs	r1, #1
 800d486:	fa01 f605 	lsl.w	r6, r1, r5
 800d48a:	1d72      	adds	r2, r6, #5
 800d48c:	0092      	lsls	r2, r2, #2
 800d48e:	4620      	mov	r0, r4
 800d490:	f000 fe25 	bl	800e0de <_calloc_r>
 800d494:	b160      	cbz	r0, 800d4b0 <_Balloc+0x64>
 800d496:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d49a:	e00e      	b.n	800d4ba <_Balloc+0x6e>
 800d49c:	2221      	movs	r2, #33	; 0x21
 800d49e:	2104      	movs	r1, #4
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	f000 fe1c 	bl	800e0de <_calloc_r>
 800d4a6:	69e3      	ldr	r3, [r4, #28]
 800d4a8:	60f0      	str	r0, [r6, #12]
 800d4aa:	68db      	ldr	r3, [r3, #12]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d1e4      	bne.n	800d47a <_Balloc+0x2e>
 800d4b0:	2000      	movs	r0, #0
 800d4b2:	bd70      	pop	{r4, r5, r6, pc}
 800d4b4:	6802      	ldr	r2, [r0, #0]
 800d4b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4c0:	e7f7      	b.n	800d4b2 <_Balloc+0x66>
 800d4c2:	bf00      	nop
 800d4c4:	08010627 	.word	0x08010627
 800d4c8:	080106d3 	.word	0x080106d3

0800d4cc <_Bfree>:
 800d4cc:	b570      	push	{r4, r5, r6, lr}
 800d4ce:	69c6      	ldr	r6, [r0, #28]
 800d4d0:	4605      	mov	r5, r0
 800d4d2:	460c      	mov	r4, r1
 800d4d4:	b976      	cbnz	r6, 800d4f4 <_Bfree+0x28>
 800d4d6:	2010      	movs	r0, #16
 800d4d8:	f7ff fcce 	bl	800ce78 <malloc>
 800d4dc:	4602      	mov	r2, r0
 800d4de:	61e8      	str	r0, [r5, #28]
 800d4e0:	b920      	cbnz	r0, 800d4ec <_Bfree+0x20>
 800d4e2:	4b09      	ldr	r3, [pc, #36]	; (800d508 <_Bfree+0x3c>)
 800d4e4:	4809      	ldr	r0, [pc, #36]	; (800d50c <_Bfree+0x40>)
 800d4e6:	218f      	movs	r1, #143	; 0x8f
 800d4e8:	f7fe f972 	bl	800b7d0 <__assert_func>
 800d4ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4f0:	6006      	str	r6, [r0, #0]
 800d4f2:	60c6      	str	r6, [r0, #12]
 800d4f4:	b13c      	cbz	r4, 800d506 <_Bfree+0x3a>
 800d4f6:	69eb      	ldr	r3, [r5, #28]
 800d4f8:	6862      	ldr	r2, [r4, #4]
 800d4fa:	68db      	ldr	r3, [r3, #12]
 800d4fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d500:	6021      	str	r1, [r4, #0]
 800d502:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d506:	bd70      	pop	{r4, r5, r6, pc}
 800d508:	08010627 	.word	0x08010627
 800d50c:	080106d3 	.word	0x080106d3

0800d510 <__multadd>:
 800d510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d514:	690d      	ldr	r5, [r1, #16]
 800d516:	4607      	mov	r7, r0
 800d518:	460c      	mov	r4, r1
 800d51a:	461e      	mov	r6, r3
 800d51c:	f101 0c14 	add.w	ip, r1, #20
 800d520:	2000      	movs	r0, #0
 800d522:	f8dc 3000 	ldr.w	r3, [ip]
 800d526:	b299      	uxth	r1, r3
 800d528:	fb02 6101 	mla	r1, r2, r1, r6
 800d52c:	0c1e      	lsrs	r6, r3, #16
 800d52e:	0c0b      	lsrs	r3, r1, #16
 800d530:	fb02 3306 	mla	r3, r2, r6, r3
 800d534:	b289      	uxth	r1, r1
 800d536:	3001      	adds	r0, #1
 800d538:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d53c:	4285      	cmp	r5, r0
 800d53e:	f84c 1b04 	str.w	r1, [ip], #4
 800d542:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d546:	dcec      	bgt.n	800d522 <__multadd+0x12>
 800d548:	b30e      	cbz	r6, 800d58e <__multadd+0x7e>
 800d54a:	68a3      	ldr	r3, [r4, #8]
 800d54c:	42ab      	cmp	r3, r5
 800d54e:	dc19      	bgt.n	800d584 <__multadd+0x74>
 800d550:	6861      	ldr	r1, [r4, #4]
 800d552:	4638      	mov	r0, r7
 800d554:	3101      	adds	r1, #1
 800d556:	f7ff ff79 	bl	800d44c <_Balloc>
 800d55a:	4680      	mov	r8, r0
 800d55c:	b928      	cbnz	r0, 800d56a <__multadd+0x5a>
 800d55e:	4602      	mov	r2, r0
 800d560:	4b0c      	ldr	r3, [pc, #48]	; (800d594 <__multadd+0x84>)
 800d562:	480d      	ldr	r0, [pc, #52]	; (800d598 <__multadd+0x88>)
 800d564:	21ba      	movs	r1, #186	; 0xba
 800d566:	f7fe f933 	bl	800b7d0 <__assert_func>
 800d56a:	6922      	ldr	r2, [r4, #16]
 800d56c:	3202      	adds	r2, #2
 800d56e:	f104 010c 	add.w	r1, r4, #12
 800d572:	0092      	lsls	r2, r2, #2
 800d574:	300c      	adds	r0, #12
 800d576:	f000 fd9d 	bl	800e0b4 <memcpy>
 800d57a:	4621      	mov	r1, r4
 800d57c:	4638      	mov	r0, r7
 800d57e:	f7ff ffa5 	bl	800d4cc <_Bfree>
 800d582:	4644      	mov	r4, r8
 800d584:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d588:	3501      	adds	r5, #1
 800d58a:	615e      	str	r6, [r3, #20]
 800d58c:	6125      	str	r5, [r4, #16]
 800d58e:	4620      	mov	r0, r4
 800d590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d594:	08010696 	.word	0x08010696
 800d598:	080106d3 	.word	0x080106d3

0800d59c <__hi0bits>:
 800d59c:	0c03      	lsrs	r3, r0, #16
 800d59e:	041b      	lsls	r3, r3, #16
 800d5a0:	b9d3      	cbnz	r3, 800d5d8 <__hi0bits+0x3c>
 800d5a2:	0400      	lsls	r0, r0, #16
 800d5a4:	2310      	movs	r3, #16
 800d5a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d5aa:	bf04      	itt	eq
 800d5ac:	0200      	lsleq	r0, r0, #8
 800d5ae:	3308      	addeq	r3, #8
 800d5b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d5b4:	bf04      	itt	eq
 800d5b6:	0100      	lsleq	r0, r0, #4
 800d5b8:	3304      	addeq	r3, #4
 800d5ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d5be:	bf04      	itt	eq
 800d5c0:	0080      	lsleq	r0, r0, #2
 800d5c2:	3302      	addeq	r3, #2
 800d5c4:	2800      	cmp	r0, #0
 800d5c6:	db05      	blt.n	800d5d4 <__hi0bits+0x38>
 800d5c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d5cc:	f103 0301 	add.w	r3, r3, #1
 800d5d0:	bf08      	it	eq
 800d5d2:	2320      	moveq	r3, #32
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	4770      	bx	lr
 800d5d8:	2300      	movs	r3, #0
 800d5da:	e7e4      	b.n	800d5a6 <__hi0bits+0xa>

0800d5dc <__lo0bits>:
 800d5dc:	6803      	ldr	r3, [r0, #0]
 800d5de:	f013 0207 	ands.w	r2, r3, #7
 800d5e2:	d00c      	beq.n	800d5fe <__lo0bits+0x22>
 800d5e4:	07d9      	lsls	r1, r3, #31
 800d5e6:	d422      	bmi.n	800d62e <__lo0bits+0x52>
 800d5e8:	079a      	lsls	r2, r3, #30
 800d5ea:	bf49      	itett	mi
 800d5ec:	085b      	lsrmi	r3, r3, #1
 800d5ee:	089b      	lsrpl	r3, r3, #2
 800d5f0:	6003      	strmi	r3, [r0, #0]
 800d5f2:	2201      	movmi	r2, #1
 800d5f4:	bf5c      	itt	pl
 800d5f6:	6003      	strpl	r3, [r0, #0]
 800d5f8:	2202      	movpl	r2, #2
 800d5fa:	4610      	mov	r0, r2
 800d5fc:	4770      	bx	lr
 800d5fe:	b299      	uxth	r1, r3
 800d600:	b909      	cbnz	r1, 800d606 <__lo0bits+0x2a>
 800d602:	0c1b      	lsrs	r3, r3, #16
 800d604:	2210      	movs	r2, #16
 800d606:	b2d9      	uxtb	r1, r3
 800d608:	b909      	cbnz	r1, 800d60e <__lo0bits+0x32>
 800d60a:	3208      	adds	r2, #8
 800d60c:	0a1b      	lsrs	r3, r3, #8
 800d60e:	0719      	lsls	r1, r3, #28
 800d610:	bf04      	itt	eq
 800d612:	091b      	lsreq	r3, r3, #4
 800d614:	3204      	addeq	r2, #4
 800d616:	0799      	lsls	r1, r3, #30
 800d618:	bf04      	itt	eq
 800d61a:	089b      	lsreq	r3, r3, #2
 800d61c:	3202      	addeq	r2, #2
 800d61e:	07d9      	lsls	r1, r3, #31
 800d620:	d403      	bmi.n	800d62a <__lo0bits+0x4e>
 800d622:	085b      	lsrs	r3, r3, #1
 800d624:	f102 0201 	add.w	r2, r2, #1
 800d628:	d003      	beq.n	800d632 <__lo0bits+0x56>
 800d62a:	6003      	str	r3, [r0, #0]
 800d62c:	e7e5      	b.n	800d5fa <__lo0bits+0x1e>
 800d62e:	2200      	movs	r2, #0
 800d630:	e7e3      	b.n	800d5fa <__lo0bits+0x1e>
 800d632:	2220      	movs	r2, #32
 800d634:	e7e1      	b.n	800d5fa <__lo0bits+0x1e>
	...

0800d638 <__i2b>:
 800d638:	b510      	push	{r4, lr}
 800d63a:	460c      	mov	r4, r1
 800d63c:	2101      	movs	r1, #1
 800d63e:	f7ff ff05 	bl	800d44c <_Balloc>
 800d642:	4602      	mov	r2, r0
 800d644:	b928      	cbnz	r0, 800d652 <__i2b+0x1a>
 800d646:	4b05      	ldr	r3, [pc, #20]	; (800d65c <__i2b+0x24>)
 800d648:	4805      	ldr	r0, [pc, #20]	; (800d660 <__i2b+0x28>)
 800d64a:	f240 1145 	movw	r1, #325	; 0x145
 800d64e:	f7fe f8bf 	bl	800b7d0 <__assert_func>
 800d652:	2301      	movs	r3, #1
 800d654:	6144      	str	r4, [r0, #20]
 800d656:	6103      	str	r3, [r0, #16]
 800d658:	bd10      	pop	{r4, pc}
 800d65a:	bf00      	nop
 800d65c:	08010696 	.word	0x08010696
 800d660:	080106d3 	.word	0x080106d3

0800d664 <__multiply>:
 800d664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d668:	4691      	mov	r9, r2
 800d66a:	690a      	ldr	r2, [r1, #16]
 800d66c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d670:	429a      	cmp	r2, r3
 800d672:	bfb8      	it	lt
 800d674:	460b      	movlt	r3, r1
 800d676:	460c      	mov	r4, r1
 800d678:	bfbc      	itt	lt
 800d67a:	464c      	movlt	r4, r9
 800d67c:	4699      	movlt	r9, r3
 800d67e:	6927      	ldr	r7, [r4, #16]
 800d680:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d684:	68a3      	ldr	r3, [r4, #8]
 800d686:	6861      	ldr	r1, [r4, #4]
 800d688:	eb07 060a 	add.w	r6, r7, sl
 800d68c:	42b3      	cmp	r3, r6
 800d68e:	b085      	sub	sp, #20
 800d690:	bfb8      	it	lt
 800d692:	3101      	addlt	r1, #1
 800d694:	f7ff feda 	bl	800d44c <_Balloc>
 800d698:	b930      	cbnz	r0, 800d6a8 <__multiply+0x44>
 800d69a:	4602      	mov	r2, r0
 800d69c:	4b44      	ldr	r3, [pc, #272]	; (800d7b0 <__multiply+0x14c>)
 800d69e:	4845      	ldr	r0, [pc, #276]	; (800d7b4 <__multiply+0x150>)
 800d6a0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d6a4:	f7fe f894 	bl	800b7d0 <__assert_func>
 800d6a8:	f100 0514 	add.w	r5, r0, #20
 800d6ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d6b0:	462b      	mov	r3, r5
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	4543      	cmp	r3, r8
 800d6b6:	d321      	bcc.n	800d6fc <__multiply+0x98>
 800d6b8:	f104 0314 	add.w	r3, r4, #20
 800d6bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d6c0:	f109 0314 	add.w	r3, r9, #20
 800d6c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d6c8:	9202      	str	r2, [sp, #8]
 800d6ca:	1b3a      	subs	r2, r7, r4
 800d6cc:	3a15      	subs	r2, #21
 800d6ce:	f022 0203 	bic.w	r2, r2, #3
 800d6d2:	3204      	adds	r2, #4
 800d6d4:	f104 0115 	add.w	r1, r4, #21
 800d6d8:	428f      	cmp	r7, r1
 800d6da:	bf38      	it	cc
 800d6dc:	2204      	movcc	r2, #4
 800d6de:	9201      	str	r2, [sp, #4]
 800d6e0:	9a02      	ldr	r2, [sp, #8]
 800d6e2:	9303      	str	r3, [sp, #12]
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	d80c      	bhi.n	800d702 <__multiply+0x9e>
 800d6e8:	2e00      	cmp	r6, #0
 800d6ea:	dd03      	ble.n	800d6f4 <__multiply+0x90>
 800d6ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d05b      	beq.n	800d7ac <__multiply+0x148>
 800d6f4:	6106      	str	r6, [r0, #16]
 800d6f6:	b005      	add	sp, #20
 800d6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6fc:	f843 2b04 	str.w	r2, [r3], #4
 800d700:	e7d8      	b.n	800d6b4 <__multiply+0x50>
 800d702:	f8b3 a000 	ldrh.w	sl, [r3]
 800d706:	f1ba 0f00 	cmp.w	sl, #0
 800d70a:	d024      	beq.n	800d756 <__multiply+0xf2>
 800d70c:	f104 0e14 	add.w	lr, r4, #20
 800d710:	46a9      	mov	r9, r5
 800d712:	f04f 0c00 	mov.w	ip, #0
 800d716:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d71a:	f8d9 1000 	ldr.w	r1, [r9]
 800d71e:	fa1f fb82 	uxth.w	fp, r2
 800d722:	b289      	uxth	r1, r1
 800d724:	fb0a 110b 	mla	r1, sl, fp, r1
 800d728:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d72c:	f8d9 2000 	ldr.w	r2, [r9]
 800d730:	4461      	add	r1, ip
 800d732:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d736:	fb0a c20b 	mla	r2, sl, fp, ip
 800d73a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d73e:	b289      	uxth	r1, r1
 800d740:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d744:	4577      	cmp	r7, lr
 800d746:	f849 1b04 	str.w	r1, [r9], #4
 800d74a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d74e:	d8e2      	bhi.n	800d716 <__multiply+0xb2>
 800d750:	9a01      	ldr	r2, [sp, #4]
 800d752:	f845 c002 	str.w	ip, [r5, r2]
 800d756:	9a03      	ldr	r2, [sp, #12]
 800d758:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d75c:	3304      	adds	r3, #4
 800d75e:	f1b9 0f00 	cmp.w	r9, #0
 800d762:	d021      	beq.n	800d7a8 <__multiply+0x144>
 800d764:	6829      	ldr	r1, [r5, #0]
 800d766:	f104 0c14 	add.w	ip, r4, #20
 800d76a:	46ae      	mov	lr, r5
 800d76c:	f04f 0a00 	mov.w	sl, #0
 800d770:	f8bc b000 	ldrh.w	fp, [ip]
 800d774:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d778:	fb09 220b 	mla	r2, r9, fp, r2
 800d77c:	4452      	add	r2, sl
 800d77e:	b289      	uxth	r1, r1
 800d780:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d784:	f84e 1b04 	str.w	r1, [lr], #4
 800d788:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d78c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d790:	f8be 1000 	ldrh.w	r1, [lr]
 800d794:	fb09 110a 	mla	r1, r9, sl, r1
 800d798:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d79c:	4567      	cmp	r7, ip
 800d79e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d7a2:	d8e5      	bhi.n	800d770 <__multiply+0x10c>
 800d7a4:	9a01      	ldr	r2, [sp, #4]
 800d7a6:	50a9      	str	r1, [r5, r2]
 800d7a8:	3504      	adds	r5, #4
 800d7aa:	e799      	b.n	800d6e0 <__multiply+0x7c>
 800d7ac:	3e01      	subs	r6, #1
 800d7ae:	e79b      	b.n	800d6e8 <__multiply+0x84>
 800d7b0:	08010696 	.word	0x08010696
 800d7b4:	080106d3 	.word	0x080106d3

0800d7b8 <__pow5mult>:
 800d7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7bc:	4615      	mov	r5, r2
 800d7be:	f012 0203 	ands.w	r2, r2, #3
 800d7c2:	4606      	mov	r6, r0
 800d7c4:	460f      	mov	r7, r1
 800d7c6:	d007      	beq.n	800d7d8 <__pow5mult+0x20>
 800d7c8:	4c25      	ldr	r4, [pc, #148]	; (800d860 <__pow5mult+0xa8>)
 800d7ca:	3a01      	subs	r2, #1
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d7d2:	f7ff fe9d 	bl	800d510 <__multadd>
 800d7d6:	4607      	mov	r7, r0
 800d7d8:	10ad      	asrs	r5, r5, #2
 800d7da:	d03d      	beq.n	800d858 <__pow5mult+0xa0>
 800d7dc:	69f4      	ldr	r4, [r6, #28]
 800d7de:	b97c      	cbnz	r4, 800d800 <__pow5mult+0x48>
 800d7e0:	2010      	movs	r0, #16
 800d7e2:	f7ff fb49 	bl	800ce78 <malloc>
 800d7e6:	4602      	mov	r2, r0
 800d7e8:	61f0      	str	r0, [r6, #28]
 800d7ea:	b928      	cbnz	r0, 800d7f8 <__pow5mult+0x40>
 800d7ec:	4b1d      	ldr	r3, [pc, #116]	; (800d864 <__pow5mult+0xac>)
 800d7ee:	481e      	ldr	r0, [pc, #120]	; (800d868 <__pow5mult+0xb0>)
 800d7f0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d7f4:	f7fd ffec 	bl	800b7d0 <__assert_func>
 800d7f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d7fc:	6004      	str	r4, [r0, #0]
 800d7fe:	60c4      	str	r4, [r0, #12]
 800d800:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d808:	b94c      	cbnz	r4, 800d81e <__pow5mult+0x66>
 800d80a:	f240 2171 	movw	r1, #625	; 0x271
 800d80e:	4630      	mov	r0, r6
 800d810:	f7ff ff12 	bl	800d638 <__i2b>
 800d814:	2300      	movs	r3, #0
 800d816:	f8c8 0008 	str.w	r0, [r8, #8]
 800d81a:	4604      	mov	r4, r0
 800d81c:	6003      	str	r3, [r0, #0]
 800d81e:	f04f 0900 	mov.w	r9, #0
 800d822:	07eb      	lsls	r3, r5, #31
 800d824:	d50a      	bpl.n	800d83c <__pow5mult+0x84>
 800d826:	4639      	mov	r1, r7
 800d828:	4622      	mov	r2, r4
 800d82a:	4630      	mov	r0, r6
 800d82c:	f7ff ff1a 	bl	800d664 <__multiply>
 800d830:	4639      	mov	r1, r7
 800d832:	4680      	mov	r8, r0
 800d834:	4630      	mov	r0, r6
 800d836:	f7ff fe49 	bl	800d4cc <_Bfree>
 800d83a:	4647      	mov	r7, r8
 800d83c:	106d      	asrs	r5, r5, #1
 800d83e:	d00b      	beq.n	800d858 <__pow5mult+0xa0>
 800d840:	6820      	ldr	r0, [r4, #0]
 800d842:	b938      	cbnz	r0, 800d854 <__pow5mult+0x9c>
 800d844:	4622      	mov	r2, r4
 800d846:	4621      	mov	r1, r4
 800d848:	4630      	mov	r0, r6
 800d84a:	f7ff ff0b 	bl	800d664 <__multiply>
 800d84e:	6020      	str	r0, [r4, #0]
 800d850:	f8c0 9000 	str.w	r9, [r0]
 800d854:	4604      	mov	r4, r0
 800d856:	e7e4      	b.n	800d822 <__pow5mult+0x6a>
 800d858:	4638      	mov	r0, r7
 800d85a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d85e:	bf00      	nop
 800d860:	08010820 	.word	0x08010820
 800d864:	08010627 	.word	0x08010627
 800d868:	080106d3 	.word	0x080106d3

0800d86c <__lshift>:
 800d86c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d870:	460c      	mov	r4, r1
 800d872:	6849      	ldr	r1, [r1, #4]
 800d874:	6923      	ldr	r3, [r4, #16]
 800d876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d87a:	68a3      	ldr	r3, [r4, #8]
 800d87c:	4607      	mov	r7, r0
 800d87e:	4691      	mov	r9, r2
 800d880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d884:	f108 0601 	add.w	r6, r8, #1
 800d888:	42b3      	cmp	r3, r6
 800d88a:	db0b      	blt.n	800d8a4 <__lshift+0x38>
 800d88c:	4638      	mov	r0, r7
 800d88e:	f7ff fddd 	bl	800d44c <_Balloc>
 800d892:	4605      	mov	r5, r0
 800d894:	b948      	cbnz	r0, 800d8aa <__lshift+0x3e>
 800d896:	4602      	mov	r2, r0
 800d898:	4b28      	ldr	r3, [pc, #160]	; (800d93c <__lshift+0xd0>)
 800d89a:	4829      	ldr	r0, [pc, #164]	; (800d940 <__lshift+0xd4>)
 800d89c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d8a0:	f7fd ff96 	bl	800b7d0 <__assert_func>
 800d8a4:	3101      	adds	r1, #1
 800d8a6:	005b      	lsls	r3, r3, #1
 800d8a8:	e7ee      	b.n	800d888 <__lshift+0x1c>
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	f100 0114 	add.w	r1, r0, #20
 800d8b0:	f100 0210 	add.w	r2, r0, #16
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	4553      	cmp	r3, sl
 800d8b8:	db33      	blt.n	800d922 <__lshift+0xb6>
 800d8ba:	6920      	ldr	r0, [r4, #16]
 800d8bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8c0:	f104 0314 	add.w	r3, r4, #20
 800d8c4:	f019 091f 	ands.w	r9, r9, #31
 800d8c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d8d0:	d02b      	beq.n	800d92a <__lshift+0xbe>
 800d8d2:	f1c9 0e20 	rsb	lr, r9, #32
 800d8d6:	468a      	mov	sl, r1
 800d8d8:	2200      	movs	r2, #0
 800d8da:	6818      	ldr	r0, [r3, #0]
 800d8dc:	fa00 f009 	lsl.w	r0, r0, r9
 800d8e0:	4310      	orrs	r0, r2
 800d8e2:	f84a 0b04 	str.w	r0, [sl], #4
 800d8e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8ea:	459c      	cmp	ip, r3
 800d8ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800d8f0:	d8f3      	bhi.n	800d8da <__lshift+0x6e>
 800d8f2:	ebac 0304 	sub.w	r3, ip, r4
 800d8f6:	3b15      	subs	r3, #21
 800d8f8:	f023 0303 	bic.w	r3, r3, #3
 800d8fc:	3304      	adds	r3, #4
 800d8fe:	f104 0015 	add.w	r0, r4, #21
 800d902:	4584      	cmp	ip, r0
 800d904:	bf38      	it	cc
 800d906:	2304      	movcc	r3, #4
 800d908:	50ca      	str	r2, [r1, r3]
 800d90a:	b10a      	cbz	r2, 800d910 <__lshift+0xa4>
 800d90c:	f108 0602 	add.w	r6, r8, #2
 800d910:	3e01      	subs	r6, #1
 800d912:	4638      	mov	r0, r7
 800d914:	612e      	str	r6, [r5, #16]
 800d916:	4621      	mov	r1, r4
 800d918:	f7ff fdd8 	bl	800d4cc <_Bfree>
 800d91c:	4628      	mov	r0, r5
 800d91e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d922:	f842 0f04 	str.w	r0, [r2, #4]!
 800d926:	3301      	adds	r3, #1
 800d928:	e7c5      	b.n	800d8b6 <__lshift+0x4a>
 800d92a:	3904      	subs	r1, #4
 800d92c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d930:	f841 2f04 	str.w	r2, [r1, #4]!
 800d934:	459c      	cmp	ip, r3
 800d936:	d8f9      	bhi.n	800d92c <__lshift+0xc0>
 800d938:	e7ea      	b.n	800d910 <__lshift+0xa4>
 800d93a:	bf00      	nop
 800d93c:	08010696 	.word	0x08010696
 800d940:	080106d3 	.word	0x080106d3

0800d944 <__mcmp>:
 800d944:	b530      	push	{r4, r5, lr}
 800d946:	6902      	ldr	r2, [r0, #16]
 800d948:	690c      	ldr	r4, [r1, #16]
 800d94a:	1b12      	subs	r2, r2, r4
 800d94c:	d10e      	bne.n	800d96c <__mcmp+0x28>
 800d94e:	f100 0314 	add.w	r3, r0, #20
 800d952:	3114      	adds	r1, #20
 800d954:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d958:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d95c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d960:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d964:	42a5      	cmp	r5, r4
 800d966:	d003      	beq.n	800d970 <__mcmp+0x2c>
 800d968:	d305      	bcc.n	800d976 <__mcmp+0x32>
 800d96a:	2201      	movs	r2, #1
 800d96c:	4610      	mov	r0, r2
 800d96e:	bd30      	pop	{r4, r5, pc}
 800d970:	4283      	cmp	r3, r0
 800d972:	d3f3      	bcc.n	800d95c <__mcmp+0x18>
 800d974:	e7fa      	b.n	800d96c <__mcmp+0x28>
 800d976:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d97a:	e7f7      	b.n	800d96c <__mcmp+0x28>

0800d97c <__mdiff>:
 800d97c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d980:	460c      	mov	r4, r1
 800d982:	4606      	mov	r6, r0
 800d984:	4611      	mov	r1, r2
 800d986:	4620      	mov	r0, r4
 800d988:	4690      	mov	r8, r2
 800d98a:	f7ff ffdb 	bl	800d944 <__mcmp>
 800d98e:	1e05      	subs	r5, r0, #0
 800d990:	d110      	bne.n	800d9b4 <__mdiff+0x38>
 800d992:	4629      	mov	r1, r5
 800d994:	4630      	mov	r0, r6
 800d996:	f7ff fd59 	bl	800d44c <_Balloc>
 800d99a:	b930      	cbnz	r0, 800d9aa <__mdiff+0x2e>
 800d99c:	4b3a      	ldr	r3, [pc, #232]	; (800da88 <__mdiff+0x10c>)
 800d99e:	4602      	mov	r2, r0
 800d9a0:	f240 2137 	movw	r1, #567	; 0x237
 800d9a4:	4839      	ldr	r0, [pc, #228]	; (800da8c <__mdiff+0x110>)
 800d9a6:	f7fd ff13 	bl	800b7d0 <__assert_func>
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d9b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9b4:	bfa4      	itt	ge
 800d9b6:	4643      	movge	r3, r8
 800d9b8:	46a0      	movge	r8, r4
 800d9ba:	4630      	mov	r0, r6
 800d9bc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d9c0:	bfa6      	itte	ge
 800d9c2:	461c      	movge	r4, r3
 800d9c4:	2500      	movge	r5, #0
 800d9c6:	2501      	movlt	r5, #1
 800d9c8:	f7ff fd40 	bl	800d44c <_Balloc>
 800d9cc:	b920      	cbnz	r0, 800d9d8 <__mdiff+0x5c>
 800d9ce:	4b2e      	ldr	r3, [pc, #184]	; (800da88 <__mdiff+0x10c>)
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	f240 2145 	movw	r1, #581	; 0x245
 800d9d6:	e7e5      	b.n	800d9a4 <__mdiff+0x28>
 800d9d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d9dc:	6926      	ldr	r6, [r4, #16]
 800d9de:	60c5      	str	r5, [r0, #12]
 800d9e0:	f104 0914 	add.w	r9, r4, #20
 800d9e4:	f108 0514 	add.w	r5, r8, #20
 800d9e8:	f100 0e14 	add.w	lr, r0, #20
 800d9ec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d9f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d9f4:	f108 0210 	add.w	r2, r8, #16
 800d9f8:	46f2      	mov	sl, lr
 800d9fa:	2100      	movs	r1, #0
 800d9fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800da00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800da04:	fa11 f88b 	uxtah	r8, r1, fp
 800da08:	b299      	uxth	r1, r3
 800da0a:	0c1b      	lsrs	r3, r3, #16
 800da0c:	eba8 0801 	sub.w	r8, r8, r1
 800da10:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800da14:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800da18:	fa1f f888 	uxth.w	r8, r8
 800da1c:	1419      	asrs	r1, r3, #16
 800da1e:	454e      	cmp	r6, r9
 800da20:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800da24:	f84a 3b04 	str.w	r3, [sl], #4
 800da28:	d8e8      	bhi.n	800d9fc <__mdiff+0x80>
 800da2a:	1b33      	subs	r3, r6, r4
 800da2c:	3b15      	subs	r3, #21
 800da2e:	f023 0303 	bic.w	r3, r3, #3
 800da32:	3304      	adds	r3, #4
 800da34:	3415      	adds	r4, #21
 800da36:	42a6      	cmp	r6, r4
 800da38:	bf38      	it	cc
 800da3a:	2304      	movcc	r3, #4
 800da3c:	441d      	add	r5, r3
 800da3e:	4473      	add	r3, lr
 800da40:	469e      	mov	lr, r3
 800da42:	462e      	mov	r6, r5
 800da44:	4566      	cmp	r6, ip
 800da46:	d30e      	bcc.n	800da66 <__mdiff+0xea>
 800da48:	f10c 0203 	add.w	r2, ip, #3
 800da4c:	1b52      	subs	r2, r2, r5
 800da4e:	f022 0203 	bic.w	r2, r2, #3
 800da52:	3d03      	subs	r5, #3
 800da54:	45ac      	cmp	ip, r5
 800da56:	bf38      	it	cc
 800da58:	2200      	movcc	r2, #0
 800da5a:	4413      	add	r3, r2
 800da5c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800da60:	b17a      	cbz	r2, 800da82 <__mdiff+0x106>
 800da62:	6107      	str	r7, [r0, #16]
 800da64:	e7a4      	b.n	800d9b0 <__mdiff+0x34>
 800da66:	f856 8b04 	ldr.w	r8, [r6], #4
 800da6a:	fa11 f288 	uxtah	r2, r1, r8
 800da6e:	1414      	asrs	r4, r2, #16
 800da70:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800da74:	b292      	uxth	r2, r2
 800da76:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800da7a:	f84e 2b04 	str.w	r2, [lr], #4
 800da7e:	1421      	asrs	r1, r4, #16
 800da80:	e7e0      	b.n	800da44 <__mdiff+0xc8>
 800da82:	3f01      	subs	r7, #1
 800da84:	e7ea      	b.n	800da5c <__mdiff+0xe0>
 800da86:	bf00      	nop
 800da88:	08010696 	.word	0x08010696
 800da8c:	080106d3 	.word	0x080106d3

0800da90 <__d2b>:
 800da90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800da94:	460f      	mov	r7, r1
 800da96:	2101      	movs	r1, #1
 800da98:	ec59 8b10 	vmov	r8, r9, d0
 800da9c:	4616      	mov	r6, r2
 800da9e:	f7ff fcd5 	bl	800d44c <_Balloc>
 800daa2:	4604      	mov	r4, r0
 800daa4:	b930      	cbnz	r0, 800dab4 <__d2b+0x24>
 800daa6:	4602      	mov	r2, r0
 800daa8:	4b24      	ldr	r3, [pc, #144]	; (800db3c <__d2b+0xac>)
 800daaa:	4825      	ldr	r0, [pc, #148]	; (800db40 <__d2b+0xb0>)
 800daac:	f240 310f 	movw	r1, #783	; 0x30f
 800dab0:	f7fd fe8e 	bl	800b7d0 <__assert_func>
 800dab4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dab8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dabc:	bb2d      	cbnz	r5, 800db0a <__d2b+0x7a>
 800dabe:	9301      	str	r3, [sp, #4]
 800dac0:	f1b8 0300 	subs.w	r3, r8, #0
 800dac4:	d026      	beq.n	800db14 <__d2b+0x84>
 800dac6:	4668      	mov	r0, sp
 800dac8:	9300      	str	r3, [sp, #0]
 800daca:	f7ff fd87 	bl	800d5dc <__lo0bits>
 800dace:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dad2:	b1e8      	cbz	r0, 800db10 <__d2b+0x80>
 800dad4:	f1c0 0320 	rsb	r3, r0, #32
 800dad8:	fa02 f303 	lsl.w	r3, r2, r3
 800dadc:	430b      	orrs	r3, r1
 800dade:	40c2      	lsrs	r2, r0
 800dae0:	6163      	str	r3, [r4, #20]
 800dae2:	9201      	str	r2, [sp, #4]
 800dae4:	9b01      	ldr	r3, [sp, #4]
 800dae6:	61a3      	str	r3, [r4, #24]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	bf14      	ite	ne
 800daec:	2202      	movne	r2, #2
 800daee:	2201      	moveq	r2, #1
 800daf0:	6122      	str	r2, [r4, #16]
 800daf2:	b1bd      	cbz	r5, 800db24 <__d2b+0x94>
 800daf4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800daf8:	4405      	add	r5, r0
 800dafa:	603d      	str	r5, [r7, #0]
 800dafc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800db00:	6030      	str	r0, [r6, #0]
 800db02:	4620      	mov	r0, r4
 800db04:	b003      	add	sp, #12
 800db06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db0e:	e7d6      	b.n	800dabe <__d2b+0x2e>
 800db10:	6161      	str	r1, [r4, #20]
 800db12:	e7e7      	b.n	800dae4 <__d2b+0x54>
 800db14:	a801      	add	r0, sp, #4
 800db16:	f7ff fd61 	bl	800d5dc <__lo0bits>
 800db1a:	9b01      	ldr	r3, [sp, #4]
 800db1c:	6163      	str	r3, [r4, #20]
 800db1e:	3020      	adds	r0, #32
 800db20:	2201      	movs	r2, #1
 800db22:	e7e5      	b.n	800daf0 <__d2b+0x60>
 800db24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800db2c:	6038      	str	r0, [r7, #0]
 800db2e:	6918      	ldr	r0, [r3, #16]
 800db30:	f7ff fd34 	bl	800d59c <__hi0bits>
 800db34:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db38:	e7e2      	b.n	800db00 <__d2b+0x70>
 800db3a:	bf00      	nop
 800db3c:	08010696 	.word	0x08010696
 800db40:	080106d3 	.word	0x080106d3

0800db44 <fiprintf>:
 800db44:	b40e      	push	{r1, r2, r3}
 800db46:	b503      	push	{r0, r1, lr}
 800db48:	4601      	mov	r1, r0
 800db4a:	ab03      	add	r3, sp, #12
 800db4c:	4805      	ldr	r0, [pc, #20]	; (800db64 <fiprintf+0x20>)
 800db4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800db52:	6800      	ldr	r0, [r0, #0]
 800db54:	9301      	str	r3, [sp, #4]
 800db56:	f7ff f875 	bl	800cc44 <_vfiprintf_r>
 800db5a:	b002      	add	sp, #8
 800db5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800db60:	b003      	add	sp, #12
 800db62:	4770      	bx	lr
 800db64:	20000090 	.word	0x20000090

0800db68 <__submore>:
 800db68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db6c:	460c      	mov	r4, r1
 800db6e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800db70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db74:	4299      	cmp	r1, r3
 800db76:	d11d      	bne.n	800dbb4 <__submore+0x4c>
 800db78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800db7c:	f7ff f9a4 	bl	800cec8 <_malloc_r>
 800db80:	b918      	cbnz	r0, 800db8a <__submore+0x22>
 800db82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db8e:	63a3      	str	r3, [r4, #56]	; 0x38
 800db90:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800db94:	6360      	str	r0, [r4, #52]	; 0x34
 800db96:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800db9a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800db9e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800dba2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dba6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800dbaa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800dbae:	6020      	str	r0, [r4, #0]
 800dbb0:	2000      	movs	r0, #0
 800dbb2:	e7e8      	b.n	800db86 <__submore+0x1e>
 800dbb4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800dbb6:	0077      	lsls	r7, r6, #1
 800dbb8:	463a      	mov	r2, r7
 800dbba:	f000 f80f 	bl	800dbdc <_realloc_r>
 800dbbe:	4605      	mov	r5, r0
 800dbc0:	2800      	cmp	r0, #0
 800dbc2:	d0de      	beq.n	800db82 <__submore+0x1a>
 800dbc4:	eb00 0806 	add.w	r8, r0, r6
 800dbc8:	4601      	mov	r1, r0
 800dbca:	4632      	mov	r2, r6
 800dbcc:	4640      	mov	r0, r8
 800dbce:	f000 fa71 	bl	800e0b4 <memcpy>
 800dbd2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800dbd6:	f8c4 8000 	str.w	r8, [r4]
 800dbda:	e7e9      	b.n	800dbb0 <__submore+0x48>

0800dbdc <_realloc_r>:
 800dbdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbe0:	4680      	mov	r8, r0
 800dbe2:	4614      	mov	r4, r2
 800dbe4:	460e      	mov	r6, r1
 800dbe6:	b921      	cbnz	r1, 800dbf2 <_realloc_r+0x16>
 800dbe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbec:	4611      	mov	r1, r2
 800dbee:	f7ff b96b 	b.w	800cec8 <_malloc_r>
 800dbf2:	b92a      	cbnz	r2, 800dc00 <_realloc_r+0x24>
 800dbf4:	f7fe fc86 	bl	800c504 <_free_r>
 800dbf8:	4625      	mov	r5, r4
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc00:	f000 fa95 	bl	800e12e <_malloc_usable_size_r>
 800dc04:	4284      	cmp	r4, r0
 800dc06:	4607      	mov	r7, r0
 800dc08:	d802      	bhi.n	800dc10 <_realloc_r+0x34>
 800dc0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dc0e:	d812      	bhi.n	800dc36 <_realloc_r+0x5a>
 800dc10:	4621      	mov	r1, r4
 800dc12:	4640      	mov	r0, r8
 800dc14:	f7ff f958 	bl	800cec8 <_malloc_r>
 800dc18:	4605      	mov	r5, r0
 800dc1a:	2800      	cmp	r0, #0
 800dc1c:	d0ed      	beq.n	800dbfa <_realloc_r+0x1e>
 800dc1e:	42bc      	cmp	r4, r7
 800dc20:	4622      	mov	r2, r4
 800dc22:	4631      	mov	r1, r6
 800dc24:	bf28      	it	cs
 800dc26:	463a      	movcs	r2, r7
 800dc28:	f000 fa44 	bl	800e0b4 <memcpy>
 800dc2c:	4631      	mov	r1, r6
 800dc2e:	4640      	mov	r0, r8
 800dc30:	f7fe fc68 	bl	800c504 <_free_r>
 800dc34:	e7e1      	b.n	800dbfa <_realloc_r+0x1e>
 800dc36:	4635      	mov	r5, r6
 800dc38:	e7df      	b.n	800dbfa <_realloc_r+0x1e>
	...

0800dc3c <_strtol_l.constprop.0>:
 800dc3c:	2b01      	cmp	r3, #1
 800dc3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc42:	d001      	beq.n	800dc48 <_strtol_l.constprop.0+0xc>
 800dc44:	2b24      	cmp	r3, #36	; 0x24
 800dc46:	d906      	bls.n	800dc56 <_strtol_l.constprop.0+0x1a>
 800dc48:	f7fd fd94 	bl	800b774 <__errno>
 800dc4c:	2316      	movs	r3, #22
 800dc4e:	6003      	str	r3, [r0, #0]
 800dc50:	2000      	movs	r0, #0
 800dc52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc56:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800dd3c <_strtol_l.constprop.0+0x100>
 800dc5a:	460d      	mov	r5, r1
 800dc5c:	462e      	mov	r6, r5
 800dc5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dc62:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800dc66:	f017 0708 	ands.w	r7, r7, #8
 800dc6a:	d1f7      	bne.n	800dc5c <_strtol_l.constprop.0+0x20>
 800dc6c:	2c2d      	cmp	r4, #45	; 0x2d
 800dc6e:	d132      	bne.n	800dcd6 <_strtol_l.constprop.0+0x9a>
 800dc70:	782c      	ldrb	r4, [r5, #0]
 800dc72:	2701      	movs	r7, #1
 800dc74:	1cb5      	adds	r5, r6, #2
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d05b      	beq.n	800dd32 <_strtol_l.constprop.0+0xf6>
 800dc7a:	2b10      	cmp	r3, #16
 800dc7c:	d109      	bne.n	800dc92 <_strtol_l.constprop.0+0x56>
 800dc7e:	2c30      	cmp	r4, #48	; 0x30
 800dc80:	d107      	bne.n	800dc92 <_strtol_l.constprop.0+0x56>
 800dc82:	782c      	ldrb	r4, [r5, #0]
 800dc84:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800dc88:	2c58      	cmp	r4, #88	; 0x58
 800dc8a:	d14d      	bne.n	800dd28 <_strtol_l.constprop.0+0xec>
 800dc8c:	786c      	ldrb	r4, [r5, #1]
 800dc8e:	2310      	movs	r3, #16
 800dc90:	3502      	adds	r5, #2
 800dc92:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800dc96:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800dc9a:	f04f 0e00 	mov.w	lr, #0
 800dc9e:	fbb8 f9f3 	udiv	r9, r8, r3
 800dca2:	4676      	mov	r6, lr
 800dca4:	fb03 8a19 	mls	sl, r3, r9, r8
 800dca8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800dcac:	f1bc 0f09 	cmp.w	ip, #9
 800dcb0:	d816      	bhi.n	800dce0 <_strtol_l.constprop.0+0xa4>
 800dcb2:	4664      	mov	r4, ip
 800dcb4:	42a3      	cmp	r3, r4
 800dcb6:	dd24      	ble.n	800dd02 <_strtol_l.constprop.0+0xc6>
 800dcb8:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800dcbc:	d008      	beq.n	800dcd0 <_strtol_l.constprop.0+0x94>
 800dcbe:	45b1      	cmp	r9, r6
 800dcc0:	d31c      	bcc.n	800dcfc <_strtol_l.constprop.0+0xc0>
 800dcc2:	d101      	bne.n	800dcc8 <_strtol_l.constprop.0+0x8c>
 800dcc4:	45a2      	cmp	sl, r4
 800dcc6:	db19      	blt.n	800dcfc <_strtol_l.constprop.0+0xc0>
 800dcc8:	fb06 4603 	mla	r6, r6, r3, r4
 800dccc:	f04f 0e01 	mov.w	lr, #1
 800dcd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dcd4:	e7e8      	b.n	800dca8 <_strtol_l.constprop.0+0x6c>
 800dcd6:	2c2b      	cmp	r4, #43	; 0x2b
 800dcd8:	bf04      	itt	eq
 800dcda:	782c      	ldrbeq	r4, [r5, #0]
 800dcdc:	1cb5      	addeq	r5, r6, #2
 800dcde:	e7ca      	b.n	800dc76 <_strtol_l.constprop.0+0x3a>
 800dce0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800dce4:	f1bc 0f19 	cmp.w	ip, #25
 800dce8:	d801      	bhi.n	800dcee <_strtol_l.constprop.0+0xb2>
 800dcea:	3c37      	subs	r4, #55	; 0x37
 800dcec:	e7e2      	b.n	800dcb4 <_strtol_l.constprop.0+0x78>
 800dcee:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800dcf2:	f1bc 0f19 	cmp.w	ip, #25
 800dcf6:	d804      	bhi.n	800dd02 <_strtol_l.constprop.0+0xc6>
 800dcf8:	3c57      	subs	r4, #87	; 0x57
 800dcfa:	e7db      	b.n	800dcb4 <_strtol_l.constprop.0+0x78>
 800dcfc:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800dd00:	e7e6      	b.n	800dcd0 <_strtol_l.constprop.0+0x94>
 800dd02:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800dd06:	d105      	bne.n	800dd14 <_strtol_l.constprop.0+0xd8>
 800dd08:	2322      	movs	r3, #34	; 0x22
 800dd0a:	6003      	str	r3, [r0, #0]
 800dd0c:	4646      	mov	r6, r8
 800dd0e:	b942      	cbnz	r2, 800dd22 <_strtol_l.constprop.0+0xe6>
 800dd10:	4630      	mov	r0, r6
 800dd12:	e79e      	b.n	800dc52 <_strtol_l.constprop.0+0x16>
 800dd14:	b107      	cbz	r7, 800dd18 <_strtol_l.constprop.0+0xdc>
 800dd16:	4276      	negs	r6, r6
 800dd18:	2a00      	cmp	r2, #0
 800dd1a:	d0f9      	beq.n	800dd10 <_strtol_l.constprop.0+0xd4>
 800dd1c:	f1be 0f00 	cmp.w	lr, #0
 800dd20:	d000      	beq.n	800dd24 <_strtol_l.constprop.0+0xe8>
 800dd22:	1e69      	subs	r1, r5, #1
 800dd24:	6011      	str	r1, [r2, #0]
 800dd26:	e7f3      	b.n	800dd10 <_strtol_l.constprop.0+0xd4>
 800dd28:	2430      	movs	r4, #48	; 0x30
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d1b1      	bne.n	800dc92 <_strtol_l.constprop.0+0x56>
 800dd2e:	2308      	movs	r3, #8
 800dd30:	e7af      	b.n	800dc92 <_strtol_l.constprop.0+0x56>
 800dd32:	2c30      	cmp	r4, #48	; 0x30
 800dd34:	d0a5      	beq.n	800dc82 <_strtol_l.constprop.0+0x46>
 800dd36:	230a      	movs	r3, #10
 800dd38:	e7ab      	b.n	800dc92 <_strtol_l.constprop.0+0x56>
 800dd3a:	bf00      	nop
 800dd3c:	08010837 	.word	0x08010837

0800dd40 <_strtol_r>:
 800dd40:	f7ff bf7c 	b.w	800dc3c <_strtol_l.constprop.0>

0800dd44 <_strtoul_l.constprop.0>:
 800dd44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd48:	4f36      	ldr	r7, [pc, #216]	; (800de24 <_strtoul_l.constprop.0+0xe0>)
 800dd4a:	4686      	mov	lr, r0
 800dd4c:	460d      	mov	r5, r1
 800dd4e:	4628      	mov	r0, r5
 800dd50:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dd54:	5d3e      	ldrb	r6, [r7, r4]
 800dd56:	f016 0608 	ands.w	r6, r6, #8
 800dd5a:	d1f8      	bne.n	800dd4e <_strtoul_l.constprop.0+0xa>
 800dd5c:	2c2d      	cmp	r4, #45	; 0x2d
 800dd5e:	d130      	bne.n	800ddc2 <_strtoul_l.constprop.0+0x7e>
 800dd60:	782c      	ldrb	r4, [r5, #0]
 800dd62:	2601      	movs	r6, #1
 800dd64:	1c85      	adds	r5, r0, #2
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d057      	beq.n	800de1a <_strtoul_l.constprop.0+0xd6>
 800dd6a:	2b10      	cmp	r3, #16
 800dd6c:	d109      	bne.n	800dd82 <_strtoul_l.constprop.0+0x3e>
 800dd6e:	2c30      	cmp	r4, #48	; 0x30
 800dd70:	d107      	bne.n	800dd82 <_strtoul_l.constprop.0+0x3e>
 800dd72:	7828      	ldrb	r0, [r5, #0]
 800dd74:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800dd78:	2858      	cmp	r0, #88	; 0x58
 800dd7a:	d149      	bne.n	800de10 <_strtoul_l.constprop.0+0xcc>
 800dd7c:	786c      	ldrb	r4, [r5, #1]
 800dd7e:	2310      	movs	r3, #16
 800dd80:	3502      	adds	r5, #2
 800dd82:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800dd86:	2700      	movs	r7, #0
 800dd88:	fbb8 f8f3 	udiv	r8, r8, r3
 800dd8c:	fb03 f908 	mul.w	r9, r3, r8
 800dd90:	ea6f 0909 	mvn.w	r9, r9
 800dd94:	4638      	mov	r0, r7
 800dd96:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800dd9a:	f1bc 0f09 	cmp.w	ip, #9
 800dd9e:	d815      	bhi.n	800ddcc <_strtoul_l.constprop.0+0x88>
 800dda0:	4664      	mov	r4, ip
 800dda2:	42a3      	cmp	r3, r4
 800dda4:	dd23      	ble.n	800ddee <_strtoul_l.constprop.0+0xaa>
 800dda6:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 800ddaa:	d007      	beq.n	800ddbc <_strtoul_l.constprop.0+0x78>
 800ddac:	4580      	cmp	r8, r0
 800ddae:	d31b      	bcc.n	800dde8 <_strtoul_l.constprop.0+0xa4>
 800ddb0:	d101      	bne.n	800ddb6 <_strtoul_l.constprop.0+0x72>
 800ddb2:	45a1      	cmp	r9, r4
 800ddb4:	db18      	blt.n	800dde8 <_strtoul_l.constprop.0+0xa4>
 800ddb6:	fb00 4003 	mla	r0, r0, r3, r4
 800ddba:	2701      	movs	r7, #1
 800ddbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ddc0:	e7e9      	b.n	800dd96 <_strtoul_l.constprop.0+0x52>
 800ddc2:	2c2b      	cmp	r4, #43	; 0x2b
 800ddc4:	bf04      	itt	eq
 800ddc6:	782c      	ldrbeq	r4, [r5, #0]
 800ddc8:	1c85      	addeq	r5, r0, #2
 800ddca:	e7cc      	b.n	800dd66 <_strtoul_l.constprop.0+0x22>
 800ddcc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ddd0:	f1bc 0f19 	cmp.w	ip, #25
 800ddd4:	d801      	bhi.n	800ddda <_strtoul_l.constprop.0+0x96>
 800ddd6:	3c37      	subs	r4, #55	; 0x37
 800ddd8:	e7e3      	b.n	800dda2 <_strtoul_l.constprop.0+0x5e>
 800ddda:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ddde:	f1bc 0f19 	cmp.w	ip, #25
 800dde2:	d804      	bhi.n	800ddee <_strtoul_l.constprop.0+0xaa>
 800dde4:	3c57      	subs	r4, #87	; 0x57
 800dde6:	e7dc      	b.n	800dda2 <_strtoul_l.constprop.0+0x5e>
 800dde8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ddec:	e7e6      	b.n	800ddbc <_strtoul_l.constprop.0+0x78>
 800ddee:	1c7b      	adds	r3, r7, #1
 800ddf0:	d106      	bne.n	800de00 <_strtoul_l.constprop.0+0xbc>
 800ddf2:	2322      	movs	r3, #34	; 0x22
 800ddf4:	f8ce 3000 	str.w	r3, [lr]
 800ddf8:	4638      	mov	r0, r7
 800ddfa:	b932      	cbnz	r2, 800de0a <_strtoul_l.constprop.0+0xc6>
 800ddfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de00:	b106      	cbz	r6, 800de04 <_strtoul_l.constprop.0+0xc0>
 800de02:	4240      	negs	r0, r0
 800de04:	2a00      	cmp	r2, #0
 800de06:	d0f9      	beq.n	800ddfc <_strtoul_l.constprop.0+0xb8>
 800de08:	b107      	cbz	r7, 800de0c <_strtoul_l.constprop.0+0xc8>
 800de0a:	1e69      	subs	r1, r5, #1
 800de0c:	6011      	str	r1, [r2, #0]
 800de0e:	e7f5      	b.n	800ddfc <_strtoul_l.constprop.0+0xb8>
 800de10:	2430      	movs	r4, #48	; 0x30
 800de12:	2b00      	cmp	r3, #0
 800de14:	d1b5      	bne.n	800dd82 <_strtoul_l.constprop.0+0x3e>
 800de16:	2308      	movs	r3, #8
 800de18:	e7b3      	b.n	800dd82 <_strtoul_l.constprop.0+0x3e>
 800de1a:	2c30      	cmp	r4, #48	; 0x30
 800de1c:	d0a9      	beq.n	800dd72 <_strtoul_l.constprop.0+0x2e>
 800de1e:	230a      	movs	r3, #10
 800de20:	e7af      	b.n	800dd82 <_strtoul_l.constprop.0+0x3e>
 800de22:	bf00      	nop
 800de24:	08010837 	.word	0x08010837

0800de28 <_strtoul_r>:
 800de28:	f7ff bf8c 	b.w	800dd44 <_strtoul_l.constprop.0>

0800de2c <__swbuf_r>:
 800de2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de2e:	460e      	mov	r6, r1
 800de30:	4614      	mov	r4, r2
 800de32:	4605      	mov	r5, r0
 800de34:	b118      	cbz	r0, 800de3e <__swbuf_r+0x12>
 800de36:	6a03      	ldr	r3, [r0, #32]
 800de38:	b90b      	cbnz	r3, 800de3e <__swbuf_r+0x12>
 800de3a:	f7fd fbc7 	bl	800b5cc <__sinit>
 800de3e:	69a3      	ldr	r3, [r4, #24]
 800de40:	60a3      	str	r3, [r4, #8]
 800de42:	89a3      	ldrh	r3, [r4, #12]
 800de44:	071a      	lsls	r2, r3, #28
 800de46:	d525      	bpl.n	800de94 <__swbuf_r+0x68>
 800de48:	6923      	ldr	r3, [r4, #16]
 800de4a:	b31b      	cbz	r3, 800de94 <__swbuf_r+0x68>
 800de4c:	6823      	ldr	r3, [r4, #0]
 800de4e:	6922      	ldr	r2, [r4, #16]
 800de50:	1a98      	subs	r0, r3, r2
 800de52:	6963      	ldr	r3, [r4, #20]
 800de54:	b2f6      	uxtb	r6, r6
 800de56:	4283      	cmp	r3, r0
 800de58:	4637      	mov	r7, r6
 800de5a:	dc04      	bgt.n	800de66 <__swbuf_r+0x3a>
 800de5c:	4621      	mov	r1, r4
 800de5e:	4628      	mov	r0, r5
 800de60:	f7ff fac0 	bl	800d3e4 <_fflush_r>
 800de64:	b9e0      	cbnz	r0, 800dea0 <__swbuf_r+0x74>
 800de66:	68a3      	ldr	r3, [r4, #8]
 800de68:	3b01      	subs	r3, #1
 800de6a:	60a3      	str	r3, [r4, #8]
 800de6c:	6823      	ldr	r3, [r4, #0]
 800de6e:	1c5a      	adds	r2, r3, #1
 800de70:	6022      	str	r2, [r4, #0]
 800de72:	701e      	strb	r6, [r3, #0]
 800de74:	6962      	ldr	r2, [r4, #20]
 800de76:	1c43      	adds	r3, r0, #1
 800de78:	429a      	cmp	r2, r3
 800de7a:	d004      	beq.n	800de86 <__swbuf_r+0x5a>
 800de7c:	89a3      	ldrh	r3, [r4, #12]
 800de7e:	07db      	lsls	r3, r3, #31
 800de80:	d506      	bpl.n	800de90 <__swbuf_r+0x64>
 800de82:	2e0a      	cmp	r6, #10
 800de84:	d104      	bne.n	800de90 <__swbuf_r+0x64>
 800de86:	4621      	mov	r1, r4
 800de88:	4628      	mov	r0, r5
 800de8a:	f7ff faab 	bl	800d3e4 <_fflush_r>
 800de8e:	b938      	cbnz	r0, 800dea0 <__swbuf_r+0x74>
 800de90:	4638      	mov	r0, r7
 800de92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de94:	4621      	mov	r1, r4
 800de96:	4628      	mov	r0, r5
 800de98:	f000 f806 	bl	800dea8 <__swsetup_r>
 800de9c:	2800      	cmp	r0, #0
 800de9e:	d0d5      	beq.n	800de4c <__swbuf_r+0x20>
 800dea0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800dea4:	e7f4      	b.n	800de90 <__swbuf_r+0x64>
	...

0800dea8 <__swsetup_r>:
 800dea8:	b538      	push	{r3, r4, r5, lr}
 800deaa:	4b2a      	ldr	r3, [pc, #168]	; (800df54 <__swsetup_r+0xac>)
 800deac:	4605      	mov	r5, r0
 800deae:	6818      	ldr	r0, [r3, #0]
 800deb0:	460c      	mov	r4, r1
 800deb2:	b118      	cbz	r0, 800debc <__swsetup_r+0x14>
 800deb4:	6a03      	ldr	r3, [r0, #32]
 800deb6:	b90b      	cbnz	r3, 800debc <__swsetup_r+0x14>
 800deb8:	f7fd fb88 	bl	800b5cc <__sinit>
 800debc:	89a3      	ldrh	r3, [r4, #12]
 800debe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dec2:	0718      	lsls	r0, r3, #28
 800dec4:	d422      	bmi.n	800df0c <__swsetup_r+0x64>
 800dec6:	06d9      	lsls	r1, r3, #27
 800dec8:	d407      	bmi.n	800deda <__swsetup_r+0x32>
 800deca:	2309      	movs	r3, #9
 800decc:	602b      	str	r3, [r5, #0]
 800dece:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ded2:	81a3      	strh	r3, [r4, #12]
 800ded4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ded8:	e034      	b.n	800df44 <__swsetup_r+0x9c>
 800deda:	0758      	lsls	r0, r3, #29
 800dedc:	d512      	bpl.n	800df04 <__swsetup_r+0x5c>
 800dede:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dee0:	b141      	cbz	r1, 800def4 <__swsetup_r+0x4c>
 800dee2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dee6:	4299      	cmp	r1, r3
 800dee8:	d002      	beq.n	800def0 <__swsetup_r+0x48>
 800deea:	4628      	mov	r0, r5
 800deec:	f7fe fb0a 	bl	800c504 <_free_r>
 800def0:	2300      	movs	r3, #0
 800def2:	6363      	str	r3, [r4, #52]	; 0x34
 800def4:	89a3      	ldrh	r3, [r4, #12]
 800def6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800defa:	81a3      	strh	r3, [r4, #12]
 800defc:	2300      	movs	r3, #0
 800defe:	6063      	str	r3, [r4, #4]
 800df00:	6923      	ldr	r3, [r4, #16]
 800df02:	6023      	str	r3, [r4, #0]
 800df04:	89a3      	ldrh	r3, [r4, #12]
 800df06:	f043 0308 	orr.w	r3, r3, #8
 800df0a:	81a3      	strh	r3, [r4, #12]
 800df0c:	6923      	ldr	r3, [r4, #16]
 800df0e:	b94b      	cbnz	r3, 800df24 <__swsetup_r+0x7c>
 800df10:	89a3      	ldrh	r3, [r4, #12]
 800df12:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800df16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df1a:	d003      	beq.n	800df24 <__swsetup_r+0x7c>
 800df1c:	4621      	mov	r1, r4
 800df1e:	4628      	mov	r0, r5
 800df20:	f000 f840 	bl	800dfa4 <__smakebuf_r>
 800df24:	89a0      	ldrh	r0, [r4, #12]
 800df26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df2a:	f010 0301 	ands.w	r3, r0, #1
 800df2e:	d00a      	beq.n	800df46 <__swsetup_r+0x9e>
 800df30:	2300      	movs	r3, #0
 800df32:	60a3      	str	r3, [r4, #8]
 800df34:	6963      	ldr	r3, [r4, #20]
 800df36:	425b      	negs	r3, r3
 800df38:	61a3      	str	r3, [r4, #24]
 800df3a:	6923      	ldr	r3, [r4, #16]
 800df3c:	b943      	cbnz	r3, 800df50 <__swsetup_r+0xa8>
 800df3e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800df42:	d1c4      	bne.n	800dece <__swsetup_r+0x26>
 800df44:	bd38      	pop	{r3, r4, r5, pc}
 800df46:	0781      	lsls	r1, r0, #30
 800df48:	bf58      	it	pl
 800df4a:	6963      	ldrpl	r3, [r4, #20]
 800df4c:	60a3      	str	r3, [r4, #8]
 800df4e:	e7f4      	b.n	800df3a <__swsetup_r+0x92>
 800df50:	2000      	movs	r0, #0
 800df52:	e7f7      	b.n	800df44 <__swsetup_r+0x9c>
 800df54:	20000090 	.word	0x20000090

0800df58 <__swhatbuf_r>:
 800df58:	b570      	push	{r4, r5, r6, lr}
 800df5a:	460c      	mov	r4, r1
 800df5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df60:	2900      	cmp	r1, #0
 800df62:	b096      	sub	sp, #88	; 0x58
 800df64:	4615      	mov	r5, r2
 800df66:	461e      	mov	r6, r3
 800df68:	da0d      	bge.n	800df86 <__swhatbuf_r+0x2e>
 800df6a:	89a3      	ldrh	r3, [r4, #12]
 800df6c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800df70:	f04f 0100 	mov.w	r1, #0
 800df74:	bf0c      	ite	eq
 800df76:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800df7a:	2340      	movne	r3, #64	; 0x40
 800df7c:	2000      	movs	r0, #0
 800df7e:	6031      	str	r1, [r6, #0]
 800df80:	602b      	str	r3, [r5, #0]
 800df82:	b016      	add	sp, #88	; 0x58
 800df84:	bd70      	pop	{r4, r5, r6, pc}
 800df86:	466a      	mov	r2, sp
 800df88:	f000 f862 	bl	800e050 <_fstat_r>
 800df8c:	2800      	cmp	r0, #0
 800df8e:	dbec      	blt.n	800df6a <__swhatbuf_r+0x12>
 800df90:	9901      	ldr	r1, [sp, #4]
 800df92:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800df96:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800df9a:	4259      	negs	r1, r3
 800df9c:	4159      	adcs	r1, r3
 800df9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dfa2:	e7eb      	b.n	800df7c <__swhatbuf_r+0x24>

0800dfa4 <__smakebuf_r>:
 800dfa4:	898b      	ldrh	r3, [r1, #12]
 800dfa6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dfa8:	079d      	lsls	r5, r3, #30
 800dfaa:	4606      	mov	r6, r0
 800dfac:	460c      	mov	r4, r1
 800dfae:	d507      	bpl.n	800dfc0 <__smakebuf_r+0x1c>
 800dfb0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dfb4:	6023      	str	r3, [r4, #0]
 800dfb6:	6123      	str	r3, [r4, #16]
 800dfb8:	2301      	movs	r3, #1
 800dfba:	6163      	str	r3, [r4, #20]
 800dfbc:	b002      	add	sp, #8
 800dfbe:	bd70      	pop	{r4, r5, r6, pc}
 800dfc0:	ab01      	add	r3, sp, #4
 800dfc2:	466a      	mov	r2, sp
 800dfc4:	f7ff ffc8 	bl	800df58 <__swhatbuf_r>
 800dfc8:	9900      	ldr	r1, [sp, #0]
 800dfca:	4605      	mov	r5, r0
 800dfcc:	4630      	mov	r0, r6
 800dfce:	f7fe ff7b 	bl	800cec8 <_malloc_r>
 800dfd2:	b948      	cbnz	r0, 800dfe8 <__smakebuf_r+0x44>
 800dfd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfd8:	059a      	lsls	r2, r3, #22
 800dfda:	d4ef      	bmi.n	800dfbc <__smakebuf_r+0x18>
 800dfdc:	f023 0303 	bic.w	r3, r3, #3
 800dfe0:	f043 0302 	orr.w	r3, r3, #2
 800dfe4:	81a3      	strh	r3, [r4, #12]
 800dfe6:	e7e3      	b.n	800dfb0 <__smakebuf_r+0xc>
 800dfe8:	89a3      	ldrh	r3, [r4, #12]
 800dfea:	6020      	str	r0, [r4, #0]
 800dfec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dff0:	81a3      	strh	r3, [r4, #12]
 800dff2:	9b00      	ldr	r3, [sp, #0]
 800dff4:	6163      	str	r3, [r4, #20]
 800dff6:	9b01      	ldr	r3, [sp, #4]
 800dff8:	6120      	str	r0, [r4, #16]
 800dffa:	b15b      	cbz	r3, 800e014 <__smakebuf_r+0x70>
 800dffc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e000:	4630      	mov	r0, r6
 800e002:	f000 f837 	bl	800e074 <_isatty_r>
 800e006:	b128      	cbz	r0, 800e014 <__smakebuf_r+0x70>
 800e008:	89a3      	ldrh	r3, [r4, #12]
 800e00a:	f023 0303 	bic.w	r3, r3, #3
 800e00e:	f043 0301 	orr.w	r3, r3, #1
 800e012:	81a3      	strh	r3, [r4, #12]
 800e014:	89a3      	ldrh	r3, [r4, #12]
 800e016:	431d      	orrs	r5, r3
 800e018:	81a5      	strh	r5, [r4, #12]
 800e01a:	e7cf      	b.n	800dfbc <__smakebuf_r+0x18>

0800e01c <memmove>:
 800e01c:	4288      	cmp	r0, r1
 800e01e:	b510      	push	{r4, lr}
 800e020:	eb01 0402 	add.w	r4, r1, r2
 800e024:	d902      	bls.n	800e02c <memmove+0x10>
 800e026:	4284      	cmp	r4, r0
 800e028:	4623      	mov	r3, r4
 800e02a:	d807      	bhi.n	800e03c <memmove+0x20>
 800e02c:	1e43      	subs	r3, r0, #1
 800e02e:	42a1      	cmp	r1, r4
 800e030:	d008      	beq.n	800e044 <memmove+0x28>
 800e032:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e036:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e03a:	e7f8      	b.n	800e02e <memmove+0x12>
 800e03c:	4402      	add	r2, r0
 800e03e:	4601      	mov	r1, r0
 800e040:	428a      	cmp	r2, r1
 800e042:	d100      	bne.n	800e046 <memmove+0x2a>
 800e044:	bd10      	pop	{r4, pc}
 800e046:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e04a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e04e:	e7f7      	b.n	800e040 <memmove+0x24>

0800e050 <_fstat_r>:
 800e050:	b538      	push	{r3, r4, r5, lr}
 800e052:	4d07      	ldr	r5, [pc, #28]	; (800e070 <_fstat_r+0x20>)
 800e054:	2300      	movs	r3, #0
 800e056:	4604      	mov	r4, r0
 800e058:	4608      	mov	r0, r1
 800e05a:	4611      	mov	r1, r2
 800e05c:	602b      	str	r3, [r5, #0]
 800e05e:	f7f5 fe4a 	bl	8003cf6 <_fstat>
 800e062:	1c43      	adds	r3, r0, #1
 800e064:	d102      	bne.n	800e06c <_fstat_r+0x1c>
 800e066:	682b      	ldr	r3, [r5, #0]
 800e068:	b103      	cbz	r3, 800e06c <_fstat_r+0x1c>
 800e06a:	6023      	str	r3, [r4, #0]
 800e06c:	bd38      	pop	{r3, r4, r5, pc}
 800e06e:	bf00      	nop
 800e070:	20007e74 	.word	0x20007e74

0800e074 <_isatty_r>:
 800e074:	b538      	push	{r3, r4, r5, lr}
 800e076:	4d06      	ldr	r5, [pc, #24]	; (800e090 <_isatty_r+0x1c>)
 800e078:	2300      	movs	r3, #0
 800e07a:	4604      	mov	r4, r0
 800e07c:	4608      	mov	r0, r1
 800e07e:	602b      	str	r3, [r5, #0]
 800e080:	f7f5 fe49 	bl	8003d16 <_isatty>
 800e084:	1c43      	adds	r3, r0, #1
 800e086:	d102      	bne.n	800e08e <_isatty_r+0x1a>
 800e088:	682b      	ldr	r3, [r5, #0]
 800e08a:	b103      	cbz	r3, 800e08e <_isatty_r+0x1a>
 800e08c:	6023      	str	r3, [r4, #0]
 800e08e:	bd38      	pop	{r3, r4, r5, pc}
 800e090:	20007e74 	.word	0x20007e74

0800e094 <_sbrk_r>:
 800e094:	b538      	push	{r3, r4, r5, lr}
 800e096:	4d06      	ldr	r5, [pc, #24]	; (800e0b0 <_sbrk_r+0x1c>)
 800e098:	2300      	movs	r3, #0
 800e09a:	4604      	mov	r4, r0
 800e09c:	4608      	mov	r0, r1
 800e09e:	602b      	str	r3, [r5, #0]
 800e0a0:	f7f5 fe52 	bl	8003d48 <_sbrk>
 800e0a4:	1c43      	adds	r3, r0, #1
 800e0a6:	d102      	bne.n	800e0ae <_sbrk_r+0x1a>
 800e0a8:	682b      	ldr	r3, [r5, #0]
 800e0aa:	b103      	cbz	r3, 800e0ae <_sbrk_r+0x1a>
 800e0ac:	6023      	str	r3, [r4, #0]
 800e0ae:	bd38      	pop	{r3, r4, r5, pc}
 800e0b0:	20007e74 	.word	0x20007e74

0800e0b4 <memcpy>:
 800e0b4:	440a      	add	r2, r1
 800e0b6:	4291      	cmp	r1, r2
 800e0b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e0bc:	d100      	bne.n	800e0c0 <memcpy+0xc>
 800e0be:	4770      	bx	lr
 800e0c0:	b510      	push	{r4, lr}
 800e0c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0ca:	4291      	cmp	r1, r2
 800e0cc:	d1f9      	bne.n	800e0c2 <memcpy+0xe>
 800e0ce:	bd10      	pop	{r4, pc}

0800e0d0 <abort>:
 800e0d0:	b508      	push	{r3, lr}
 800e0d2:	2006      	movs	r0, #6
 800e0d4:	f000 f868 	bl	800e1a8 <raise>
 800e0d8:	2001      	movs	r0, #1
 800e0da:	f7f5 fdbd 	bl	8003c58 <_exit>

0800e0de <_calloc_r>:
 800e0de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e0e0:	fba1 2402 	umull	r2, r4, r1, r2
 800e0e4:	b94c      	cbnz	r4, 800e0fa <_calloc_r+0x1c>
 800e0e6:	4611      	mov	r1, r2
 800e0e8:	9201      	str	r2, [sp, #4]
 800e0ea:	f7fe feed 	bl	800cec8 <_malloc_r>
 800e0ee:	9a01      	ldr	r2, [sp, #4]
 800e0f0:	4605      	mov	r5, r0
 800e0f2:	b930      	cbnz	r0, 800e102 <_calloc_r+0x24>
 800e0f4:	4628      	mov	r0, r5
 800e0f6:	b003      	add	sp, #12
 800e0f8:	bd30      	pop	{r4, r5, pc}
 800e0fa:	220c      	movs	r2, #12
 800e0fc:	6002      	str	r2, [r0, #0]
 800e0fe:	2500      	movs	r5, #0
 800e100:	e7f8      	b.n	800e0f4 <_calloc_r+0x16>
 800e102:	4621      	mov	r1, r4
 800e104:	f7fd fae4 	bl	800b6d0 <memset>
 800e108:	e7f4      	b.n	800e0f4 <_calloc_r+0x16>

0800e10a <__ascii_mbtowc>:
 800e10a:	b082      	sub	sp, #8
 800e10c:	b901      	cbnz	r1, 800e110 <__ascii_mbtowc+0x6>
 800e10e:	a901      	add	r1, sp, #4
 800e110:	b142      	cbz	r2, 800e124 <__ascii_mbtowc+0x1a>
 800e112:	b14b      	cbz	r3, 800e128 <__ascii_mbtowc+0x1e>
 800e114:	7813      	ldrb	r3, [r2, #0]
 800e116:	600b      	str	r3, [r1, #0]
 800e118:	7812      	ldrb	r2, [r2, #0]
 800e11a:	1e10      	subs	r0, r2, #0
 800e11c:	bf18      	it	ne
 800e11e:	2001      	movne	r0, #1
 800e120:	b002      	add	sp, #8
 800e122:	4770      	bx	lr
 800e124:	4610      	mov	r0, r2
 800e126:	e7fb      	b.n	800e120 <__ascii_mbtowc+0x16>
 800e128:	f06f 0001 	mvn.w	r0, #1
 800e12c:	e7f8      	b.n	800e120 <__ascii_mbtowc+0x16>

0800e12e <_malloc_usable_size_r>:
 800e12e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e132:	1f18      	subs	r0, r3, #4
 800e134:	2b00      	cmp	r3, #0
 800e136:	bfbc      	itt	lt
 800e138:	580b      	ldrlt	r3, [r1, r0]
 800e13a:	18c0      	addlt	r0, r0, r3
 800e13c:	4770      	bx	lr

0800e13e <__ascii_wctomb>:
 800e13e:	b149      	cbz	r1, 800e154 <__ascii_wctomb+0x16>
 800e140:	2aff      	cmp	r2, #255	; 0xff
 800e142:	bf85      	ittet	hi
 800e144:	238a      	movhi	r3, #138	; 0x8a
 800e146:	6003      	strhi	r3, [r0, #0]
 800e148:	700a      	strbls	r2, [r1, #0]
 800e14a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e14e:	bf98      	it	ls
 800e150:	2001      	movls	r0, #1
 800e152:	4770      	bx	lr
 800e154:	4608      	mov	r0, r1
 800e156:	4770      	bx	lr

0800e158 <_raise_r>:
 800e158:	291f      	cmp	r1, #31
 800e15a:	b538      	push	{r3, r4, r5, lr}
 800e15c:	4604      	mov	r4, r0
 800e15e:	460d      	mov	r5, r1
 800e160:	d904      	bls.n	800e16c <_raise_r+0x14>
 800e162:	2316      	movs	r3, #22
 800e164:	6003      	str	r3, [r0, #0]
 800e166:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e16a:	bd38      	pop	{r3, r4, r5, pc}
 800e16c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e16e:	b112      	cbz	r2, 800e176 <_raise_r+0x1e>
 800e170:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e174:	b94b      	cbnz	r3, 800e18a <_raise_r+0x32>
 800e176:	4620      	mov	r0, r4
 800e178:	f000 f830 	bl	800e1dc <_getpid_r>
 800e17c:	462a      	mov	r2, r5
 800e17e:	4601      	mov	r1, r0
 800e180:	4620      	mov	r0, r4
 800e182:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e186:	f000 b817 	b.w	800e1b8 <_kill_r>
 800e18a:	2b01      	cmp	r3, #1
 800e18c:	d00a      	beq.n	800e1a4 <_raise_r+0x4c>
 800e18e:	1c59      	adds	r1, r3, #1
 800e190:	d103      	bne.n	800e19a <_raise_r+0x42>
 800e192:	2316      	movs	r3, #22
 800e194:	6003      	str	r3, [r0, #0]
 800e196:	2001      	movs	r0, #1
 800e198:	e7e7      	b.n	800e16a <_raise_r+0x12>
 800e19a:	2400      	movs	r4, #0
 800e19c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e1a0:	4628      	mov	r0, r5
 800e1a2:	4798      	blx	r3
 800e1a4:	2000      	movs	r0, #0
 800e1a6:	e7e0      	b.n	800e16a <_raise_r+0x12>

0800e1a8 <raise>:
 800e1a8:	4b02      	ldr	r3, [pc, #8]	; (800e1b4 <raise+0xc>)
 800e1aa:	4601      	mov	r1, r0
 800e1ac:	6818      	ldr	r0, [r3, #0]
 800e1ae:	f7ff bfd3 	b.w	800e158 <_raise_r>
 800e1b2:	bf00      	nop
 800e1b4:	20000090 	.word	0x20000090

0800e1b8 <_kill_r>:
 800e1b8:	b538      	push	{r3, r4, r5, lr}
 800e1ba:	4d07      	ldr	r5, [pc, #28]	; (800e1d8 <_kill_r+0x20>)
 800e1bc:	2300      	movs	r3, #0
 800e1be:	4604      	mov	r4, r0
 800e1c0:	4608      	mov	r0, r1
 800e1c2:	4611      	mov	r1, r2
 800e1c4:	602b      	str	r3, [r5, #0]
 800e1c6:	f7f5 fd37 	bl	8003c38 <_kill>
 800e1ca:	1c43      	adds	r3, r0, #1
 800e1cc:	d102      	bne.n	800e1d4 <_kill_r+0x1c>
 800e1ce:	682b      	ldr	r3, [r5, #0]
 800e1d0:	b103      	cbz	r3, 800e1d4 <_kill_r+0x1c>
 800e1d2:	6023      	str	r3, [r4, #0]
 800e1d4:	bd38      	pop	{r3, r4, r5, pc}
 800e1d6:	bf00      	nop
 800e1d8:	20007e74 	.word	0x20007e74

0800e1dc <_getpid_r>:
 800e1dc:	f7f5 bd24 	b.w	8003c28 <_getpid>

0800e1e0 <sqrt>:
 800e1e0:	b538      	push	{r3, r4, r5, lr}
 800e1e2:	ed2d 8b02 	vpush	{d8}
 800e1e6:	ec55 4b10 	vmov	r4, r5, d0
 800e1ea:	f000 f825 	bl	800e238 <__ieee754_sqrt>
 800e1ee:	4622      	mov	r2, r4
 800e1f0:	462b      	mov	r3, r5
 800e1f2:	4620      	mov	r0, r4
 800e1f4:	4629      	mov	r1, r5
 800e1f6:	eeb0 8a40 	vmov.f32	s16, s0
 800e1fa:	eef0 8a60 	vmov.f32	s17, s1
 800e1fe:	f7f2 fcb5 	bl	8000b6c <__aeabi_dcmpun>
 800e202:	b990      	cbnz	r0, 800e22a <sqrt+0x4a>
 800e204:	2200      	movs	r2, #0
 800e206:	2300      	movs	r3, #0
 800e208:	4620      	mov	r0, r4
 800e20a:	4629      	mov	r1, r5
 800e20c:	f7f2 fc86 	bl	8000b1c <__aeabi_dcmplt>
 800e210:	b158      	cbz	r0, 800e22a <sqrt+0x4a>
 800e212:	f7fd faaf 	bl	800b774 <__errno>
 800e216:	2321      	movs	r3, #33	; 0x21
 800e218:	6003      	str	r3, [r0, #0]
 800e21a:	2200      	movs	r2, #0
 800e21c:	2300      	movs	r3, #0
 800e21e:	4610      	mov	r0, r2
 800e220:	4619      	mov	r1, r3
 800e222:	f7f2 fb33 	bl	800088c <__aeabi_ddiv>
 800e226:	ec41 0b18 	vmov	d8, r0, r1
 800e22a:	eeb0 0a48 	vmov.f32	s0, s16
 800e22e:	eef0 0a68 	vmov.f32	s1, s17
 800e232:	ecbd 8b02 	vpop	{d8}
 800e236:	bd38      	pop	{r3, r4, r5, pc}

0800e238 <__ieee754_sqrt>:
 800e238:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e23c:	ec55 4b10 	vmov	r4, r5, d0
 800e240:	4e67      	ldr	r6, [pc, #412]	; (800e3e0 <__ieee754_sqrt+0x1a8>)
 800e242:	43ae      	bics	r6, r5
 800e244:	ee10 0a10 	vmov	r0, s0
 800e248:	ee10 2a10 	vmov	r2, s0
 800e24c:	4629      	mov	r1, r5
 800e24e:	462b      	mov	r3, r5
 800e250:	d10d      	bne.n	800e26e <__ieee754_sqrt+0x36>
 800e252:	f7f2 f9f1 	bl	8000638 <__aeabi_dmul>
 800e256:	4602      	mov	r2, r0
 800e258:	460b      	mov	r3, r1
 800e25a:	4620      	mov	r0, r4
 800e25c:	4629      	mov	r1, r5
 800e25e:	f7f2 f835 	bl	80002cc <__adddf3>
 800e262:	4604      	mov	r4, r0
 800e264:	460d      	mov	r5, r1
 800e266:	ec45 4b10 	vmov	d0, r4, r5
 800e26a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e26e:	2d00      	cmp	r5, #0
 800e270:	dc0b      	bgt.n	800e28a <__ieee754_sqrt+0x52>
 800e272:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e276:	4326      	orrs	r6, r4
 800e278:	d0f5      	beq.n	800e266 <__ieee754_sqrt+0x2e>
 800e27a:	b135      	cbz	r5, 800e28a <__ieee754_sqrt+0x52>
 800e27c:	f7f2 f824 	bl	80002c8 <__aeabi_dsub>
 800e280:	4602      	mov	r2, r0
 800e282:	460b      	mov	r3, r1
 800e284:	f7f2 fb02 	bl	800088c <__aeabi_ddiv>
 800e288:	e7eb      	b.n	800e262 <__ieee754_sqrt+0x2a>
 800e28a:	1509      	asrs	r1, r1, #20
 800e28c:	f000 808d 	beq.w	800e3aa <__ieee754_sqrt+0x172>
 800e290:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e294:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800e298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e29c:	07c9      	lsls	r1, r1, #31
 800e29e:	bf5c      	itt	pl
 800e2a0:	005b      	lslpl	r3, r3, #1
 800e2a2:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800e2a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e2aa:	bf58      	it	pl
 800e2ac:	0052      	lslpl	r2, r2, #1
 800e2ae:	2500      	movs	r5, #0
 800e2b0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e2b4:	1076      	asrs	r6, r6, #1
 800e2b6:	0052      	lsls	r2, r2, #1
 800e2b8:	f04f 0e16 	mov.w	lr, #22
 800e2bc:	46ac      	mov	ip, r5
 800e2be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e2c2:	eb0c 0001 	add.w	r0, ip, r1
 800e2c6:	4298      	cmp	r0, r3
 800e2c8:	bfde      	ittt	le
 800e2ca:	1a1b      	suble	r3, r3, r0
 800e2cc:	eb00 0c01 	addle.w	ip, r0, r1
 800e2d0:	186d      	addle	r5, r5, r1
 800e2d2:	005b      	lsls	r3, r3, #1
 800e2d4:	f1be 0e01 	subs.w	lr, lr, #1
 800e2d8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e2dc:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e2e0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e2e4:	d1ed      	bne.n	800e2c2 <__ieee754_sqrt+0x8a>
 800e2e6:	4674      	mov	r4, lr
 800e2e8:	2720      	movs	r7, #32
 800e2ea:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800e2ee:	4563      	cmp	r3, ip
 800e2f0:	eb01 000e 	add.w	r0, r1, lr
 800e2f4:	dc02      	bgt.n	800e2fc <__ieee754_sqrt+0xc4>
 800e2f6:	d113      	bne.n	800e320 <__ieee754_sqrt+0xe8>
 800e2f8:	4290      	cmp	r0, r2
 800e2fa:	d811      	bhi.n	800e320 <__ieee754_sqrt+0xe8>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	eb00 0e01 	add.w	lr, r0, r1
 800e302:	da57      	bge.n	800e3b4 <__ieee754_sqrt+0x17c>
 800e304:	f1be 0f00 	cmp.w	lr, #0
 800e308:	db54      	blt.n	800e3b4 <__ieee754_sqrt+0x17c>
 800e30a:	f10c 0801 	add.w	r8, ip, #1
 800e30e:	eba3 030c 	sub.w	r3, r3, ip
 800e312:	4290      	cmp	r0, r2
 800e314:	bf88      	it	hi
 800e316:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800e31a:	1a12      	subs	r2, r2, r0
 800e31c:	440c      	add	r4, r1
 800e31e:	46c4      	mov	ip, r8
 800e320:	005b      	lsls	r3, r3, #1
 800e322:	3f01      	subs	r7, #1
 800e324:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800e328:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e32c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e330:	d1dd      	bne.n	800e2ee <__ieee754_sqrt+0xb6>
 800e332:	4313      	orrs	r3, r2
 800e334:	d01b      	beq.n	800e36e <__ieee754_sqrt+0x136>
 800e336:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800e3e4 <__ieee754_sqrt+0x1ac>
 800e33a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800e3e8 <__ieee754_sqrt+0x1b0>
 800e33e:	e9da 0100 	ldrd	r0, r1, [sl]
 800e342:	e9db 2300 	ldrd	r2, r3, [fp]
 800e346:	f7f1 ffbf 	bl	80002c8 <__aeabi_dsub>
 800e34a:	e9da 8900 	ldrd	r8, r9, [sl]
 800e34e:	4602      	mov	r2, r0
 800e350:	460b      	mov	r3, r1
 800e352:	4640      	mov	r0, r8
 800e354:	4649      	mov	r1, r9
 800e356:	f7f2 fbeb 	bl	8000b30 <__aeabi_dcmple>
 800e35a:	b140      	cbz	r0, 800e36e <__ieee754_sqrt+0x136>
 800e35c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800e360:	e9da 0100 	ldrd	r0, r1, [sl]
 800e364:	e9db 2300 	ldrd	r2, r3, [fp]
 800e368:	d126      	bne.n	800e3b8 <__ieee754_sqrt+0x180>
 800e36a:	3501      	adds	r5, #1
 800e36c:	463c      	mov	r4, r7
 800e36e:	106a      	asrs	r2, r5, #1
 800e370:	0863      	lsrs	r3, r4, #1
 800e372:	07e9      	lsls	r1, r5, #31
 800e374:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e378:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e37c:	bf48      	it	mi
 800e37e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e382:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800e386:	461c      	mov	r4, r3
 800e388:	e76d      	b.n	800e266 <__ieee754_sqrt+0x2e>
 800e38a:	0ad3      	lsrs	r3, r2, #11
 800e38c:	3815      	subs	r0, #21
 800e38e:	0552      	lsls	r2, r2, #21
 800e390:	2b00      	cmp	r3, #0
 800e392:	d0fa      	beq.n	800e38a <__ieee754_sqrt+0x152>
 800e394:	02dc      	lsls	r4, r3, #11
 800e396:	d50a      	bpl.n	800e3ae <__ieee754_sqrt+0x176>
 800e398:	f1c1 0420 	rsb	r4, r1, #32
 800e39c:	fa22 f404 	lsr.w	r4, r2, r4
 800e3a0:	1e4d      	subs	r5, r1, #1
 800e3a2:	408a      	lsls	r2, r1
 800e3a4:	4323      	orrs	r3, r4
 800e3a6:	1b41      	subs	r1, r0, r5
 800e3a8:	e772      	b.n	800e290 <__ieee754_sqrt+0x58>
 800e3aa:	4608      	mov	r0, r1
 800e3ac:	e7f0      	b.n	800e390 <__ieee754_sqrt+0x158>
 800e3ae:	005b      	lsls	r3, r3, #1
 800e3b0:	3101      	adds	r1, #1
 800e3b2:	e7ef      	b.n	800e394 <__ieee754_sqrt+0x15c>
 800e3b4:	46e0      	mov	r8, ip
 800e3b6:	e7aa      	b.n	800e30e <__ieee754_sqrt+0xd6>
 800e3b8:	f7f1 ff88 	bl	80002cc <__adddf3>
 800e3bc:	e9da 8900 	ldrd	r8, r9, [sl]
 800e3c0:	4602      	mov	r2, r0
 800e3c2:	460b      	mov	r3, r1
 800e3c4:	4640      	mov	r0, r8
 800e3c6:	4649      	mov	r1, r9
 800e3c8:	f7f2 fba8 	bl	8000b1c <__aeabi_dcmplt>
 800e3cc:	b120      	cbz	r0, 800e3d8 <__ieee754_sqrt+0x1a0>
 800e3ce:	1ca0      	adds	r0, r4, #2
 800e3d0:	bf08      	it	eq
 800e3d2:	3501      	addeq	r5, #1
 800e3d4:	3402      	adds	r4, #2
 800e3d6:	e7ca      	b.n	800e36e <__ieee754_sqrt+0x136>
 800e3d8:	3401      	adds	r4, #1
 800e3da:	f024 0401 	bic.w	r4, r4, #1
 800e3de:	e7c6      	b.n	800e36e <__ieee754_sqrt+0x136>
 800e3e0:	7ff00000 	.word	0x7ff00000
 800e3e4:	20000200 	.word	0x20000200
 800e3e8:	20000208 	.word	0x20000208

0800e3ec <round>:
 800e3ec:	ec53 2b10 	vmov	r2, r3, d0
 800e3f0:	b570      	push	{r4, r5, r6, lr}
 800e3f2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800e3f6:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800e3fa:	2813      	cmp	r0, #19
 800e3fc:	ee10 5a10 	vmov	r5, s0
 800e400:	4619      	mov	r1, r3
 800e402:	dc18      	bgt.n	800e436 <round+0x4a>
 800e404:	2800      	cmp	r0, #0
 800e406:	da09      	bge.n	800e41c <round+0x30>
 800e408:	3001      	adds	r0, #1
 800e40a:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800e40e:	d103      	bne.n	800e418 <round+0x2c>
 800e410:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800e414:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800e418:	2300      	movs	r3, #0
 800e41a:	e02a      	b.n	800e472 <round+0x86>
 800e41c:	4c16      	ldr	r4, [pc, #88]	; (800e478 <round+0x8c>)
 800e41e:	4104      	asrs	r4, r0
 800e420:	ea03 0604 	and.w	r6, r3, r4
 800e424:	4316      	orrs	r6, r2
 800e426:	d011      	beq.n	800e44c <round+0x60>
 800e428:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e42c:	4103      	asrs	r3, r0
 800e42e:	440b      	add	r3, r1
 800e430:	ea23 0104 	bic.w	r1, r3, r4
 800e434:	e7f0      	b.n	800e418 <round+0x2c>
 800e436:	2833      	cmp	r0, #51	; 0x33
 800e438:	dd0b      	ble.n	800e452 <round+0x66>
 800e43a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800e43e:	d105      	bne.n	800e44c <round+0x60>
 800e440:	ee10 0a10 	vmov	r0, s0
 800e444:	f7f1 ff42 	bl	80002cc <__adddf3>
 800e448:	4602      	mov	r2, r0
 800e44a:	460b      	mov	r3, r1
 800e44c:	ec43 2b10 	vmov	d0, r2, r3
 800e450:	bd70      	pop	{r4, r5, r6, pc}
 800e452:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800e456:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800e45a:	40f4      	lsrs	r4, r6
 800e45c:	4214      	tst	r4, r2
 800e45e:	d0f5      	beq.n	800e44c <round+0x60>
 800e460:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800e464:	2301      	movs	r3, #1
 800e466:	4083      	lsls	r3, r0
 800e468:	195b      	adds	r3, r3, r5
 800e46a:	bf28      	it	cs
 800e46c:	3101      	addcs	r1, #1
 800e46e:	ea23 0304 	bic.w	r3, r3, r4
 800e472:	461a      	mov	r2, r3
 800e474:	460b      	mov	r3, r1
 800e476:	e7e9      	b.n	800e44c <round+0x60>
 800e478:	000fffff 	.word	0x000fffff

0800e47c <trunc>:
 800e47c:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800e480:	ec5c bb10 	vmov	fp, ip, d0
 800e484:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800e488:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800e48c:	2913      	cmp	r1, #19
 800e48e:	4664      	mov	r4, ip
 800e490:	dc11      	bgt.n	800e4b6 <trunc+0x3a>
 800e492:	2900      	cmp	r1, #0
 800e494:	bfa7      	ittee	ge
 800e496:	4b15      	ldrge	r3, [pc, #84]	; (800e4ec <trunc+0x70>)
 800e498:	fa43 f101 	asrge.w	r1, r3, r1
 800e49c:	2200      	movlt	r2, #0
 800e49e:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 800e4a2:	bfa4      	itt	ge
 800e4a4:	2200      	movge	r2, #0
 800e4a6:	ea01 030c 	andge.w	r3, r1, ip
 800e4aa:	4693      	mov	fp, r2
 800e4ac:	469c      	mov	ip, r3
 800e4ae:	ec4c bb10 	vmov	d0, fp, ip
 800e4b2:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800e4b6:	2933      	cmp	r1, #51	; 0x33
 800e4b8:	dd0d      	ble.n	800e4d6 <trunc+0x5a>
 800e4ba:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e4be:	d1f6      	bne.n	800e4ae <trunc+0x32>
 800e4c0:	4663      	mov	r3, ip
 800e4c2:	ee10 2a10 	vmov	r2, s0
 800e4c6:	ee10 0a10 	vmov	r0, s0
 800e4ca:	4621      	mov	r1, r4
 800e4cc:	f7f1 fefe 	bl	80002cc <__adddf3>
 800e4d0:	4683      	mov	fp, r0
 800e4d2:	468c      	mov	ip, r1
 800e4d4:	e7eb      	b.n	800e4ae <trunc+0x32>
 800e4d6:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800e4da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e4de:	40c3      	lsrs	r3, r0
 800e4e0:	ea2b 0603 	bic.w	r6, fp, r3
 800e4e4:	46b3      	mov	fp, r6
 800e4e6:	46a4      	mov	ip, r4
 800e4e8:	e7e1      	b.n	800e4ae <trunc+0x32>
 800e4ea:	bf00      	nop
 800e4ec:	fff00000 	.word	0xfff00000

0800e4f0 <_init>:
 800e4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f2:	bf00      	nop
 800e4f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4f6:	bc08      	pop	{r3}
 800e4f8:	469e      	mov	lr, r3
 800e4fa:	4770      	bx	lr

0800e4fc <_fini>:
 800e4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4fe:	bf00      	nop
 800e500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e502:	bc08      	pop	{r3}
 800e504:	469e      	mov	lr, r3
 800e506:	4770      	bx	lr
