
ChassisController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b888  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000036c  0800ba88  0800ba88  0001ba88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdf4  0800bdf4  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bdf4  0800bdf4  0001bdf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bdfc  0800bdfc  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdfc  0800bdfc  0001bdfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800be00  0800be00  0001be00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800be04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c5c  200000a4  0800bea8  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d00  0800bea8  00024d00  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002acb1  00000000  00000000  000200d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000053f6  00000000  00000000  0004ad83  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a60  00000000  00000000  00050180  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000017d8  00000000  00000000  00051be0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002d610  00000000  00000000  000533b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b251  00000000  00000000  000809c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001086de  00000000  00000000  0009bc19  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a42f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e80  00000000  00000000  001a4374  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000a4 	.word	0x200000a4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800ba70 	.word	0x0800ba70

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000a8 	.word	0x200000a8
 800023c:	0800ba70 	.word	0x0800ba70

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <Parse_AMS_HeartbeatResponse>:
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
 80005fc:	603b      	str	r3, [r7, #0]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	2b00      	cmp	r3, #0
 8000608:	bf14      	ite	ne
 800060a:	2301      	movne	r3, #1
 800060c:	2300      	moveq	r3, #0
 800060e:	b2da      	uxtb	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	701a      	strb	r2, [r3, #0]
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	f003 0302 	and.w	r3, r3, #2
 800061c:	2b00      	cmp	r3, #0
 800061e:	bf14      	ite	ne
 8000620:	2301      	movne	r3, #1
 8000622:	2300      	moveq	r3, #0
 8000624:	b2da      	uxtb	r2, r3
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	701a      	strb	r2, [r3, #0]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	f003 0304 	and.w	r3, r3, #4
 8000632:	2b00      	cmp	r3, #0
 8000634:	bf14      	ite	ne
 8000636:	2301      	movne	r3, #1
 8000638:	2300      	moveq	r3, #0
 800063a:	b2da      	uxtb	r2, r3
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	701a      	strb	r2, [r3, #0]
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	f003 0310 	and.w	r3, r3, #16
 8000648:	2b00      	cmp	r3, #0
 800064a:	bf14      	ite	ne
 800064c:	2301      	movne	r3, #1
 800064e:	2300      	moveq	r3, #0
 8000650:	b2da      	uxtb	r2, r3
 8000652:	69fb      	ldr	r3, [r7, #28]
 8000654:	701a      	strb	r2, [r3, #0]
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	f003 0320 	and.w	r3, r3, #32
 800065e:	2b00      	cmp	r3, #0
 8000660:	bf14      	ite	ne
 8000662:	2301      	movne	r3, #1
 8000664:	2300      	moveq	r3, #0
 8000666:	b2da      	uxtb	r2, r3
 8000668:	6a3b      	ldr	r3, [r7, #32]
 800066a:	701a      	strb	r2, [r3, #0]
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	b25b      	sxtb	r3, r3
 8000672:	b2db      	uxtb	r3, r3
 8000674:	09db      	lsrs	r3, r3, #7
 8000676:	b2da      	uxtb	r2, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	701a      	strb	r2, [r3, #0]
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	3301      	adds	r3, #1
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	019b      	lsls	r3, r3, #6
 8000684:	b21b      	sxth	r3, r3
 8000686:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 800068a:	b21a      	sxth	r2, r3
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b21b      	sxth	r3, r3
 8000692:	4313      	orrs	r3, r2
 8000694:	b21b      	sxth	r3, r3
 8000696:	b29a      	uxth	r2, r3
 8000698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800069a:	801a      	strh	r2, [r3, #0]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	3303      	adds	r3, #3
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	021b      	lsls	r3, r3, #8
 80006a4:	b21a      	sxth	r2, r3
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	3302      	adds	r3, #2
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b21b      	sxth	r3, r3
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006b6:	801a      	strh	r2, [r3, #0]
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <Compose_CC_ReadyToDrive>:
#ifdef QUTMS_CAN_CC

#include "CC_CAN_Messages.h"

CC_ReadyToDrive_t Compose_CC_ReadyToDrive(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af02      	add	r7, sp, #8
	CC_ReadyToDrive_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x0, 0x0, 0x0);
 80006ca:	2300      	movs	r3, #0
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	2300      	movs	r3, #0
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	2300      	movs	r3, #0
 80006d4:	2200      	movs	r2, #0
 80006d6:	2116      	movs	r1, #22
 80006d8:	2002      	movs	r0, #2
 80006da:	f000 faa7 	bl	8000c2c <Compose_CANId>
 80006de:	4603      	mov	r3, r0
 80006e0:	607b      	str	r3, [r7, #4]
	return p;
 80006e2:	687b      	ldr	r3, [r7, #4]
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <Compose_CC_FatalShutdown>:

CC_FatalShutdown_t Compose_CC_FatalShutdown(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af02      	add	r7, sp, #8
	CC_FatalShutdown_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x1, 0x0, 0x0);
 80006f2:	2300      	movs	r3, #0
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	2300      	movs	r3, #0
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2301      	movs	r3, #1
 80006fc:	2200      	movs	r2, #0
 80006fe:	2116      	movs	r1, #22
 8000700:	2002      	movs	r0, #2
 8000702:	f000 fa93 	bl	8000c2c <Compose_CANId>
 8000706:	4603      	mov	r3, r0
 8000708:	607b      	str	r3, [r7, #4]
	return p;
 800070a:	687b      	ldr	r3, [r7, #4]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <Compose_CC_SoftShutdown>:

CC_SoftShutdown_t Compose_CC_SoftShutdown(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af02      	add	r7, sp, #8
	CC_SoftShutdown_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x1, 0x1, 0x0);
 800071a:	2300      	movs	r3, #0
 800071c:	9301      	str	r3, [sp, #4]
 800071e:	2301      	movs	r3, #1
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2301      	movs	r3, #1
 8000724:	2200      	movs	r2, #0
 8000726:	2116      	movs	r1, #22
 8000728:	2002      	movs	r0, #2
 800072a:	f000 fa7f 	bl	8000c2c <Compose_CANId>
 800072e:	4603      	mov	r3, r0
 8000730:	607b      	str	r3, [r7, #4]
	return p;
 8000732:	687b      	ldr	r3, [r7, #4]
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <Compose_CC_RequestRPM>:

CC_RequestRPM_t Compose_CC_RequestRPM(uint16_t nodeId)
{
 800073c:	b490      	push	{r4, r7}
 800073e:	b086      	sub	sp, #24
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	807b      	strh	r3, [r7, #2]
	CC_RequestRPM_t p;
	uint16_t index = 0x210A;
 8000748:	f242 130a 	movw	r3, #8458	; 0x210a
 800074c:	82fb      	strh	r3, [r7, #22]
	p.id = 0x600 + nodeId; // 0x600 for Query + Node ID Specifier
 800074e:	887b      	ldrh	r3, [r7, #2]
 8000750:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8000754:	60bb      	str	r3, [r7, #8]
	p.data[0] = 0b01001100; // Client Command Specifier + Number of Bytes + xx
 8000756:	234c      	movs	r3, #76	; 0x4c
 8000758:	733b      	strb	r3, [r7, #12]
	p.data[1] = (uint8_t)index & 0xFF; // Index
 800075a:	8afb      	ldrh	r3, [r7, #22]
 800075c:	b2db      	uxtb	r3, r3
 800075e:	737b      	strb	r3, [r7, #13]
	p.data[2] = (uint8_t)(index >> 8) & 0xFF; // Index
 8000760:	8afb      	ldrh	r3, [r7, #22]
 8000762:	0a1b      	lsrs	r3, r3, #8
 8000764:	b29b      	uxth	r3, r3
 8000766:	b2db      	uxtb	r3, r3
 8000768:	73bb      	strb	r3, [r7, #14]
	p.data[3] = 0x01; // Subindex
 800076a:	2301      	movs	r3, #1
 800076c:	73fb      	strb	r3, [r7, #15]
	p.data[4] = 0x00; // Data
 800076e:	2300      	movs	r3, #0
 8000770:	743b      	strb	r3, [r7, #16]
	p.data[5] = 0x00; // Data
 8000772:	2300      	movs	r3, #0
 8000774:	747b      	strb	r3, [r7, #17]
	p.data[6] = 0x00; // Data
 8000776:	2300      	movs	r3, #0
 8000778:	74bb      	strb	r3, [r7, #18]
	p.data[7] = 0x00; // Data
 800077a:	2300      	movs	r3, #0
 800077c:	74fb      	strb	r3, [r7, #19]
	return p;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	461c      	mov	r4, r3
 8000782:	f107 0308 	add.w	r3, r7, #8
 8000786:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800078a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800078e:	6878      	ldr	r0, [r7, #4]
 8000790:	3718      	adds	r7, #24
 8000792:	46bd      	mov	sp, r7
 8000794:	bc90      	pop	{r4, r7}
 8000796:	4770      	bx	lr

08000798 <Parse_CC_RequestRPM>:

void Parse_CC_RequestRPM(uint8_t* data, int16_t* motorRPM)
{
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	6039      	str	r1, [r7, #0]
	*motorRPM = data[5] << 8 | data[4];
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	3305      	adds	r3, #5
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	021b      	lsls	r3, r3, #8
 80007aa:	b21a      	sxth	r2, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3304      	adds	r3, #4
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	b21b      	sxth	r3, r3
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b21a      	sxth	r2, r3
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	801a      	strh	r2, [r3, #0]
}
 80007bc:	bf00      	nop
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr

080007c8 <Compose_CC_MotorCommand>:

CC_MotorCommand_t Compose_CC_MotorCommand(uint16_t nodeId, int32_t motorCommand, uint8_t motorId)
{
 80007c8:	b490      	push	{r4, r7}
 80007ca:	b088      	sub	sp, #32
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	607a      	str	r2, [r7, #4]
 80007d2:	461a      	mov	r2, r3
 80007d4:	460b      	mov	r3, r1
 80007d6:	817b      	strh	r3, [r7, #10]
 80007d8:	4613      	mov	r3, r2
 80007da:	727b      	strb	r3, [r7, #9]
	CC_MotorCommand_t p;
	uint16_t index = 0x2000;
 80007dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007e0:	83fb      	strh	r3, [r7, #30]
	p.id = 0x600 + nodeId; // 0x600 for Query + Node ID Specifier
 80007e2:	897b      	ldrh	r3, [r7, #10]
 80007e4:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80007e8:	613b      	str	r3, [r7, #16]
	p.data[0] = 0b00110000; // Client Command Specifier + Number of Bytes + xx
 80007ea:	2330      	movs	r3, #48	; 0x30
 80007ec:	753b      	strb	r3, [r7, #20]
	p.data[1] = (uint8_t)index & 0xFF; // Index
 80007ee:	8bfb      	ldrh	r3, [r7, #30]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	757b      	strb	r3, [r7, #21]
	p.data[2] = (uint8_t)(index >> 8) & 0xFF; // Index
 80007f4:	8bfb      	ldrh	r3, [r7, #30]
 80007f6:	0a1b      	lsrs	r3, r3, #8
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	75bb      	strb	r3, [r7, #22]
	p.data[3] = motorId; // Subindex
 80007fe:	7a7b      	ldrb	r3, [r7, #9]
 8000800:	75fb      	strb	r3, [r7, #23]
	p.data[4] = (uint8_t)motorCommand & 0xFF; // Data
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	b2db      	uxtb	r3, r3
 8000806:	763b      	strb	r3, [r7, #24]
	p.data[5] = (uint8_t)(motorCommand >> 8) & 0xFF; // Data
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	121b      	asrs	r3, r3, #8
 800080c:	b2db      	uxtb	r3, r3
 800080e:	767b      	strb	r3, [r7, #25]
	p.data[6] = (uint8_t)(motorCommand >> 16) & 0xFF; // Data
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	141b      	asrs	r3, r3, #16
 8000814:	b2db      	uxtb	r3, r3
 8000816:	76bb      	strb	r3, [r7, #26]
	p.data[7] = (uint8_t)(motorCommand >> 24) & 0xFF; // Data
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	161b      	asrs	r3, r3, #24
 800081c:	b2db      	uxtb	r3, r3
 800081e:	76fb      	strb	r3, [r7, #27]
	return p;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	461c      	mov	r4, r3
 8000824:	f107 0310 	add.w	r3, r7, #16
 8000828:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800082c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000830:	68f8      	ldr	r0, [r7, #12]
 8000832:	3720      	adds	r7, #32
 8000834:	46bd      	mov	sp, r7
 8000836:	bc90      	pop	{r4, r7}
 8000838:	4770      	bx	lr

0800083a <Compose_CC_ShutdownInverter>:
{
	return;
}

CC_ShutdownInverter_t Compose_CC_ShutdownInverter(uint16_t nodeId)
{
 800083a:	b480      	push	{r7}
 800083c:	b087      	sub	sp, #28
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
 8000842:	460b      	mov	r3, r1
 8000844:	807b      	strh	r3, [r7, #2]
	CC_ShutdownInverter_t p;
	uint16_t index = 0x200C;
 8000846:	f242 030c 	movw	r3, #8204	; 0x200c
 800084a:	82fb      	strh	r3, [r7, #22]
	p.id = 0x600 + nodeId; // 0x600 for Query + Node ID Specifier
 800084c:	887b      	ldrh	r3, [r7, #2]
 800084e:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8000852:	60bb      	str	r3, [r7, #8]
	p.data[0] = 0b00111100; // Client Command Specifier + Number of Bytes + xx
 8000854:	233c      	movs	r3, #60	; 0x3c
 8000856:	733b      	strb	r3, [r7, #12]
	p.data[1] = (uint8_t)index & 0xFF; // Index
 8000858:	8afb      	ldrh	r3, [r7, #22]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	737b      	strb	r3, [r7, #13]
	p.data[2] = (uint8_t)(index >> 8) & 0xFF; // Index
 800085e:	8afb      	ldrh	r3, [r7, #22]
 8000860:	0a1b      	lsrs	r3, r3, #8
 8000862:	b29b      	uxth	r3, r3
 8000864:	b2db      	uxtb	r3, r3
 8000866:	73bb      	strb	r3, [r7, #14]
	p.data[3] = 0x00; // Subindex
 8000868:	2300      	movs	r3, #0
 800086a:	73fb      	strb	r3, [r7, #15]
	p.data[4] = 0x00; // Data
 800086c:	2300      	movs	r3, #0
 800086e:	743b      	strb	r3, [r7, #16]
	p.data[5] = 0x00; // Data
 8000870:	2300      	movs	r3, #0
 8000872:	747b      	strb	r3, [r7, #17]
	p.data[6] = 0x00; // Data
 8000874:	2300      	movs	r3, #0
 8000876:	74bb      	strb	r3, [r7, #18]
	p.data[7] = 0x00; // Data
 8000878:	2300      	movs	r3, #0
 800087a:	74fb      	strb	r3, [r7, #19]

}
 800087c:	bf00      	nop
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	371c      	adds	r7, #28
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <Send_CC_FatalShutdown>:

bool Send_CC_FatalShutdown(char* errorCause, bool echo,
		uint32_t* CAN1_Mailbox, uint32_t* CAN2_Mailbox, uint32_t* CAN3_Mailbox,
		CAN_HandleTypeDef* CanHandle, CAN_HandleTypeDef* CanHandle2, CAN_HandleTypeDef* CanHandle3,
		UART_HandleTypeDef* huartHandle)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	b08c      	sub	sp, #48	; 0x30
 800088e:	af00      	add	r7, sp, #0
 8000890:	60f8      	str	r0, [r7, #12]
 8000892:	607a      	str	r2, [r7, #4]
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	460b      	mov	r3, r1
 8000898:	72fb      	strb	r3, [r7, #11]
	if(echo)
 800089a:	7afb      	ldrb	r3, [r7, #11]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d00a      	beq.n	80008b6 <Send_CC_FatalShutdown+0x2c>
	{
		HAL_UART_Transmit(huartHandle, (uint8_t *)errorCause, (size_t)strlen(errorCause), HAL_MAX_DELAY);
 80008a0:	68f8      	ldr	r0, [r7, #12]
 80008a2:	f7ff fccd 	bl	8000240 <strlen>
 80008a6:	4603      	mov	r3, r0
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008ae:	68f9      	ldr	r1, [r7, #12]
 80008b0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80008b2:	f006 fafb 	bl	8006eac <HAL_UART_Transmit>
	}
	CC_FatalShutdown_t fatalShutdown = Compose_CC_FatalShutdown();
 80008b6:	f7ff ff19 	bl	80006ec <Compose_CC_FatalShutdown>
 80008ba:	4603      	mov	r3, r0
 80008bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	CAN_TxHeaderTypeDef header =
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]
 80008ce:	615a      	str	r2, [r3, #20]
	{
			.ExtId = fatalShutdown.id,
 80008d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	CAN_TxHeaderTypeDef header =
 80008d2:	61bb      	str	r3, [r7, #24]
 80008d4:	2304      	movs	r3, #4
 80008d6:	61fb      	str	r3, [r7, #28]
 80008d8:	2301      	movs	r3, #1
 80008da:	627b      	str	r3, [r7, #36]	; 0x24
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 80008dc:	230f      	movs	r3, #15
 80008de:	743b      	strb	r3, [r7, #16]
	HAL_CAN_AddTxMessage(CanHandle, &header, data, CAN1_Mailbox);
 80008e0:	f107 0210 	add.w	r2, r7, #16
 80008e4:	f107 0114 	add.w	r1, r7, #20
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80008ec:	f003 ff1c 	bl	8004728 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(CanHandle2, &header, data, CAN2_Mailbox);
 80008f0:	f107 0210 	add.w	r2, r7, #16
 80008f4:	f107 0114 	add.w	r1, r7, #20
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80008fc:	f003 ff14 	bl	8004728 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(CanHandle3, &header, data, CAN3_Mailbox);
 8000900:	f107 0210 	add.w	r2, r7, #16
 8000904:	f107 0114 	add.w	r1, r7, #20
 8000908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800090a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800090c:	f003 ff0c 	bl	8004728 <HAL_CAN_AddTxMessage>
	return true;
 8000910:	2301      	movs	r3, #1
}
 8000912:	4618      	mov	r0, r3
 8000914:	3730      	adds	r7, #48	; 0x30
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <fsm_new>:
#ifdef QUTMS_FSM

#include <FSM.h>

fsm_t *fsm_new(state_t *beginState)
{
 800091a:	b580      	push	{r7, lr}
 800091c:	b084      	sub	sp, #16
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
	// malloc, 0 memory then set state
	fsm_t *fsm = malloc(sizeof(fsm_t));
 8000922:	2010      	movs	r0, #16
 8000924:	f00a fc8c 	bl	800b240 <malloc>
 8000928:	4603      	mov	r3, r0
 800092a:	60fb      	str	r3, [r7, #12]
	memset(fsm, 0, sizeof(fsm_t));
 800092c:	2210      	movs	r2, #16
 800092e:	2100      	movs	r1, #0
 8000930:	68f8      	ldr	r0, [r7, #12]
 8000932:	f00a fc98 	bl	800b266 <memset>
	fsm->currentState = beginState;
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 800093c:	2200      	movs	r2, #0
 800093e:	2103      	movs	r1, #3
 8000940:	2003      	movs	r0, #3
 8000942:	f007 f897 	bl	8007a74 <osSemaphoreNew>
 8000946:	4602      	mov	r2, r0
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 800094c:	2200      	movs	r2, #0
 800094e:	2103      	movs	r1, #3
 8000950:	2003      	movs	r0, #3
 8000952:	f007 f88f 	bl	8007a74 <osSemaphoreNew>
 8000956:	4602      	mov	r2, r0
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	2120      	movs	r1, #32
 8000962:	4618      	mov	r0, r3
 8000964:	f007 f924 	bl	8007bb0 <osSemaphoreAcquire>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d109      	bne.n	8000982 <fsm_new+0x68>
	{
		fsm->currentState->enter(fsm);
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	68f8      	ldr	r0, [r7, #12]
 8000976:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	689b      	ldr	r3, [r3, #8]
 800097c:	4618      	mov	r0, r3
 800097e:	f007 f97d 	bl	8007c7c <osSemaphoreRelease>
	}

	return fsm;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3710      	adds	r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <fsm_iterate>:

void fsm_iterate(fsm_t *fsm)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	if(osSemaphoreAcquire(fsm->updating, 32U) == osOK) {
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	68db      	ldr	r3, [r3, #12]
 8000998:	2120      	movs	r1, #32
 800099a:	4618      	mov	r0, r3
 800099c:	f007 f908 	bl	8007bb0 <osSemaphoreAcquire>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d10a      	bne.n	80009bc <fsm_iterate+0x30>
		fsm->currentState->iter(fsm);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	6878      	ldr	r0, [r7, #4]
 80009ae:	4798      	blx	r3
		osSemaphoreRelease(fsm->updating);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	68db      	ldr	r3, [r3, #12]
 80009b4:	4618      	mov	r0, r3
 80009b6:	f007 f961 	bl	8007c7c <osSemaphoreRelease>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
	}
}
 80009ba:	e004      	b.n	80009c6 <fsm_iterate+0x3a>
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
 80009bc:	2225      	movs	r2, #37	; 0x25
 80009be:	4904      	ldr	r1, [pc, #16]	; (80009d0 <fsm_iterate+0x44>)
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f000 f8ab 	bl	8000b1c <fsm_log>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	0800ba88 	.word	0x0800ba88

080009d4 <fsm_changeState>:

void fsm_changeState(fsm_t *fsm, state_t *newState, char* changeReason)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b09c      	sub	sp, #112	; 0x70
 80009d8:	af02      	add	r7, sp, #8
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
	if(fsm->currentState == newState)
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	68ba      	ldr	r2, [r7, #8]
 80009e6:	429a      	cmp	r2, r3
 80009e8:	d036      	beq.n	8000a58 <fsm_changeState+0x84>
	{
		return;
	}
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	2120      	movs	r1, #32
 80009f0:	4618      	mov	r0, r3
 80009f2:	f007 f8dd 	bl	8007bb0 <osSemaphoreAcquire>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d127      	bne.n	8000a4c <fsm_changeState+0x78>
	{
		char x[80];
		int len = sprintf(x, "Changing FSM State: %s->%s (%s)\r\n", fsm->currentState->stateName, newState->stateName, changeReason);
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	68da      	ldr	r2, [r3, #12]
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	68d9      	ldr	r1, [r3, #12]
 8000a06:	f107 0014 	add.w	r0, r7, #20
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	9300      	str	r3, [sp, #0]
 8000a0e:	460b      	mov	r3, r1
 8000a10:	4913      	ldr	r1, [pc, #76]	; (8000a60 <fsm_changeState+0x8c>)
 8000a12:	f00a fce9 	bl	800b3e8 <siprintf>
 8000a16:	6678      	str	r0, [r7, #100]	; 0x64
		fsm_log(fsm, x, len);
 8000a18:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	4619      	mov	r1, r3
 8000a20:	68f8      	ldr	r0, [r7, #12]
 8000a22:	f000 f87b 	bl	8000b1c <fsm_log>
		fsm->currentState->exit(fsm);
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	68f8      	ldr	r0, [r7, #12]
 8000a2e:	4798      	blx	r3

		fsm->currentState = newState;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	601a      	str	r2, [r3, #0]
		fsm->currentState->enter(fsm);
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	68f8      	ldr	r0, [r7, #12]
 8000a3e:	4798      	blx	r3

		osSemaphoreRelease(fsm->sem);
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f007 f919 	bl	8007c7c <osSemaphoreRelease>
 8000a4a:	e006      	b.n	8000a5a <fsm_changeState+0x86>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm sem semaphore", strlen("Unable to gain fsm sem semaphore"));
 8000a4c:	2220      	movs	r2, #32
 8000a4e:	4905      	ldr	r1, [pc, #20]	; (8000a64 <fsm_changeState+0x90>)
 8000a50:	68f8      	ldr	r0, [r7, #12]
 8000a52:	f000 f863 	bl	8000b1c <fsm_log>
 8000a56:	e000      	b.n	8000a5a <fsm_changeState+0x86>
		return;
 8000a58:	bf00      	nop
	}
}
 8000a5a:	3768      	adds	r7, #104	; 0x68
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	0800bab0 	.word	0x0800bab0
 8000a64:	0800bad4 	.word	0x0800bad4

08000a68 <fsm_reset>:
	}
	return NULL;
}

void fsm_reset(fsm_t *fsm, state_t *resetState)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b098      	sub	sp, #96	; 0x60
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
	char x[80];
	int len = sprintf(x, "Resetting FSM to: %s\r\n", resetState->stateName);
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	68da      	ldr	r2, [r3, #12]
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	4920      	ldr	r1, [pc, #128]	; (8000afc <fsm_reset+0x94>)
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f00a fcb3 	bl	800b3e8 <siprintf>
 8000a82:	65f8      	str	r0, [r7, #92]	; 0x5c
	fsm_log(fsm, x, len);
 8000a84:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000a86:	f107 0308 	add.w	r3, r7, #8
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f000 f845 	bl	8000b1c <fsm_log>
	fsm_log_function f = fsm->log;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	65bb      	str	r3, [r7, #88]	; 0x58
	memset(fsm, 0, sizeof(fsm_t));
 8000a98:	2210      	movs	r2, #16
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f00a fbe2 	bl	800b266 <memset>
	fsm->log = f;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000aa6:	605a      	str	r2, [r3, #4]
	fsm->currentState = resetState;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	683a      	ldr	r2, [r7, #0]
 8000aac:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2103      	movs	r1, #3
 8000ab2:	2003      	movs	r0, #3
 8000ab4:	f006 ffde 	bl	8007a74 <osSemaphoreNew>
 8000ab8:	4602      	mov	r2, r0
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2103      	movs	r1, #3
 8000ac2:	2003      	movs	r0, #3
 8000ac4:	f006 ffd6 	bl	8007a74 <osSemaphoreNew>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	689b      	ldr	r3, [r3, #8]
 8000ad2:	2120      	movs	r1, #32
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f007 f86b 	bl	8007bb0 <osSemaphoreAcquire>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d109      	bne.n	8000af4 <fsm_reset+0x8c>
	{
		fsm->currentState->enter(fsm);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f007 f8c4 	bl	8007c7c <osSemaphoreRelease>
	}
}
 8000af4:	bf00      	nop
 8000af6:	3760      	adds	r7, #96	; 0x60
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	0800baf8 	.word	0x0800baf8

08000b00 <fsm_setLogFunction>:
	free(fsm);
	fsm = NULL;
}

void fsm_setLogFunction(fsm_t *fsm, fsm_log_function func)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]
	// To be defined by programmer
	fsm->log = func;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	683a      	ldr	r2, [r7, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <fsm_log>:

void fsm_log(fsm_t *fsm, char* msg, size_t length)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	60b9      	str	r1, [r7, #8]
 8000b26:	607a      	str	r2, [r7, #4]
	fsm->log(msg, length);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	6879      	ldr	r1, [r7, #4]
 8000b2e:	68b8      	ldr	r0, [r7, #8]
 8000b30:	4798      	blx	r3
}
 8000b32:	bf00      	nop
 8000b34:	3710      	adds	r7, #16
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <Compose_PDM_InitiateStartup>:
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b084      	sub	sp, #16
 8000b3e:	af02      	add	r7, sp, #8
 8000b40:	2300      	movs	r3, #0
 8000b42:	9301      	str	r3, [sp, #4]
 8000b44:	2300      	movs	r3, #0
 8000b46:	9300      	str	r3, [sp, #0]
 8000b48:	2302      	movs	r3, #2
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2114      	movs	r1, #20
 8000b4e:	2002      	movs	r0, #2
 8000b50:	f000 f86c 	bl	8000c2c <Compose_CANId>
 8000b54:	4603      	mov	r3, r0
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <Parse_PDM_StartupOk>:
 8000b62:	b480      	push	{r7}
 8000b64:	b085      	sub	sp, #20
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	f107 0308 	add.w	r3, r7, #8
 8000b6c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b70:	607a      	str	r2, [r7, #4]
 8000b72:	7b3b      	ldrb	r3, [r7, #12]
 8000b74:	061a      	lsls	r2, r3, #24
 8000b76:	7b7b      	ldrb	r3, [r7, #13]
 8000b78:	041b      	lsls	r3, r3, #16
 8000b7a:	441a      	add	r2, r3
 8000b7c:	7bbb      	ldrb	r3, [r7, #14]
 8000b7e:	021b      	lsls	r3, r3, #8
 8000b80:	4413      	add	r3, r2
 8000b82:	7bfa      	ldrb	r2, [r7, #15]
 8000b84:	4413      	add	r3, r2
 8000b86:	461a      	mov	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	601a      	str	r2, [r3, #0]
 8000b8c:	bf00      	nop
 8000b8e:	3714      	adds	r7, #20
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <Compose_PDM_SelectStartup>:
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08a      	sub	sp, #40	; 0x28
 8000b9c:	af02      	add	r7, sp, #8
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	9301      	str	r3, [sp, #4]
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	9300      	str	r3, [sp, #0]
 8000baa:	2302      	movs	r3, #2
 8000bac:	2200      	movs	r2, #0
 8000bae:	2114      	movs	r1, #20
 8000bb0:	2002      	movs	r0, #2
 8000bb2:	f000 f83b 	bl	8000c2c <Compose_CANId>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61fb      	str	r3, [r7, #28]
 8000bc2:	e00f      	b.n	8000be4 <Compose_PDM_SelectStartup+0x4c>
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	f1c3 0303 	rsb	r3, r3, #3
 8000bca:	461a      	mov	r2, r3
 8000bcc:	463b      	mov	r3, r7
 8000bce:	4413      	add	r3, r2
 8000bd0:	7819      	ldrb	r1, [r3, #0]
 8000bd2:	f107 020c 	add.w	r2, r7, #12
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	4413      	add	r3, r2
 8000bda:	460a      	mov	r2, r1
 8000bdc:	701a      	strb	r2, [r3, #0]
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	3301      	adds	r3, #1
 8000be2:	61fb      	str	r3, [r7, #28]
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	2b03      	cmp	r3, #3
 8000be8:	ddec      	ble.n	8000bc4 <Compose_PDM_SelectStartup+0x2c>
 8000bea:	2300      	movs	r3, #0
 8000bec:	61bb      	str	r3, [r7, #24]
 8000bee:	e00d      	b.n	8000c0c <Compose_PDM_SelectStartup+0x74>
 8000bf0:	f107 020c 	add.w	r2, r7, #12
 8000bf4:	69bb      	ldr	r3, [r7, #24]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	7819      	ldrb	r1, [r3, #0]
 8000bfa:	f107 0214 	add.w	r2, r7, #20
 8000bfe:	69bb      	ldr	r3, [r7, #24]
 8000c00:	4413      	add	r3, r2
 8000c02:	460a      	mov	r2, r1
 8000c04:	701a      	strb	r2, [r3, #0]
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	61bb      	str	r3, [r7, #24]
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	ddee      	ble.n	8000bf0 <Compose_PDM_SelectStartup+0x58>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	461a      	mov	r2, r3
 8000c16:	f107 0310 	add.w	r3, r7, #16
 8000c1a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c1e:	e882 0003 	stmia.w	r2, {r0, r1}
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	3720      	adds	r7, #32
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
	...

08000c2c <Compose_CANId>:
 8000c2c:	b490      	push	{r4, r7}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4604      	mov	r4, r0
 8000c34:	4608      	mov	r0, r1
 8000c36:	4611      	mov	r1, r2
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4623      	mov	r3, r4
 8000c3c:	71fb      	strb	r3, [r7, #7]
 8000c3e:	4603      	mov	r3, r0
 8000c40:	80bb      	strh	r3, [r7, #4]
 8000c42:	460b      	mov	r3, r1
 8000c44:	71bb      	strb	r3, [r7, #6]
 8000c46:	4613      	mov	r3, r2
 8000c48:	70fb      	strb	r3, [r7, #3]
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	06db      	lsls	r3, r3, #27
 8000c4e:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
 8000c52:	88bb      	ldrh	r3, [r7, #4]
 8000c54:	0499      	lsls	r1, r3, #18
 8000c56:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <Compose_CANId+0x68>)
 8000c58:	400b      	ands	r3, r1
 8000c5a:	431a      	orrs	r2, r3
 8000c5c:	79bb      	ldrb	r3, [r7, #6]
 8000c5e:	045b      	lsls	r3, r3, #17
 8000c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c64:	431a      	orrs	r2, r3
 8000c66:	78fb      	ldrb	r3, [r7, #3]
 8000c68:	039b      	lsls	r3, r3, #14
 8000c6a:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8000c6e:	431a      	orrs	r2, r3
 8000c70:	8b3b      	ldrh	r3, [r7, #24]
 8000c72:	0119      	lsls	r1, r3, #4
 8000c74:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8000c78:	400b      	ands	r3, r1
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	7f3b      	ldrb	r3, [r7, #28]
 8000c7e:	f003 030f 	and.w	r3, r3, #15
 8000c82:	4313      	orrs	r3, r2
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc90      	pop	{r4, r7}
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	07fc0000 	.word	0x07fc0000

08000c98 <Parse_SHDN_HeartbeatResponse>:
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	f107 0308 	add.w	r3, r7, #8
 8000ca2:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ca6:	607a      	str	r2, [r7, #4]
 8000ca8:	7b3a      	ldrb	r2, [r7, #12]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	701a      	strb	r2, [r3, #0]
 8000cae:	bf00      	nop
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <Parse_SHDN_IMD_HeartbeatResponse>:
 8000cba:	b480      	push	{r7}
 8000cbc:	b085      	sub	sp, #20
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	f107 0308 	add.w	r3, r7, #8
 8000cc4:	e883 0003 	stmia.w	r3, {r0, r1}
 8000cc8:	607a      	str	r2, [r7, #4]
 8000cca:	7b3a      	ldrb	r2, [r7, #12]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	701a      	strb	r2, [r3, #0]
 8000cd0:	bf00      	nop
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <map>:
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
 8000ce8:	603b      	str	r3, [r7, #0]
 8000cea:	68fa      	ldr	r2, [r7, #12]
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	69b9      	ldr	r1, [r7, #24]
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	fb02 f303 	mul.w	r3, r2, r3
 8000cfa:	ee07 3a90 	vmov	s15, r3
 8000cfe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	1ad3      	subs	r3, r2, r3
 8000d08:	ee07 3a90 	vmov	s15, r3
 8000d0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	ee07 3a90 	vmov	s15, r3
 8000d1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d26:	ee17 3a90 	vmov	r3, s15
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3714      	adds	r7, #20
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <state_start_enter>:
}

state_t startState = {&state_start_enter, &state_start_iterate, &state_start_exit, "Start_s"};

void state_start_enter(fsm_t *fsm)
{
 8000d38:	b590      	push	{r4, r7, lr}
 8000d3a:	b08b      	sub	sp, #44	; 0x2c
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	if(CC_GlobalState == NULL)
 8000d40:	4b55      	ldr	r3, [pc, #340]	; (8000e98 <state_start_enter+0x160>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d17e      	bne.n	8000e46 <state_start_enter+0x10e>
	{
		/* Assign memory and nullify Global State */
		CC_GlobalState = malloc(sizeof(CC_GlobalState_t));
 8000d48:	f240 500c 	movw	r0, #1292	; 0x50c
 8000d4c:	f00a fa78 	bl	800b240 <malloc>
 8000d50:	4603      	mov	r3, r0
 8000d52:	461a      	mov	r2, r3
 8000d54:	4b50      	ldr	r3, [pc, #320]	; (8000e98 <state_start_enter+0x160>)
 8000d56:	601a      	str	r2, [r3, #0]
		memset(CC_GlobalState, 0, sizeof(CC_GlobalState_t));
 8000d58:	4b4f      	ldr	r3, [pc, #316]	; (8000e98 <state_start_enter+0x160>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f240 520c 	movw	r2, #1292	; 0x50c
 8000d60:	2100      	movs	r1, #0
 8000d62:	4618      	mov	r0, r3
 8000d64:	f00a fa7f 	bl	800b266 <memset>

		/* As CC_GlobalState is accessible across threads
		 * we need to use a semaphore to access and lock it
		 */
		CC_GlobalState->sem = osSemaphoreNew(3U, 3U, NULL);
 8000d68:	4b4b      	ldr	r3, [pc, #300]	; (8000e98 <state_start_enter+0x160>)
 8000d6a:	681c      	ldr	r4, [r3, #0]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2103      	movs	r1, #3
 8000d70:	2003      	movs	r0, #3
 8000d72:	f006 fe7f 	bl	8007a74 <osSemaphoreNew>
 8000d76:	4603      	mov	r3, r0
 8000d78:	f8c4 34fc 	str.w	r3, [r4, #1276]	; 0x4fc

		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000d7c:	4b46      	ldr	r3, [pc, #280]	; (8000e98 <state_start_enter+0x160>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8000d84:	2120      	movs	r1, #32
 8000d86:	4618      	mov	r0, r3
 8000d88:	f006 ff12 	bl	8007bb0 <osSemaphoreAcquire>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d145      	bne.n	8000e1e <state_start_enter+0xe6>
		{
			/* Bind and configure initial global states */
			CC_GlobalState->PDM_Debug = true;
 8000d92:	4b41      	ldr	r3, [pc, #260]	; (8000e98 <state_start_enter+0x160>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2201      	movs	r2, #1
 8000d98:	769a      	strb	r2, [r3, #26]
			CC_GlobalState->AMS_Debug = false;
 8000d9a:	4b3f      	ldr	r3, [pc, #252]	; (8000e98 <state_start_enter+0x160>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	76da      	strb	r2, [r3, #27]
			CC_GlobalState->ADC_Debug = false;
 8000da2:	4b3d      	ldr	r3, [pc, #244]	; (8000e98 <state_start_enter+0x160>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2200      	movs	r2, #0
 8000da8:	765a      	strb	r2, [r3, #25]
			CC_GlobalState->SHDN_Debug = false;
 8000daa:	4b3b      	ldr	r3, [pc, #236]	; (8000e98 <state_start_enter+0x160>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	2200      	movs	r2, #0
 8000db0:	779a      	strb	r2, [r3, #30]
			CC_GlobalState->SHDN_IMD_Debug = true;
 8000db2:	4b39      	ldr	r3, [pc, #228]	; (8000e98 <state_start_enter+0x160>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2201      	movs	r2, #1
 8000db8:	775a      	strb	r2, [r3, #29]
			CC_GlobalState->RTD_Debug = true;
 8000dba:	4b37      	ldr	r3, [pc, #220]	; (8000e98 <state_start_enter+0x160>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	761a      	strb	r2, [r3, #24]
			CC_GlobalState->Inverter_Debug = true;
 8000dc2:	4b35      	ldr	r3, [pc, #212]	; (8000e98 <state_start_enter+0x160>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	771a      	strb	r2, [r3, #28]
			CC_GlobalState->tractiveActive = false;
 8000dca:	4b33      	ldr	r3, [pc, #204]	; (8000e98 <state_start_enter+0x160>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
			CC_GlobalState->CAN1Queue = osMessageQueueNew(CC_CAN_QUEUESIZE, sizeof(CC_CAN_Generic_t), NULL);
 8000dd4:	4b30      	ldr	r3, [pc, #192]	; (8000e98 <state_start_enter+0x160>)
 8000dd6:	681c      	ldr	r4, [r3, #0]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2128      	movs	r1, #40	; 0x28
 8000ddc:	200a      	movs	r0, #10
 8000dde:	f006 ffa5 	bl	8007d2c <osMessageQueueNew>
 8000de2:	4603      	mov	r3, r0
 8000de4:	f8c4 34e8 	str.w	r3, [r4, #1256]	; 0x4e8
			CC_GlobalState->CAN2Queue = osMessageQueueNew(CC_CAN_QUEUESIZE, sizeof(CC_CAN_Generic_t), NULL);
 8000de8:	4b2b      	ldr	r3, [pc, #172]	; (8000e98 <state_start_enter+0x160>)
 8000dea:	681c      	ldr	r4, [r3, #0]
 8000dec:	2200      	movs	r2, #0
 8000dee:	2128      	movs	r1, #40	; 0x28
 8000df0:	200a      	movs	r0, #10
 8000df2:	f006 ff9b 	bl	8007d2c <osMessageQueueNew>
 8000df6:	4603      	mov	r3, r0
 8000df8:	f8c4 34ec 	str.w	r3, [r4, #1260]	; 0x4ec
			CC_GlobalState->CAN3Queue = osMessageQueueNew(CC_CAN_QUEUESIZE, sizeof(CC_CAN_Generic_t), NULL);
 8000dfc:	4b26      	ldr	r3, [pc, #152]	; (8000e98 <state_start_enter+0x160>)
 8000dfe:	681c      	ldr	r4, [r3, #0]
 8000e00:	2200      	movs	r2, #0
 8000e02:	2128      	movs	r1, #40	; 0x28
 8000e04:	200a      	movs	r0, #10
 8000e06:	f006 ff91 	bl	8007d2c <osMessageQueueNew>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	f8c4 34f0 	str.w	r3, [r4, #1264]	; 0x4f0
			osSemaphoreRelease(CC_GlobalState->sem);
 8000e10:	4b21      	ldr	r3, [pc, #132]	; (8000e98 <state_start_enter+0x160>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f006 ff2f 	bl	8007c7c <osSemaphoreRelease>
		}

		/* Ensure CANQueue exists */
		if(CC_GlobalState->CAN1Queue == NULL || CC_GlobalState->CAN2Queue == NULL || CC_GlobalState->CAN3Queue == NULL)
 8000e1e:	4b1e      	ldr	r3, [pc, #120]	; (8000e98 <state_start_enter+0x160>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d00b      	beq.n	8000e42 <state_start_enter+0x10a>
 8000e2a:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <state_start_enter+0x160>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d005      	beq.n	8000e42 <state_start_enter+0x10a>
 8000e36:	4b18      	ldr	r3, [pc, #96]	; (8000e98 <state_start_enter+0x160>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d101      	bne.n	8000e46 <state_start_enter+0x10e>
		{
			Error_Handler();
 8000e42:	f002 fb67 	bl	8003514 <Error_Handler>
		}
	}

	/* Set initial pin states */
	HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e4c:	4813      	ldr	r0, [pc, #76]	; (8000e9c <state_start_enter+0x164>)
 8000e4e:	f004 fc9b 	bl	8005788 <HAL_GPIO_WritePin>

	/* Initiate Startup on PDM */
	PDM_InitiateStartup_t pdmStartup = Compose_PDM_InitiateStartup();
 8000e52:	f7ff fe72 	bl	8000b3a <Compose_PDM_InitiateStartup>
 8000e56:	4603      	mov	r3, r0
 8000e58:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000e5a:	f107 030c 	add.w	r3, r7, #12
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
 8000e66:	60da      	str	r2, [r3, #12]
 8000e68:	611a      	str	r2, [r3, #16]
 8000e6a:	615a      	str	r2, [r3, #20]
	{
			.ExtId = pdmStartup.id,
 8000e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	2304      	movs	r3, #4
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	2301      	movs	r3, #1
 8000e76:	61fb      	str	r3, [r7, #28]
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 8000e78:	230f      	movs	r3, #15
 8000e7a:	723b      	strb	r3, [r7, #8]
	HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <state_start_enter+0x160>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	3308      	adds	r3, #8
 8000e82:	f107 0208 	add.w	r2, r7, #8
 8000e86:	f107 010c 	add.w	r1, r7, #12
 8000e8a:	4805      	ldr	r0, [pc, #20]	; (8000ea0 <state_start_enter+0x168>)
 8000e8c:	f003 fc4c 	bl	8004728 <HAL_CAN_AddTxMessage>

	/* Debug Tracing */
	//CC_LogInfo("Enter Start\r\n", strlen("Enter Start\r\n"));
	return;
 8000e90:	bf00      	nop
}
 8000e92:	372c      	adds	r7, #44	; 0x2c
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd90      	pop	{r4, r7, pc}
 8000e98:	200049e0 	.word	0x200049e0
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	20004ba4 	.word	0x20004ba4

08000ea4 <state_start_iterate>:

void state_start_iterate(fsm_t *fsm)
{
 8000ea4:	b590      	push	{r4, r7, lr}
 8000ea6:	b09b      	sub	sp, #108	; 0x6c
 8000ea8:	af02      	add	r7, sp, #8
 8000eaa:	6078      	str	r0, [r7, #4]
	/* Skip boot if PDM Debugging Enabled */
	bool boot = CC_GlobalState->PDM_Debug;
 8000eac:	4b52      	ldr	r3, [pc, #328]	; (8000ff8 <state_start_iterate+0x154>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	7e9b      	ldrb	r3, [r3, #26]
 8000eb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint32_t getPowerChannels = 0; uint32_t setPowerChannels = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	657b      	str	r3, [r7, #84]	; 0x54
 8000eba:	2300      	movs	r3, #0
 8000ebc:	65bb      	str	r3, [r7, #88]	; 0x58

	/* Monitor CAN Queue */
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8000ebe:	e028      	b.n	8000f12 <state_start_iterate+0x6e>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN2Queue, &msg, 0U, 0U) == osOK)
 8000ec0:	4b4d      	ldr	r3, [pc, #308]	; (8000ff8 <state_start_iterate+0x154>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f8d3 04ec 	ldr.w	r0, [r3, #1260]	; 0x4ec
 8000ec8:	f107 010c 	add.w	r1, r7, #12
 8000ecc:	2300      	movs	r3, #0
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f007 f826 	bl	8007f20 <osMessageQueueGet>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d11b      	bne.n	8000f12 <state_start_iterate+0x6e>
		{
			/* If Startup Ok */
			if(msg.header.ExtId == Compose_CANId(0x2, 0x14, 0x0, 0x3, 0x00, 0x0))
 8000eda:	693c      	ldr	r4, [r7, #16]
 8000edc:	2300      	movs	r3, #0
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2114      	movs	r1, #20
 8000eea:	2002      	movs	r0, #2
 8000eec:	f7ff fe9e 	bl	8000c2c <Compose_CANId>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	429c      	cmp	r4, r3
 8000ef4:	d10d      	bne.n	8000f12 <state_start_iterate+0x6e>
			{
				/* Get Power Channel Values at Boot */
				getPowerChannels = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	657b      	str	r3, [r7, #84]	; 0x54
				Parse_PDM_StartupOk(msg.data, &getPowerChannels);
 8000efa:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8000efe:	f107 030c 	add.w	r3, r7, #12
 8000f02:	331c      	adds	r3, #28
 8000f04:	4611      	mov	r1, r2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fe2b 	bl	8000b62 <Parse_PDM_StartupOk>

				/* Initialise Boot with Bitwise OR on Power Channels */
				boot = true;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8000f12:	4b39      	ldr	r3, [pc, #228]	; (8000ff8 <state_start_iterate+0x154>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f007 f872 	bl	8008004 <osMessageQueueGetCount>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d1cc      	bne.n	8000ec0 <state_start_iterate+0x1c>
			}
		}
	}

	if(boot)
 8000f26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d05f      	beq.n	8000fee <state_start_iterate+0x14a>
	{
		/* Set Power Channel Values to Enable on Start */
		setPowerChannels |= 1 << getPowerChannels;
 8000f2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f30:	2201      	movs	r2, #1
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	461a      	mov	r2, r3
 8000f38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	65bb      	str	r3, [r7, #88]	; 0x58
		PDM_SelectStartup_t pdmStartup = Compose_PDM_SelectStartup(setPowerChannels);
 8000f3e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f42:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fe27 	bl	8000b98 <Compose_PDM_SelectStartup>
		CAN_TxHeaderTypeDef header =
 8000f4a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]
 8000f5a:	615a      	str	r2, [r3, #20]
		{
				.ExtId = pdmStartup.id,
 8000f5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
		CAN_TxHeaderTypeDef header =
 8000f5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f60:	2304      	movs	r3, #4
 8000f62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f64:	2304      	movs	r3, #4
 8000f66:	647b      	str	r3, [r7, #68]	; 0x44
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = sizeof(pdmStartup.data),
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&hcan2, &header, pdmStartup.data, &CC_GlobalState->CAN2_TxMailbox);
 8000f68:	4b23      	ldr	r3, [pc, #140]	; (8000ff8 <state_start_iterate+0x154>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f103 0008 	add.w	r0, r3, #8
 8000f70:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f74:	1d1a      	adds	r2, r3, #4
 8000f76:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	481f      	ldr	r0, [pc, #124]	; (8000ffc <state_start_iterate+0x158>)
 8000f7e:	f003 fbd3 	bl	8004728 <HAL_CAN_AddTxMessage>

		/* Set Heartbeat Timers */
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000f82:	4b1d      	ldr	r3, [pc, #116]	; (8000ff8 <state_start_iterate+0x154>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8000f8a:	2120      	movs	r1, #32
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f006 fe0f 	bl	8007bb0 <osSemaphoreAcquire>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d124      	bne.n	8000fe2 <state_start_iterate+0x13e>
		{
			CC_GlobalState->startupTicks = HAL_GetTick();
 8000f98:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <state_start_iterate+0x154>)
 8000f9a:	681c      	ldr	r4, [r3, #0]
 8000f9c:	f002 fca8 	bl	80038f0 <HAL_GetTick>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	6223      	str	r3, [r4, #32]
			CC_GlobalState->amsTicks = HAL_GetTick();
 8000fa4:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <state_start_iterate+0x154>)
 8000fa6:	681c      	ldr	r4, [r3, #0]
 8000fa8:	f002 fca2 	bl	80038f0 <HAL_GetTick>
 8000fac:	4603      	mov	r3, r0
 8000fae:	62e3      	str	r3, [r4, #44]	; 0x2c
			CC_GlobalState->shutdownTicks = HAL_GetTick();
 8000fb0:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <state_start_iterate+0x154>)
 8000fb2:	681c      	ldr	r4, [r3, #0]
 8000fb4:	f002 fc9c 	bl	80038f0 <HAL_GetTick>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	6363      	str	r3, [r4, #52]	; 0x34
			CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <state_start_iterate+0x154>)
 8000fbe:	681c      	ldr	r4, [r3, #0]
 8000fc0:	f002 fc96 	bl	80038f0 <HAL_GetTick>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	63a3      	str	r3, [r4, #56]	; 0x38
			CC_GlobalState->inverterTicks = HAL_GetTick();
 8000fc8:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <state_start_iterate+0x154>)
 8000fca:	681c      	ldr	r4, [r3, #0]
 8000fcc:	f002 fc90 	bl	80038f0 <HAL_GetTick>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	6323      	str	r3, [r4, #48]	; 0x30
			osSemaphoreRelease(CC_GlobalState->sem);
 8000fd4:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <state_start_iterate+0x154>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f006 fe4d 	bl	8007c7c <osSemaphoreRelease>
		}

		/* Engage Idle State (Waiting for RTD) */
		fsm_changeState(fsm, &idleState, "PDM Boot Sequence Initiated");
 8000fe2:	4a07      	ldr	r2, [pc, #28]	; (8001000 <state_start_iterate+0x15c>)
 8000fe4:	4907      	ldr	r1, [pc, #28]	; (8001004 <state_start_iterate+0x160>)
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f7ff fcf4 	bl	80009d4 <fsm_changeState>
	}
	return;
 8000fec:	bf00      	nop
 8000fee:	bf00      	nop
}
 8000ff0:	3764      	adds	r7, #100	; 0x64
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd90      	pop	{r4, r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200049e0 	.word	0x200049e0
 8000ffc:	20004ba4 	.word	0x20004ba4
 8001000:	0800bb3c 	.word	0x0800bb3c
 8001004:	20000010 	.word	0x20000010

08001008 <state_start_exit>:

void state_start_exit(fsm_t *fsm)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	/* All CAN Wake or
	 * Confirmation to Idle
	 * Messages go here over CAN */
	//CC_LogInfo("Exit Start\r\n", strlen("Exit Start\r\n"));
	return;
 8001010:	bf00      	nop
}
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	0000      	movs	r0, r0
	...

08001020 <state_idle_enter>:

state_t idleState = {&state_idle_enter, &state_idle_iterate, &state_idle_exit, "Idle_s"};

void state_idle_enter(fsm_t *fsm)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	/* Calculate Brake Threshold for RTD */
	int brake_threshold_range = BRAKE_PRESSURE_MAX - BRAKE_PRESSURE_MIN;
 8001028:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102c:	60fb      	str	r3, [r7, #12]
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800102e:	4b1c      	ldr	r3, [pc, #112]	; (80010a0 <state_idle_enter+0x80>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001036:	2120      	movs	r1, #32
 8001038:	4618      	mov	r0, r3
 800103a:	f006 fdb9 	bl	8007bb0 <osSemaphoreAcquire>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d121      	bne.n	8001088 <state_idle_enter+0x68>
	{
		/* Assign Threshold to 20% of Brake Pressure */
		CC_GlobalState->brakePressureThreshold = BRAKE_PRESSURE_MIN + (0.2 * brake_threshold_range);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800104e:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8001090 <state_idle_enter+0x70>
 8001052:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001056:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8001098 <state_idle_enter+0x78>
 800105a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800105e:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <state_idle_enter+0x80>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001066:	ee17 2a90 	vmov	r2, s15
 800106a:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428

		/* Init Chassis Controller On */
		CC_GlobalState->ccInit = true;
 800106e:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <state_idle_enter+0x80>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2201      	movs	r2, #1
 8001074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		osSemaphoreRelease(CC_GlobalState->sem);
 8001078:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <state_idle_enter+0x80>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001080:	4618      	mov	r0, r3
 8001082:	f006 fdfb 	bl	8007c7c <osSemaphoreRelease>
	}
	return;
 8001086:	bf00      	nop
 8001088:	bf00      	nop
}
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	9999999a 	.word	0x9999999a
 8001094:	3fc99999 	.word	0x3fc99999
 8001098:	00000000 	.word	0x00000000
 800109c:	40790000 	.word	0x40790000
 80010a0:	200049e0 	.word	0x200049e0
 80010a4:	00000000 	.word	0x00000000

080010a8 <state_idle_iterate>:

void state_idle_iterate(fsm_t *fsm)
{
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b099      	sub	sp, #100	; 0x64
 80010ac:	af06      	add	r7, sp, #24
 80010ae:	6078      	str	r0, [r7, #4]
	/* Check for Heartbeat Expiry */
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80010b0:	4baa      	ldr	r3, [pc, #680]	; (800135c <state_idle_iterate+0x2b4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80010b8:	2120      	movs	r1, #32
 80010ba:	4618      	mov	r0, r3
 80010bc:	f006 fd78 	bl	8007bb0 <osSemaphoreAcquire>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	f040 80df 	bne.w	8001286 <state_idle_iterate+0x1de>
	{
		/* AMS Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->amsTicks) > 100 && !CC_GlobalState->AMS_Debug)
 80010c8:	f002 fc12 	bl	80038f0 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	4ba3      	ldr	r3, [pc, #652]	; (800135c <state_idle_iterate+0x2b4>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b64      	cmp	r3, #100	; 0x64
 80010d8:	d925      	bls.n	8001126 <state_idle_iterate+0x7e>
 80010da:	4ba0      	ldr	r3, [pc, #640]	; (800135c <state_idle_iterate+0x2b4>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	7edb      	ldrb	r3, [r3, #27]
 80010e0:	f083 0301 	eor.w	r3, r3, #1
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d01d      	beq.n	8001126 <state_idle_iterate+0x7e>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80010ea:	4b9c      	ldr	r3, [pc, #624]	; (800135c <state_idle_iterate+0x2b4>)
 80010ec:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 80010ee:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80010f0:	4b9a      	ldr	r3, [pc, #616]	; (800135c <state_idle_iterate+0x2b4>)
 80010f2:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 80010f4:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 80010f8:	4b98      	ldr	r3, [pc, #608]	; (800135c <state_idle_iterate+0x2b4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 80010fc:	3310      	adds	r3, #16
 80010fe:	4a97      	ldr	r2, [pc, #604]	; (800135c <state_idle_iterate+0x2b4>)
 8001100:	6814      	ldr	r4, [r2, #0]
 8001102:	4a97      	ldr	r2, [pc, #604]	; (8001360 <state_idle_iterate+0x2b8>)
 8001104:	9204      	str	r2, [sp, #16]
 8001106:	4a97      	ldr	r2, [pc, #604]	; (8001364 <state_idle_iterate+0x2bc>)
 8001108:	9203      	str	r2, [sp, #12]
 800110a:	4a97      	ldr	r2, [pc, #604]	; (8001368 <state_idle_iterate+0x2c0>)
 800110c:	9202      	str	r2, [sp, #8]
 800110e:	4a97      	ldr	r2, [pc, #604]	; (800136c <state_idle_iterate+0x2c4>)
 8001110:	9201      	str	r2, [sp, #4]
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	460b      	mov	r3, r1
 8001116:	4602      	mov	r2, r0
 8001118:	2101      	movs	r1, #1
 800111a:	4895      	ldr	r0, [pc, #596]	; (8001370 <state_idle_iterate+0x2c8>)
 800111c:	f7ff fbb5 	bl	800088a <Send_CC_FatalShutdown>
 8001120:	4603      	mov	r3, r0
 8001122:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		/* Shutdown Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownTicks) > 100 && !CC_GlobalState->SHDN_Debug)
 8001126:	f002 fbe3 	bl	80038f0 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	4b8b      	ldr	r3, [pc, #556]	; (800135c <state_idle_iterate+0x2b4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	2b64      	cmp	r3, #100	; 0x64
 8001136:	d925      	bls.n	8001184 <state_idle_iterate+0xdc>
 8001138:	4b88      	ldr	r3, [pc, #544]	; (800135c <state_idle_iterate+0x2b4>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	7f9b      	ldrb	r3, [r3, #30]
 800113e:	f083 0301 	eor.w	r3, r3, #1
 8001142:	b2db      	uxtb	r3, r3
 8001144:	2b00      	cmp	r3, #0
 8001146:	d01d      	beq.n	8001184 <state_idle_iterate+0xdc>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001148:	4b84      	ldr	r3, [pc, #528]	; (800135c <state_idle_iterate+0x2b4>)
 800114a:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 800114c:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800114e:	4b83      	ldr	r3, [pc, #524]	; (800135c <state_idle_iterate+0x2b4>)
 8001150:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 8001152:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001156:	4b81      	ldr	r3, [pc, #516]	; (800135c <state_idle_iterate+0x2b4>)
 8001158:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 800115a:	3310      	adds	r3, #16
 800115c:	4a7f      	ldr	r2, [pc, #508]	; (800135c <state_idle_iterate+0x2b4>)
 800115e:	6814      	ldr	r4, [r2, #0]
 8001160:	4a7f      	ldr	r2, [pc, #508]	; (8001360 <state_idle_iterate+0x2b8>)
 8001162:	9204      	str	r2, [sp, #16]
 8001164:	4a7f      	ldr	r2, [pc, #508]	; (8001364 <state_idle_iterate+0x2bc>)
 8001166:	9203      	str	r2, [sp, #12]
 8001168:	4a7f      	ldr	r2, [pc, #508]	; (8001368 <state_idle_iterate+0x2c0>)
 800116a:	9202      	str	r2, [sp, #8]
 800116c:	4a7f      	ldr	r2, [pc, #508]	; (800136c <state_idle_iterate+0x2c4>)
 800116e:	9201      	str	r2, [sp, #4]
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	460b      	mov	r3, r1
 8001174:	4602      	mov	r2, r0
 8001176:	2101      	movs	r1, #1
 8001178:	487e      	ldr	r0, [pc, #504]	; (8001374 <state_idle_iterate+0x2cc>)
 800117a:	f7ff fb86 	bl	800088a <Send_CC_FatalShutdown>
 800117e:	4603      	mov	r3, r0
 8001180:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		/* Shutdown IMD Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownImdTicks) > 100 && !CC_GlobalState->SHDN_IMD_Debug)
 8001184:	f002 fbb4 	bl	80038f0 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	4b74      	ldr	r3, [pc, #464]	; (800135c <state_idle_iterate+0x2b4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b64      	cmp	r3, #100	; 0x64
 8001194:	d925      	bls.n	80011e2 <state_idle_iterate+0x13a>
 8001196:	4b71      	ldr	r3, [pc, #452]	; (800135c <state_idle_iterate+0x2b4>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	7f5b      	ldrb	r3, [r3, #29]
 800119c:	f083 0301 	eor.w	r3, r3, #1
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d01d      	beq.n	80011e2 <state_idle_iterate+0x13a>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80011a6:	4b6d      	ldr	r3, [pc, #436]	; (800135c <state_idle_iterate+0x2b4>)
 80011a8:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 80011aa:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80011ac:	4b6b      	ldr	r3, [pc, #428]	; (800135c <state_idle_iterate+0x2b4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 80011b0:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 80011b4:	4b69      	ldr	r3, [pc, #420]	; (800135c <state_idle_iterate+0x2b4>)
 80011b6:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 80011b8:	3310      	adds	r3, #16
 80011ba:	4a68      	ldr	r2, [pc, #416]	; (800135c <state_idle_iterate+0x2b4>)
 80011bc:	6814      	ldr	r4, [r2, #0]
 80011be:	4a68      	ldr	r2, [pc, #416]	; (8001360 <state_idle_iterate+0x2b8>)
 80011c0:	9204      	str	r2, [sp, #16]
 80011c2:	4a68      	ldr	r2, [pc, #416]	; (8001364 <state_idle_iterate+0x2bc>)
 80011c4:	9203      	str	r2, [sp, #12]
 80011c6:	4a68      	ldr	r2, [pc, #416]	; (8001368 <state_idle_iterate+0x2c0>)
 80011c8:	9202      	str	r2, [sp, #8]
 80011ca:	4a68      	ldr	r2, [pc, #416]	; (800136c <state_idle_iterate+0x2c4>)
 80011cc:	9201      	str	r2, [sp, #4]
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	460b      	mov	r3, r1
 80011d2:	4602      	mov	r2, r0
 80011d4:	2101      	movs	r1, #1
 80011d6:	4868      	ldr	r0, [pc, #416]	; (8001378 <state_idle_iterate+0x2d0>)
 80011d8:	f7ff fb57 	bl	800088a <Send_CC_FatalShutdown>
 80011dc:	4603      	mov	r3, r0
 80011de:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		/* Inverter Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->inverterTicks) > 100 && !CC_GlobalState->Inverter_Debug)
 80011e2:	f002 fb85 	bl	80038f0 <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	4b5c      	ldr	r3, [pc, #368]	; (800135c <state_idle_iterate+0x2b4>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b64      	cmp	r3, #100	; 0x64
 80011f2:	d925      	bls.n	8001240 <state_idle_iterate+0x198>
 80011f4:	4b59      	ldr	r3, [pc, #356]	; (800135c <state_idle_iterate+0x2b4>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	7f1b      	ldrb	r3, [r3, #28]
 80011fa:	f083 0301 	eor.w	r3, r3, #1
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d01d      	beq.n	8001240 <state_idle_iterate+0x198>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001204:	4b55      	ldr	r3, [pc, #340]	; (800135c <state_idle_iterate+0x2b4>)
 8001206:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001208:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800120a:	4b54      	ldr	r3, [pc, #336]	; (800135c <state_idle_iterate+0x2b4>)
 800120c:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 800120e:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001212:	4b52      	ldr	r3, [pc, #328]	; (800135c <state_idle_iterate+0x2b4>)
 8001214:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001216:	3310      	adds	r3, #16
 8001218:	4a50      	ldr	r2, [pc, #320]	; (800135c <state_idle_iterate+0x2b4>)
 800121a:	6814      	ldr	r4, [r2, #0]
 800121c:	4a50      	ldr	r2, [pc, #320]	; (8001360 <state_idle_iterate+0x2b8>)
 800121e:	9204      	str	r2, [sp, #16]
 8001220:	4a50      	ldr	r2, [pc, #320]	; (8001364 <state_idle_iterate+0x2bc>)
 8001222:	9203      	str	r2, [sp, #12]
 8001224:	4a50      	ldr	r2, [pc, #320]	; (8001368 <state_idle_iterate+0x2c0>)
 8001226:	9202      	str	r2, [sp, #8]
 8001228:	4a50      	ldr	r2, [pc, #320]	; (800136c <state_idle_iterate+0x2c4>)
 800122a:	9201      	str	r2, [sp, #4]
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	460b      	mov	r3, r1
 8001230:	4602      	mov	r2, r0
 8001232:	2101      	movs	r1, #1
 8001234:	4851      	ldr	r0, [pc, #324]	; (800137c <state_idle_iterate+0x2d4>)
 8001236:	f7ff fb28 	bl	800088a <Send_CC_FatalShutdown>
 800123a:	4603      	mov	r3, r0
 800123c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 8001240:	4b46      	ldr	r3, [pc, #280]	; (800135c <state_idle_iterate+0x2b4>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001248:	4618      	mov	r0, r3
 800124a:	f006 fd17 	bl	8007c7c <osSemaphoreRelease>
	}

	/* Check for Queued CAN Packets on CAN1 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 800124e:	e01a      	b.n	8001286 <state_idle_iterate+0x1de>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN1Queue, &msg, 0U, 0U) == osOK)
 8001250:	4b42      	ldr	r3, [pc, #264]	; (800135c <state_idle_iterate+0x2b4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 8001258:	f107 010c 	add.w	r1, r7, #12
 800125c:	2300      	movs	r3, #0
 800125e:	2200      	movs	r2, #0
 8001260:	f006 fe5e 	bl	8007f20 <osMessageQueueGet>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10d      	bne.n	8001286 <state_idle_iterate+0x1de>
		{
			if(msg.header.IDE == CAN_ID_STD) {
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d10a      	bne.n	8001286 <state_idle_iterate+0x1de>
				/* Inverter Heartbeat */
				if(msg.header.StdId == 0x764)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f240 7264 	movw	r2, #1892	; 0x764
 8001276:	4293      	cmp	r3, r2
 8001278:	d105      	bne.n	8001286 <state_idle_iterate+0x1de>
				{
					CC_GlobalState->inverterTicks = HAL_GetTick();
 800127a:	4b38      	ldr	r3, [pc, #224]	; (800135c <state_idle_iterate+0x2b4>)
 800127c:	681c      	ldr	r4, [r3, #0]
 800127e:	f002 fb37 	bl	80038f0 <HAL_GetTick>
 8001282:	4603      	mov	r3, r0
 8001284:	6323      	str	r3, [r4, #48]	; 0x30
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 8001286:	4b35      	ldr	r3, [pc, #212]	; (800135c <state_idle_iterate+0x2b4>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800128e:	4618      	mov	r0, r3
 8001290:	f006 feb8 	bl	8008004 <osMessageQueueGetCount>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d1da      	bne.n	8001250 <state_idle_iterate+0x1a8>
			}
		}
	}

	/* Check for Queued CAN Packets on CAN2 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 800129a:	e0eb      	b.n	8001474 <state_idle_iterate+0x3cc>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN2Queue, &msg, 0U, 0U) == osOK)
 800129c:	4b2f      	ldr	r3, [pc, #188]	; (800135c <state_idle_iterate+0x2b4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f8d3 04ec 	ldr.w	r0, [r3, #1260]	; 0x4ec
 80012a4:	f107 010c 	add.w	r1, r7, #12
 80012a8:	2300      	movs	r3, #0
 80012aa:	2200      	movs	r2, #0
 80012ac:	f006 fe38 	bl	8007f20 <osMessageQueueGet>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f040 80de 	bne.w	8001474 <state_idle_iterate+0x3cc>
		{
			/* Packet Handler */
			/* AMS Heartbeat */
			if(msg.header.IDE == CAN_ID_EXT) {
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	f040 80da 	bne.w	8001474 <state_idle_iterate+0x3cc>
				if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 80012c0:	693c      	ldr	r4, [r7, #16]
 80012c2:	2300      	movs	r3, #0
 80012c4:	9301      	str	r3, [sp, #4]
 80012c6:	2301      	movs	r3, #1
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2301      	movs	r3, #1
 80012cc:	2200      	movs	r2, #0
 80012ce:	2110      	movs	r1, #16
 80012d0:	2001      	movs	r0, #1
 80012d2:	f7ff fcab 	bl	8000c2c <Compose_CANId>
 80012d6:	4603      	mov	r3, r0
 80012d8:	429c      	cmp	r4, r3
 80012da:	d151      	bne.n	8001380 <state_idle_iterate+0x2d8>
				{
					if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80012dc:	4b1f      	ldr	r3, [pc, #124]	; (800135c <state_idle_iterate+0x2b4>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80012e4:	2120      	movs	r1, #32
 80012e6:	4618      	mov	r0, r3
 80012e8:	f006 fc62 	bl	8007bb0 <osSemaphoreAcquire>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f040 80c0 	bne.w	8001474 <state_idle_iterate+0x3cc>
					{
						bool initialised = false; bool HVAn; bool HVBn; bool precharge; bool HVAp; bool HVBp; uint16_t averageVoltage; uint16_t runtime;
 80012f4:	2300      	movs	r3, #0
 80012f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
						Parse_AMS_HeartbeatResponse(msg.data, &initialised, &HVAn, &HVBn, &precharge, &HVAp, &HVBp, &averageVoltage, &runtime);
 80012fa:	f107 043d 	add.w	r4, r7, #61	; 0x3d
 80012fe:	f107 023e 	add.w	r2, r7, #62	; 0x3e
 8001302:	f107 013f 	add.w	r1, r7, #63	; 0x3f
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	f103 001c 	add.w	r0, r3, #28
 800130e:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8001312:	9304      	str	r3, [sp, #16]
 8001314:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001318:	9303      	str	r3, [sp, #12]
 800131a:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 800131e:	9302      	str	r3, [sp, #8]
 8001320:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	4623      	mov	r3, r4
 800132e:	f7ff f95f 	bl	80005f0 <Parse_AMS_HeartbeatResponse>
						CC_GlobalState->amsTicks = HAL_GetTick();
 8001332:	4b0a      	ldr	r3, [pc, #40]	; (800135c <state_idle_iterate+0x2b4>)
 8001334:	681c      	ldr	r4, [r3, #0]
 8001336:	f002 fadb 	bl	80038f0 <HAL_GetTick>
 800133a:	4603      	mov	r3, r0
 800133c:	62e3      	str	r3, [r4, #44]	; 0x2c
						CC_GlobalState->amsInit = initialised;
 800133e:	4b07      	ldr	r3, [pc, #28]	; (800135c <state_idle_iterate+0x2b4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
						osSemaphoreRelease(CC_GlobalState->sem);
 800134a:	4b04      	ldr	r3, [pc, #16]	; (800135c <state_idle_iterate+0x2b4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001352:	4618      	mov	r0, r3
 8001354:	f006 fc92 	bl	8007c7c <osSemaphoreRelease>
 8001358:	e08c      	b.n	8001474 <state_idle_iterate+0x3cc>
 800135a:	bf00      	nop
 800135c:	200049e0 	.word	0x200049e0
 8001360:	20004c38 	.word	0x20004c38
 8001364:	20004b7c 	.word	0x20004b7c
 8001368:	20004ba4 	.word	0x20004ba4
 800136c:	20004bcc 	.word	0x20004bcc
 8001370:	0800bb58 	.word	0x0800bb58
 8001374:	0800bb70 	.word	0x0800bb70
 8001378:	0800bb88 	.word	0x0800bb88
 800137c:	0800bba4 	.word	0x0800bba4
					}
				}
				/* Shutdown Heartbeat */
				else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x01, 0x0))
 8001380:	693c      	ldr	r4, [r7, #16]
 8001382:	2300      	movs	r3, #0
 8001384:	9301      	str	r3, [sp, #4]
 8001386:	2301      	movs	r3, #1
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	2301      	movs	r3, #1
 800138c:	2200      	movs	r2, #0
 800138e:	2106      	movs	r1, #6
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff fc4b 	bl	8000c2c <Compose_CANId>
 8001396:	4603      	mov	r3, r0
 8001398:	429c      	cmp	r4, r3
 800139a:	d121      	bne.n	80013e0 <state_idle_iterate+0x338>
				{
					if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800139c:	4b7a      	ldr	r3, [pc, #488]	; (8001588 <state_idle_iterate+0x4e0>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80013a4:	2120      	movs	r1, #32
 80013a6:	4618      	mov	r0, r3
 80013a8:	f006 fc02 	bl	8007bb0 <osSemaphoreAcquire>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d160      	bne.n	8001474 <state_idle_iterate+0x3cc>
					{
						uint8_t segmentState;
						Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	331c      	adds	r3, #28
 80013b8:	f107 0235 	add.w	r2, r7, #53	; 0x35
 80013bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80013c0:	f7ff fc6a 	bl	8000c98 <Parse_SHDN_HeartbeatResponse>
						CC_GlobalState->shutdownTicks = HAL_GetTick();
 80013c4:	4b70      	ldr	r3, [pc, #448]	; (8001588 <state_idle_iterate+0x4e0>)
 80013c6:	681c      	ldr	r4, [r3, #0]
 80013c8:	f002 fa92 	bl	80038f0 <HAL_GetTick>
 80013cc:	4603      	mov	r3, r0
 80013ce:	6363      	str	r3, [r4, #52]	; 0x34
						osSemaphoreRelease(CC_GlobalState->sem);
 80013d0:	4b6d      	ldr	r3, [pc, #436]	; (8001588 <state_idle_iterate+0x4e0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80013d8:	4618      	mov	r0, r3
 80013da:	f006 fc4f 	bl	8007c7c <osSemaphoreRelease>
 80013de:	e049      	b.n	8001474 <state_idle_iterate+0x3cc>
					}
				}
				/* Shutdown IMD Heartbeat */
				else if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 80013e0:	693c      	ldr	r4, [r7, #16]
 80013e2:	2300      	movs	r3, #0
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	2301      	movs	r3, #1
 80013e8:	9300      	str	r3, [sp, #0]
 80013ea:	2301      	movs	r3, #1
 80013ec:	2200      	movs	r2, #0
 80013ee:	2110      	movs	r1, #16
 80013f0:	2001      	movs	r0, #1
 80013f2:	f7ff fc1b 	bl	8000c2c <Compose_CANId>
 80013f6:	4603      	mov	r3, r0
 80013f8:	429c      	cmp	r4, r3
 80013fa:	d10f      	bne.n	800141c <state_idle_iterate+0x374>
				{
					uint8_t pwmState;
					Parse_SHDN_IMD_HeartbeatResponse(*((SHDN_IMD_HeartbeatResponse_t*)&(msg.data)), &pwmState);
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	331c      	adds	r3, #28
 8001402:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001406:	e893 0003 	ldmia.w	r3, {r0, r1}
 800140a:	f7ff fc56 	bl	8000cba <Parse_SHDN_IMD_HeartbeatResponse>
					CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 800140e:	4b5e      	ldr	r3, [pc, #376]	; (8001588 <state_idle_iterate+0x4e0>)
 8001410:	681c      	ldr	r4, [r3, #0]
 8001412:	f002 fa6d 	bl	80038f0 <HAL_GetTick>
 8001416:	4603      	mov	r3, r0
 8001418:	63a3      	str	r3, [r4, #56]	; 0x38
 800141a:	e02b      	b.n	8001474 <state_idle_iterate+0x3cc>
				}
				/* Shutdown Triggered Fault */
				else if(msg.header.ExtId == Compose_CANId(0x0, 0x06, 0x0, 0x0, 0x0, 0x0))
 800141c:	693c      	ldr	r4, [r7, #16]
 800141e:	2300      	movs	r3, #0
 8001420:	9301      	str	r3, [sp, #4]
 8001422:	2300      	movs	r3, #0
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2300      	movs	r3, #0
 8001428:	2200      	movs	r2, #0
 800142a:	2106      	movs	r1, #6
 800142c:	2000      	movs	r0, #0
 800142e:	f7ff fbfd 	bl	8000c2c <Compose_CANId>
 8001432:	4603      	mov	r3, r0
 8001434:	429c      	cmp	r4, r3
 8001436:	d11d      	bne.n	8001474 <state_idle_iterate+0x3cc>
				{
					// TODO DEAL WITH INVERTERS HERE WITH SOFT INVERTER SHUTDOWN
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
							&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001438:	4b53      	ldr	r3, [pc, #332]	; (8001588 <state_idle_iterate+0x4e0>)
 800143a:	681b      	ldr	r3, [r3, #0]
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 800143c:	4618      	mov	r0, r3
							&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800143e:	4b52      	ldr	r3, [pc, #328]	; (8001588 <state_idle_iterate+0x4e0>)
 8001440:	681b      	ldr	r3, [r3, #0]
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8001442:	f103 0108 	add.w	r1, r3, #8
							&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001446:	4b50      	ldr	r3, [pc, #320]	; (8001588 <state_idle_iterate+0x4e0>)
 8001448:	681b      	ldr	r3, [r3, #0]
					CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 800144a:	3310      	adds	r3, #16
 800144c:	4a4e      	ldr	r2, [pc, #312]	; (8001588 <state_idle_iterate+0x4e0>)
 800144e:	6814      	ldr	r4, [r2, #0]
 8001450:	4a4e      	ldr	r2, [pc, #312]	; (800158c <state_idle_iterate+0x4e4>)
 8001452:	9204      	str	r2, [sp, #16]
 8001454:	4a4e      	ldr	r2, [pc, #312]	; (8001590 <state_idle_iterate+0x4e8>)
 8001456:	9203      	str	r2, [sp, #12]
 8001458:	4a4e      	ldr	r2, [pc, #312]	; (8001594 <state_idle_iterate+0x4ec>)
 800145a:	9202      	str	r2, [sp, #8]
 800145c:	4a4e      	ldr	r2, [pc, #312]	; (8001598 <state_idle_iterate+0x4f0>)
 800145e:	9201      	str	r2, [sp, #4]
 8001460:	9300      	str	r3, [sp, #0]
 8001462:	460b      	mov	r3, r1
 8001464:	4602      	mov	r2, r0
 8001466:	2101      	movs	r1, #1
 8001468:	484c      	ldr	r0, [pc, #304]	; (800159c <state_idle_iterate+0x4f4>)
 800146a:	f7ff fa0e 	bl	800088a <Send_CC_FatalShutdown>
 800146e:	4603      	mov	r3, r0
 8001470:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8001474:	4b44      	ldr	r3, [pc, #272]	; (8001588 <state_idle_iterate+0x4e0>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 800147c:	4618      	mov	r0, r3
 800147e:	f006 fdc1 	bl	8008004 <osMessageQueueGetCount>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	f47f af09 	bne.w	800129c <state_idle_iterate+0x1f4>
		}
	}

	/* If Brake Pressure > 20% */
	uint16_t raw;
	if(CC_GlobalState->RTD_Debug)
 800148a:	4b3f      	ldr	r3, [pc, #252]	; (8001588 <state_idle_iterate+0x4e0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	7e1b      	ldrb	r3, [r3, #24]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d016      	beq.n	80014c2 <state_idle_iterate+0x41a>
	{
		int brake_threshold_range = BRAKE_PRESSURE_MAX - BRAKE_PRESSURE_MIN;
 8001494:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001498:	643b      	str	r3, [r7, #64]	; 0x40
		raw = BRAKE_PRESSURE_MIN + (0.3 * brake_threshold_range);
 800149a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800149c:	ee07 3a90 	vmov	s15, r3
 80014a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80014a4:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8001578 <state_idle_iterate+0x4d0>
 80014a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80014ac:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8001580 <state_idle_iterate+0x4d8>
 80014b0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80014b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80014b8:	ee17 3a90 	vmov	r3, s15
 80014bc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80014c0:	e008      	b.n	80014d4 <state_idle_iterate+0x42c>
	}
	else
	{
		HAL_ADC_Start(&hadc3);
 80014c2:	4837      	ldr	r0, [pc, #220]	; (80015a0 <state_idle_iterate+0x4f8>)
 80014c4:	f002 fa64 	bl	8003990 <HAL_ADC_Start>
		raw = HAL_ADC_GetValue(&hadc3);
 80014c8:	4835      	ldr	r0, [pc, #212]	; (80015a0 <state_idle_iterate+0x4f8>)
 80014ca:	f002 fc0f 	bl	8003cec <HAL_ADC_GetValue>
 80014ce:	4603      	mov	r3, r0
 80014d0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	}
	if(raw > CC_GlobalState->brakePressureThreshold && CC_GlobalState->amsInit && CC_GlobalState->ccInit)
 80014d4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80014d8:	4b2b      	ldr	r3, [pc, #172]	; (8001588 <state_idle_iterate+0x4e0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d93d      	bls.n	8001560 <state_idle_iterate+0x4b8>
 80014e4:	4b28      	ldr	r3, [pc, #160]	; (8001588 <state_idle_iterate+0x4e0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d037      	beq.n	8001560 <state_idle_iterate+0x4b8>
 80014f0:	4b25      	ldr	r3, [pc, #148]	; (8001588 <state_idle_iterate+0x4e0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d031      	beq.n	8001560 <state_idle_iterate+0x4b8>
	{
		/* Illuminate RTD Button */
		HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_SET);
 80014fc:	2201      	movs	r2, #1
 80014fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001502:	4828      	ldr	r0, [pc, #160]	; (80015a4 <state_idle_iterate+0x4fc>)
 8001504:	f004 f940 	bl	8005788 <HAL_GPIO_WritePin>
		/* If RTD Button Engaged */
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001508:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <state_idle_iterate+0x4e0>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001510:	2120      	movs	r1, #32
 8001512:	4618      	mov	r0, r3
 8001514:	f006 fb4c 	bl	8007bb0 <osSemaphoreAcquire>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d126      	bne.n	800156c <state_idle_iterate+0x4c4>
		{
			if(HAL_GPIO_ReadPin(RTD_INPUT_GPIO_Port, RTD_INPUT_Pin) && (HAL_GetTick() - CC_GlobalState->finalRtdTicks) >= 5000)
 800151e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001522:	4820      	ldr	r0, [pc, #128]	; (80015a4 <state_idle_iterate+0x4fc>)
 8001524:	f004 f918 	bl	8005758 <HAL_GPIO_ReadPin>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d010      	beq.n	8001550 <state_idle_iterate+0x4a8>
 800152e:	f002 f9df 	bl	80038f0 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	4b14      	ldr	r3, [pc, #80]	; (8001588 <state_idle_iterate+0x4e0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	f241 3287 	movw	r2, #4999	; 0x1387
 8001542:	4293      	cmp	r3, r2
 8001544:	d904      	bls.n	8001550 <state_idle_iterate+0x4a8>
			{
				/* Enter Driving State */
				fsm_changeState(fsm, &drivingState, "RTD Engaged");
 8001546:	4a18      	ldr	r2, [pc, #96]	; (80015a8 <state_idle_iterate+0x500>)
 8001548:	4918      	ldr	r1, [pc, #96]	; (80015ac <state_idle_iterate+0x504>)
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff fa42 	bl	80009d4 <fsm_changeState>
			}
			osSemaphoreRelease(CC_GlobalState->sem);
 8001550:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <state_idle_iterate+0x4e0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001558:	4618      	mov	r0, r3
 800155a:	f006 fb8f 	bl	8007c7c <osSemaphoreRelease>
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800155e:	e005      	b.n	800156c <state_idle_iterate+0x4c4>
		}
	}
	else
	{
		HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 8001560:	2200      	movs	r2, #0
 8001562:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001566:	480f      	ldr	r0, [pc, #60]	; (80015a4 <state_idle_iterate+0x4fc>)
 8001568:	f004 f90e 	bl	8005788 <HAL_GPIO_WritePin>
	}
}
 800156c:	bf00      	nop
 800156e:	374c      	adds	r7, #76	; 0x4c
 8001570:	46bd      	mov	sp, r7
 8001572:	bd90      	pop	{r4, r7, pc}
 8001574:	f3af 8000 	nop.w
 8001578:	33333333 	.word	0x33333333
 800157c:	3fd33333 	.word	0x3fd33333
 8001580:	00000000 	.word	0x00000000
 8001584:	40790000 	.word	0x40790000
 8001588:	200049e0 	.word	0x200049e0
 800158c:	20004c38 	.word	0x20004c38
 8001590:	20004b7c 	.word	0x20004b7c
 8001594:	20004ba4 	.word	0x20004ba4
 8001598:	20004bcc 	.word	0x20004bcc
 800159c:	0800bbc0 	.word	0x0800bbc0
 80015a0:	20004a74 	.word	0x20004a74
 80015a4:	40021000 	.word	0x40021000
 80015a8:	0800bbe0 	.word	0x0800bbe0
 80015ac:	20000020 	.word	0x20000020

080015b0 <state_idle_exit>:

void state_idle_exit(fsm_t *fsm)
{
 80015b0:	b590      	push	{r4, r7, lr}
 80015b2:	b08b      	sub	sp, #44	; 0x2c
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	/* Broadcast RTD on all CAN lines */
	CC_ReadyToDrive_t readyToDrive = Compose_CC_ReadyToDrive();
 80015b8:	f7ff f884 	bl	80006c4 <Compose_CC_ReadyToDrive>
 80015bc:	4603      	mov	r3, r0
 80015be:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
 80015d0:	615a      	str	r2, [r3, #20]
	{
			.ExtId = readyToDrive.id,
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	2304      	movs	r3, #4
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	2301      	movs	r3, #1
 80015dc:	61fb      	str	r3, [r7, #28]
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 80015de:	230f      	movs	r3, #15
 80015e0:	723b      	strb	r3, [r7, #8]
	HAL_CAN_AddTxMessage(&hcan1, &header, data, &CC_GlobalState->CAN1_TxMailbox);
 80015e2:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <state_idle_exit+0xa8>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f107 0208 	add.w	r2, r7, #8
 80015ea:	f107 010c 	add.w	r1, r7, #12
 80015ee:	481b      	ldr	r0, [pc, #108]	; (800165c <state_idle_exit+0xac>)
 80015f0:	f003 f89a 	bl	8004728 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <state_idle_exit+0xa8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	3308      	adds	r3, #8
 80015fa:	f107 0208 	add.w	r2, r7, #8
 80015fe:	f107 010c 	add.w	r1, r7, #12
 8001602:	4817      	ldr	r0, [pc, #92]	; (8001660 <state_idle_exit+0xb0>)
 8001604:	f003 f890 	bl	8004728 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan3, &header, data, &CC_GlobalState->CAN3_TxMailbox);
 8001608:	4b13      	ldr	r3, [pc, #76]	; (8001658 <state_idle_exit+0xa8>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	3310      	adds	r3, #16
 800160e:	f107 0208 	add.w	r2, r7, #8
 8001612:	f107 010c 	add.w	r1, r7, #12
 8001616:	4813      	ldr	r0, [pc, #76]	; (8001664 <state_idle_exit+0xb4>)
 8001618:	f003 f886 	bl	8004728 <HAL_CAN_AddTxMessage>

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800161c:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <state_idle_exit+0xa8>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001624:	2120      	movs	r1, #32
 8001626:	4618      	mov	r0, r3
 8001628:	f006 fac2 	bl	8007bb0 <osSemaphoreAcquire>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10d      	bne.n	800164e <state_idle_exit+0x9e>
	{
		CC_GlobalState->readyToDriveTicks = HAL_GetTick();
 8001632:	4b09      	ldr	r3, [pc, #36]	; (8001658 <state_idle_exit+0xa8>)
 8001634:	681c      	ldr	r4, [r3, #0]
 8001636:	f002 f95b 	bl	80038f0 <HAL_GetTick>
 800163a:	4603      	mov	r3, r0
 800163c:	6263      	str	r3, [r4, #36]	; 0x24
		osSemaphoreRelease(CC_GlobalState->sem);
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <state_idle_exit+0xa8>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001646:	4618      	mov	r0, r3
 8001648:	f006 fb18 	bl	8007c7c <osSemaphoreRelease>
	}
	return;
 800164c:	bf00      	nop
 800164e:	bf00      	nop
}
 8001650:	372c      	adds	r7, #44	; 0x2c
 8001652:	46bd      	mov	sp, r7
 8001654:	bd90      	pop	{r4, r7, pc}
 8001656:	bf00      	nop
 8001658:	200049e0 	.word	0x200049e0
 800165c:	20004bcc 	.word	0x20004bcc
 8001660:	20004ba4 	.word	0x20004ba4
 8001664:	20004b7c 	.word	0x20004b7c

08001668 <state_driving_enter>:

state_t drivingState = {&state_driving_enter, &state_driving_iterate, &state_driving_exit, "Driving_s"};

void state_driving_enter(fsm_t *fsm)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	/* If AMS Contactors Closed & BMS' Healthy */

	/* Enable all channels on PDM */
	// TODO Fix Bitwise Flip on enter IDLE State under current PDM Startup Sequence

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001670:	4b4f      	ldr	r3, [pc, #316]	; (80017b0 <state_driving_enter+0x148>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001678:	2120      	movs	r1, #32
 800167a:	4618      	mov	r0, r3
 800167c:	f006 fa98 	bl	8007bb0 <osSemaphoreAcquire>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d17e      	bne.n	8001784 <state_driving_enter+0x11c>
	{
		CC_GlobalState->tractiveActive = true;
 8001686:	4b4a      	ldr	r3, [pc, #296]	; (80017b0 <state_driving_enter+0x148>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2201      	movs	r2, #1
 800168c:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
		CC_GlobalState->faultDetected = false;
 8001690:	4b47      	ldr	r3, [pc, #284]	; (80017b0 <state_driving_enter+0x148>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2200      	movs	r2, #0
 8001696:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
		CC_GlobalState->rtdLightActive = true;
 800169a:	4b45      	ldr	r3, [pc, #276]	; (80017b0 <state_driving_enter+0x148>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 24e4 	strb.w	r2, [r3, #1252]	; 0x4e4

		memset(CC_GlobalState->rollingBrakeValues, 0, 10*sizeof(uint32_t));
 80016a4:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <state_driving_enter+0x148>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 80016ac:	2228      	movs	r2, #40	; 0x28
 80016ae:	2100      	movs	r1, #0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f009 fdd8 	bl	800b266 <memset>
		memset(CC_GlobalState->secondaryRollingBrakeValues, 0, 10*sizeof(uint32_t));
 80016b6:	4b3e      	ldr	r3, [pc, #248]	; (80017b0 <state_driving_enter+0x148>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80016be:	2228      	movs	r2, #40	; 0x28
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f009 fdcf 	bl	800b266 <memset>
		memset(CC_GlobalState->rollingAccelValues, 0, 10*sizeof(uint32_t));
 80016c8:	4b39      	ldr	r3, [pc, #228]	; (80017b0 <state_driving_enter+0x148>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f503 638d 	add.w	r3, r3, #1128	; 0x468
 80016d0:	2228      	movs	r2, #40	; 0x28
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f009 fdc6 	bl	800b266 <memset>
		memset(CC_GlobalState->secondaryRollingAccelValues, 0, 10*sizeof(uint32_t));
 80016da:	4b35      	ldr	r3, [pc, #212]	; (80017b0 <state_driving_enter+0x148>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f503 6392 	add.w	r3, r3, #1168	; 0x490
 80016e2:	2228      	movs	r2, #40	; 0x28
 80016e4:	2100      	movs	r1, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f009 fdbd 	bl	800b266 <memset>
		memset(CC_GlobalState->tertiaryRollingAccelValues, 0, 10*sizeof(uint32_t));
 80016ec:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <state_driving_enter+0x148>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 80016f4:	2228      	movs	r2, #40	; 0x28
 80016f6:	2100      	movs	r1, #0
 80016f8:	4618      	mov	r0, r3
 80016fa:	f009 fdb4 	bl	800b266 <memset>

		CC_GlobalState->brakeMin[0] = BRAKE_PEDAL_ONE_MIN;
 80016fe:	4b2c      	ldr	r3, [pc, #176]	; (80017b0 <state_driving_enter+0x148>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f640 1238 	movw	r2, #2360	; 0x938
 8001706:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
		CC_GlobalState->brakeMin[1] = BRAKE_PEDAL_TWO_MIN;
 800170a:	4b29      	ldr	r3, [pc, #164]	; (80017b0 <state_driving_enter+0x148>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f640 02e8 	movw	r2, #2280	; 0x8e8
 8001712:	f8a3 2456 	strh.w	r2, [r3, #1110]	; 0x456
		CC_GlobalState->brakeMax[0] = BRAKE_PEDAL_ONE_MAX;
 8001716:	4b26      	ldr	r3, [pc, #152]	; (80017b0 <state_driving_enter+0x148>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f640 4262 	movw	r2, #3170	; 0xc62
 800171e:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
		CC_GlobalState->brakeMax[1] = BRAKE_PEDAL_TWO_MAX;
 8001722:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <state_driving_enter+0x148>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f640 4226 	movw	r2, #3110	; 0xc26
 800172a:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a

		CC_GlobalState->accelMin[0] = ACCEL_PEDAL_ONE_MIN;
 800172e:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <state_driving_enter+0x148>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f240 327a 	movw	r2, #890	; 0x37a
 8001736:	f8a3 245c 	strh.w	r2, [r3, #1116]	; 0x45c
		CC_GlobalState->accelMax[0] = ACCEL_PEDAL_ONE_MAX;
 800173a:	4b1d      	ldr	r3, [pc, #116]	; (80017b0 <state_driving_enter+0x148>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f640 5216 	movw	r2, #3350	; 0xd16
 8001742:	f8a3 2462 	strh.w	r2, [r3, #1122]	; 0x462
		CC_GlobalState->accelMin[1] = ACCEL_PEDAL_TWO_MIN;
 8001746:	4b1a      	ldr	r3, [pc, #104]	; (80017b0 <state_driving_enter+0x148>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f240 328e 	movw	r2, #910	; 0x38e
 800174e:	f8a3 245e 	strh.w	r2, [r3, #1118]	; 0x45e
		CC_GlobalState->accelMax[1] = ACCEL_PEDAL_TWO_MAX;
 8001752:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <state_driving_enter+0x148>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f640 5248 	movw	r2, #3400	; 0xd48
 800175a:	f8a3 2464 	strh.w	r2, [r3, #1124]	; 0x464
		CC_GlobalState->accelMin[2] = ACCEL_PEDAL_THREE_MIN;
 800175e:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <state_driving_enter+0x148>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f240 328e 	movw	r2, #910	; 0x38e
 8001766:	f8a3 2460 	strh.w	r2, [r3, #1120]	; 0x460
		CC_GlobalState->accelMax[2] = ACCEL_PEDAL_THREE_MAX;
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <state_driving_enter+0x148>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f640 5234 	movw	r2, #3380	; 0xd34
 8001772:	f8a3 2466 	strh.w	r2, [r3, #1126]	; 0x466

		osSemaphoreRelease(CC_GlobalState->sem);
 8001776:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <state_driving_enter+0x148>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800177e:	4618      	mov	r0, r3
 8001780:	f006 fa7c 	bl	8007c7c <osSemaphoreRelease>
	}
	/* Start Polling ADC */
	HAL_ADC_Start_DMA(&hadc2, CC_GlobalState->brakeAdcValues, 100);
 8001784:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <state_driving_enter+0x148>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	3340      	adds	r3, #64	; 0x40
 800178a:	2264      	movs	r2, #100	; 0x64
 800178c:	4619      	mov	r1, r3
 800178e:	4809      	ldr	r0, [pc, #36]	; (80017b4 <state_driving_enter+0x14c>)
 8001790:	f002 f9be 	bl	8003b10 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc1, CC_GlobalState->accelAdcValues, 150);
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <state_driving_enter+0x148>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 800179c:	2296      	movs	r2, #150	; 0x96
 800179e:	4619      	mov	r1, r3
 80017a0:	4805      	ldr	r0, [pc, #20]	; (80017b8 <state_driving_enter+0x150>)
 80017a2:	f002 f9b5 	bl	8003b10 <HAL_ADC_Start_DMA>
	/* Else */

	/* Hard Shutdown Power Off */
	return;
 80017a6:	bf00      	nop
}
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200049e0 	.word	0x200049e0
 80017b4:	200049e4 	.word	0x200049e4
 80017b8:	20004a2c 	.word	0x20004a2c

080017bc <state_driving_iterate>:


void state_driving_iterate(fsm_t *fsm)
{
 80017bc:	b590      	push	{r4, r7, lr}
 80017be:	b0ff      	sub	sp, #508	; 0x1fc
 80017c0:	af06      	add	r7, sp, #24
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	6018      	str	r0, [r3, #0]

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80017c6:	4b91      	ldr	r3, [pc, #580]	; (8001a0c <state_driving_iterate+0x250>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80017ce:	2120      	movs	r1, #32
 80017d0:	4618      	mov	r0, r3
 80017d2:	f006 f9ed 	bl	8007bb0 <osSemaphoreAcquire>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f040 81bf 	bne.w	8001b5c <state_driving_iterate+0x3a0>
	{
		/* Flash RTD */
		if((HAL_GetTick() - CC_GlobalState->readyToDriveTicks) > 1000)
 80017de:	f002 f887 	bl	80038f0 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	4b89      	ldr	r3, [pc, #548]	; (8001a0c <state_driving_iterate+0x250>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017f0:	d926      	bls.n	8001840 <state_driving_iterate+0x84>
		{
			HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, !CC_GlobalState->rtdLightActive);
 80017f2:	4b86      	ldr	r3, [pc, #536]	; (8001a0c <state_driving_iterate+0x250>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f893 34e4 	ldrb.w	r3, [r3, #1252]	; 0x4e4
 80017fa:	f083 0301 	eor.w	r3, r3, #1
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	461a      	mov	r2, r3
 8001802:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001806:	4882      	ldr	r0, [pc, #520]	; (8001a10 <state_driving_iterate+0x254>)
 8001808:	f003 ffbe 	bl	8005788 <HAL_GPIO_WritePin>
			CC_GlobalState->rtdLightActive = !CC_GlobalState->rtdLightActive;
 800180c:	4b7f      	ldr	r3, [pc, #508]	; (8001a0c <state_driving_iterate+0x250>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f893 34e4 	ldrb.w	r3, [r3, #1252]	; 0x4e4
 8001814:	2b00      	cmp	r3, #0
 8001816:	bf14      	ite	ne
 8001818:	2301      	movne	r3, #1
 800181a:	2300      	moveq	r3, #0
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f083 0301 	eor.w	r3, r3, #1
 8001822:	b2db      	uxtb	r3, r3
 8001824:	461a      	mov	r2, r3
 8001826:	4b79      	ldr	r3, [pc, #484]	; (8001a0c <state_driving_iterate+0x250>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f002 0201 	and.w	r2, r2, #1
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	f883 24e4 	strb.w	r2, [r3, #1252]	; 0x4e4
			CC_GlobalState->readyToDriveTicks = HAL_GetTick();
 8001834:	4b75      	ldr	r3, [pc, #468]	; (8001a0c <state_driving_iterate+0x250>)
 8001836:	681c      	ldr	r4, [r3, #0]
 8001838:	f002 f85a 	bl	80038f0 <HAL_GetTick>
 800183c:	4603      	mov	r3, r0
 800183e:	6263      	str	r3, [r4, #36]	; 0x24
		}

		/* AMS Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->amsTicks) > 100 && !CC_GlobalState->AMS_Debug)
 8001840:	f002 f856 	bl	80038f0 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	4b71      	ldr	r3, [pc, #452]	; (8001a0c <state_driving_iterate+0x250>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b64      	cmp	r3, #100	; 0x64
 8001850:	d925      	bls.n	800189e <state_driving_iterate+0xe2>
 8001852:	4b6e      	ldr	r3, [pc, #440]	; (8001a0c <state_driving_iterate+0x250>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	7edb      	ldrb	r3, [r3, #27]
 8001858:	f083 0301 	eor.w	r3, r3, #1
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d01d      	beq.n	800189e <state_driving_iterate+0xe2>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001862:	4b6a      	ldr	r3, [pc, #424]	; (8001a0c <state_driving_iterate+0x250>)
 8001864:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8001866:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001868:	4b68      	ldr	r3, [pc, #416]	; (8001a0c <state_driving_iterate+0x250>)
 800186a:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 800186c:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001870:	4b66      	ldr	r3, [pc, #408]	; (8001a0c <state_driving_iterate+0x250>)
 8001872:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8001874:	3310      	adds	r3, #16
 8001876:	4a65      	ldr	r2, [pc, #404]	; (8001a0c <state_driving_iterate+0x250>)
 8001878:	6814      	ldr	r4, [r2, #0]
 800187a:	4a66      	ldr	r2, [pc, #408]	; (8001a14 <state_driving_iterate+0x258>)
 800187c:	9204      	str	r2, [sp, #16]
 800187e:	4a66      	ldr	r2, [pc, #408]	; (8001a18 <state_driving_iterate+0x25c>)
 8001880:	9203      	str	r2, [sp, #12]
 8001882:	4a66      	ldr	r2, [pc, #408]	; (8001a1c <state_driving_iterate+0x260>)
 8001884:	9202      	str	r2, [sp, #8]
 8001886:	4a66      	ldr	r2, [pc, #408]	; (8001a20 <state_driving_iterate+0x264>)
 8001888:	9201      	str	r2, [sp, #4]
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	460b      	mov	r3, r1
 800188e:	4602      	mov	r2, r0
 8001890:	2101      	movs	r1, #1
 8001892:	4864      	ldr	r0, [pc, #400]	; (8001a24 <state_driving_iterate+0x268>)
 8001894:	f7fe fff9 	bl	800088a <Send_CC_FatalShutdown>
 8001898:	4603      	mov	r3, r0
 800189a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		/* Shutdown Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownTicks) > 100 && !CC_GlobalState->SHDN_Debug)
 800189e:	f002 f827 	bl	80038f0 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	4b59      	ldr	r3, [pc, #356]	; (8001a0c <state_driving_iterate+0x250>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b64      	cmp	r3, #100	; 0x64
 80018ae:	d925      	bls.n	80018fc <state_driving_iterate+0x140>
 80018b0:	4b56      	ldr	r3, [pc, #344]	; (8001a0c <state_driving_iterate+0x250>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	7f9b      	ldrb	r3, [r3, #30]
 80018b6:	f083 0301 	eor.w	r3, r3, #1
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d01d      	beq.n	80018fc <state_driving_iterate+0x140>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80018c0:	4b52      	ldr	r3, [pc, #328]	; (8001a0c <state_driving_iterate+0x250>)
 80018c2:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 80018c4:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80018c6:	4b51      	ldr	r3, [pc, #324]	; (8001a0c <state_driving_iterate+0x250>)
 80018c8:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 80018ca:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 80018ce:	4b4f      	ldr	r3, [pc, #316]	; (8001a0c <state_driving_iterate+0x250>)
 80018d0:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 80018d2:	3310      	adds	r3, #16
 80018d4:	4a4d      	ldr	r2, [pc, #308]	; (8001a0c <state_driving_iterate+0x250>)
 80018d6:	6814      	ldr	r4, [r2, #0]
 80018d8:	4a4e      	ldr	r2, [pc, #312]	; (8001a14 <state_driving_iterate+0x258>)
 80018da:	9204      	str	r2, [sp, #16]
 80018dc:	4a4e      	ldr	r2, [pc, #312]	; (8001a18 <state_driving_iterate+0x25c>)
 80018de:	9203      	str	r2, [sp, #12]
 80018e0:	4a4e      	ldr	r2, [pc, #312]	; (8001a1c <state_driving_iterate+0x260>)
 80018e2:	9202      	str	r2, [sp, #8]
 80018e4:	4a4e      	ldr	r2, [pc, #312]	; (8001a20 <state_driving_iterate+0x264>)
 80018e6:	9201      	str	r2, [sp, #4]
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	460b      	mov	r3, r1
 80018ec:	4602      	mov	r2, r0
 80018ee:	2101      	movs	r1, #1
 80018f0:	484d      	ldr	r0, [pc, #308]	; (8001a28 <state_driving_iterate+0x26c>)
 80018f2:	f7fe ffca 	bl	800088a <Send_CC_FatalShutdown>
 80018f6:	4603      	mov	r3, r0
 80018f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		/* Shutdown IMD Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownImdTicks) > 100 && !CC_GlobalState->SHDN_IMD_Debug)
 80018fc:	f001 fff8 	bl	80038f0 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	4b42      	ldr	r3, [pc, #264]	; (8001a0c <state_driving_iterate+0x250>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b64      	cmp	r3, #100	; 0x64
 800190c:	d925      	bls.n	800195a <state_driving_iterate+0x19e>
 800190e:	4b3f      	ldr	r3, [pc, #252]	; (8001a0c <state_driving_iterate+0x250>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	7f5b      	ldrb	r3, [r3, #29]
 8001914:	f083 0301 	eor.w	r3, r3, #1
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d01d      	beq.n	800195a <state_driving_iterate+0x19e>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800191e:	4b3b      	ldr	r3, [pc, #236]	; (8001a0c <state_driving_iterate+0x250>)
 8001920:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001922:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001924:	4b39      	ldr	r3, [pc, #228]	; (8001a0c <state_driving_iterate+0x250>)
 8001926:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001928:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 800192c:	4b37      	ldr	r3, [pc, #220]	; (8001a0c <state_driving_iterate+0x250>)
 800192e:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001930:	3310      	adds	r3, #16
 8001932:	4a36      	ldr	r2, [pc, #216]	; (8001a0c <state_driving_iterate+0x250>)
 8001934:	6814      	ldr	r4, [r2, #0]
 8001936:	4a37      	ldr	r2, [pc, #220]	; (8001a14 <state_driving_iterate+0x258>)
 8001938:	9204      	str	r2, [sp, #16]
 800193a:	4a37      	ldr	r2, [pc, #220]	; (8001a18 <state_driving_iterate+0x25c>)
 800193c:	9203      	str	r2, [sp, #12]
 800193e:	4a37      	ldr	r2, [pc, #220]	; (8001a1c <state_driving_iterate+0x260>)
 8001940:	9202      	str	r2, [sp, #8]
 8001942:	4a37      	ldr	r2, [pc, #220]	; (8001a20 <state_driving_iterate+0x264>)
 8001944:	9201      	str	r2, [sp, #4]
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	460b      	mov	r3, r1
 800194a:	4602      	mov	r2, r0
 800194c:	2101      	movs	r1, #1
 800194e:	4837      	ldr	r0, [pc, #220]	; (8001a2c <state_driving_iterate+0x270>)
 8001950:	f7fe ff9b 	bl	800088a <Send_CC_FatalShutdown>
 8001954:	4603      	mov	r3, r0
 8001956:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		/* Inverter Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->inverterTicks) > 100 && !CC_GlobalState->Inverter_Debug)
 800195a:	f001 ffc9 	bl	80038f0 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	4b2a      	ldr	r3, [pc, #168]	; (8001a0c <state_driving_iterate+0x250>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b64      	cmp	r3, #100	; 0x64
 800196a:	d925      	bls.n	80019b8 <state_driving_iterate+0x1fc>
 800196c:	4b27      	ldr	r3, [pc, #156]	; (8001a0c <state_driving_iterate+0x250>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	7f1b      	ldrb	r3, [r3, #28]
 8001972:	f083 0301 	eor.w	r3, r3, #1
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d01d      	beq.n	80019b8 <state_driving_iterate+0x1fc>
		{
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800197c:	4b23      	ldr	r3, [pc, #140]	; (8001a0c <state_driving_iterate+0x250>)
 800197e:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001980:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001982:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <state_driving_iterate+0x250>)
 8001984:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001986:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 800198a:	4b20      	ldr	r3, [pc, #128]	; (8001a0c <state_driving_iterate+0x250>)
 800198c:	681b      	ldr	r3, [r3, #0]
			CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 800198e:	3310      	adds	r3, #16
 8001990:	4a1e      	ldr	r2, [pc, #120]	; (8001a0c <state_driving_iterate+0x250>)
 8001992:	6814      	ldr	r4, [r2, #0]
 8001994:	4a1f      	ldr	r2, [pc, #124]	; (8001a14 <state_driving_iterate+0x258>)
 8001996:	9204      	str	r2, [sp, #16]
 8001998:	4a1f      	ldr	r2, [pc, #124]	; (8001a18 <state_driving_iterate+0x25c>)
 800199a:	9203      	str	r2, [sp, #12]
 800199c:	4a1f      	ldr	r2, [pc, #124]	; (8001a1c <state_driving_iterate+0x260>)
 800199e:	9202      	str	r2, [sp, #8]
 80019a0:	4a1f      	ldr	r2, [pc, #124]	; (8001a20 <state_driving_iterate+0x264>)
 80019a2:	9201      	str	r2, [sp, #4]
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	460b      	mov	r3, r1
 80019a8:	4602      	mov	r2, r0
 80019aa:	2101      	movs	r1, #1
 80019ac:	4820      	ldr	r0, [pc, #128]	; (8001a30 <state_driving_iterate+0x274>)
 80019ae:	f7fe ff6c 	bl	800088a <Send_CC_FatalShutdown>
 80019b2:	4603      	mov	r3, r0
 80019b4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 80019b8:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <state_driving_iterate+0x250>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80019c0:	4618      	mov	r0, r3
 80019c2:	f006 f95b 	bl	8007c7c <osSemaphoreRelease>
	}

	/* Check for Queued CAN Packets on CAN1 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 80019c6:	e0c9      	b.n	8001b5c <state_driving_iterate+0x3a0>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN1Queue, &msg, 0U, 0U) == osOK)
 80019c8:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <state_driving_iterate+0x250>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 80019d0:	f107 0108 	add.w	r1, r7, #8
 80019d4:	2300      	movs	r3, #0
 80019d6:	2200      	movs	r2, #0
 80019d8:	f006 faa2 	bl	8007f20 <osMessageQueueGet>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f040 80bc 	bne.w	8001b5c <state_driving_iterate+0x3a0>
		{
			if(msg.header.IDE == CAN_ID_STD) {
 80019e4:	f107 0308 	add.w	r3, r7, #8
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f040 80b6 	bne.w	8001b5c <state_driving_iterate+0x3a0>
				/* Inverter Heartbeat */
				if(msg.header.StdId == 0x764)
 80019f0:	f107 0308 	add.w	r3, r7, #8
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f240 7264 	movw	r2, #1892	; 0x764
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d11a      	bne.n	8001a34 <state_driving_iterate+0x278>
				{
					CC_GlobalState->inverterTicks = HAL_GetTick();
 80019fe:	4b03      	ldr	r3, [pc, #12]	; (8001a0c <state_driving_iterate+0x250>)
 8001a00:	681c      	ldr	r4, [r3, #0]
 8001a02:	f001 ff75 	bl	80038f0 <HAL_GetTick>
 8001a06:	4603      	mov	r3, r0
 8001a08:	6323      	str	r3, [r4, #48]	; 0x30
 8001a0a:	e0a7      	b.n	8001b5c <state_driving_iterate+0x3a0>
 8001a0c:	200049e0 	.word	0x200049e0
 8001a10:	40021000 	.word	0x40021000
 8001a14:	20004c38 	.word	0x20004c38
 8001a18:	20004b7c 	.word	0x20004b7c
 8001a1c:	20004ba4 	.word	0x20004ba4
 8001a20:	20004bcc 	.word	0x20004bcc
 8001a24:	0800bb58 	.word	0x0800bb58
 8001a28:	0800bb70 	.word	0x0800bb70
 8001a2c:	0800bb88 	.word	0x0800bb88
 8001a30:	0800bba4 	.word	0x0800bba4
				}
				/* Inverter Response Packet */
				else if(msg.header.StdId == 0x580+INVERTER_1_NODE_ID)
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	f040 808c 	bne.w	8001b5c <state_driving_iterate+0x3a0>
				{
					char x[80];
					int len;
					/* Motor RPM Response Packet */
					if((msg.data[2] << 8 | msg.data[1]) == 0x210A)
 8001a44:	f107 0308 	add.w	r3, r7, #8
 8001a48:	7f9b      	ldrb	r3, [r3, #30]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	f107 0208 	add.w	r2, r7, #8
 8001a50:	7f52      	ldrb	r2, [r2, #29]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	f242 120a 	movw	r2, #8458	; 0x210a
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d162      	bne.n	8001b22 <state_driving_iterate+0x366>
					{
						/* Parse Motor RPM */
						int16_t motorRPM = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
						Parse_CC_RequestRPM(msg.data, &motorRPM);
 8001a62:	f507 729f 	add.w	r2, r7, #318	; 0x13e
 8001a66:	f107 0308 	add.w	r3, r7, #8
 8001a6a:	331c      	adds	r3, #28
 8001a6c:	4611      	mov	r1, r2
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fe92 	bl	8000798 <Parse_CC_RequestRPM>
						/* Echo Motor RPM */
						//len = sprintf(x, "[%li] Got CAN RPM from CAN1: %i\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, motorRPM);
						//CC_LogInfo(x, len);

						/* Generate Desired Motor Command Value */
						int32_t motorCommandValue = map(CC_GlobalState->accelTravel, 0, 100, 0, 200);
 8001a74:	4b9f      	ldr	r3, [pc, #636]	; (8001cf4 <state_driving_iterate+0x538>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f893 34e0 	ldrb.w	r3, [r3, #1248]	; 0x4e0
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	23c8      	movs	r3, #200	; 0xc8
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2300      	movs	r3, #0
 8001a84:	2264      	movs	r2, #100	; 0x64
 8001a86:	2100      	movs	r1, #0
 8001a88:	f7ff f928 	bl	8000cdc <map>
 8001a8c:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
						//len = sprintf(x, "Motor Command: %i %li\r\n", CC_GlobalState->accelTravel, motorCommand);
						//CC_LogInfo(x, len);

						/* Send Motor Command to First Motor */
						CC_MotorCommand_t MotorCommandOne = Compose_CC_MotorCommand(INVERTER_1_NODE_ID,
 8001a90:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8001a94:	2301      	movs	r3, #1
 8001a96:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 8001a9a:	2164      	movs	r1, #100	; 0x64
 8001a9c:	f7fe fe94 	bl	80007c8 <Compose_CC_MotorCommand>
								motorCommandValue,
								MOTOR_1_SUBINDEX);
						CAN_TxHeaderTypeDef firstHeader =
 8001aa0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]
 8001ab0:	615a      	str	r2, [r3, #20]
						{
								.StdId = MotorCommandOne.id,
 8001ab2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
						CAN_TxHeaderTypeDef firstHeader =
 8001ab6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8001aba:	2308      	movs	r3, #8
 8001abc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
								.IDE = CAN_ID_STD,
								.RTR = CAN_RTR_DATA,
								.DLC = 8,
								.TransmitGlobalTime = DISABLE,
						};
						HAL_CAN_AddTxMessage(&CAN_1, &firstHeader, MotorCommandOne.data, &CC_GlobalState->CAN1_TxMailbox);
 8001ac0:	4b8c      	ldr	r3, [pc, #560]	; (8001cf4 <state_driving_iterate+0x538>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001aca:	1d1a      	adds	r2, r3, #4
 8001acc:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	4889      	ldr	r0, [pc, #548]	; (8001cf8 <state_driving_iterate+0x53c>)
 8001ad4:	f002 fe28 	bl	8004728 <HAL_CAN_AddTxMessage>

						/* Send Motor Command to Second Motor */
						CC_MotorCommand_t MotorCommandTwo = Compose_CC_MotorCommand(INVERTER_1_NODE_ID,
 8001ad8:	f507 7086 	add.w	r0, r7, #268	; 0x10c
 8001adc:	2302      	movs	r3, #2
 8001ade:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 8001ae2:	2164      	movs	r1, #100	; 0x64
 8001ae4:	f7fe fe70 	bl	80007c8 <Compose_CC_MotorCommand>
								motorCommandValue,
								MOTOR_2_SUBINDEX);
						CAN_TxHeaderTypeDef secondHeader =
 8001ae8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
 8001af8:	615a      	str	r2, [r3, #20]
						{
								.StdId = MotorCommandTwo.id,
 8001afa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
						CAN_TxHeaderTypeDef secondHeader =
 8001afe:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001b02:	2308      	movs	r3, #8
 8001b04:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
								.IDE = CAN_ID_STD,
								.RTR = CAN_RTR_DATA,
								.DLC = 8,
								.TransmitGlobalTime = DISABLE,
						};
						HAL_CAN_AddTxMessage(&CAN_1, &secondHeader, MotorCommandTwo.data, &CC_GlobalState->CAN1_TxMailbox);
 8001b08:	4b7a      	ldr	r3, [pc, #488]	; (8001cf4 <state_driving_iterate+0x538>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8001b12:	1d1a      	adds	r2, r3, #4
 8001b14:	f107 01f4 	add.w	r1, r7, #244	; 0xf4
 8001b18:	4603      	mov	r3, r0
 8001b1a:	4877      	ldr	r0, [pc, #476]	; (8001cf8 <state_driving_iterate+0x53c>)
 8001b1c:	f002 fe04 	bl	8004728 <HAL_CAN_AddTxMessage>
 8001b20:	e01c      	b.n	8001b5c <state_driving_iterate+0x3a0>
					}
					else{
						/* Echo CAN Packet if index not recognised */
						len = sprintf(x, "[%li] Got CAN msg from CAN1: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.StdId);
 8001b22:	f001 fee5 	bl	80038f0 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	4b72      	ldr	r3, [pc, #456]	; (8001cf4 <state_driving_iterate+0x538>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	4a72      	ldr	r2, [pc, #456]	; (8001cfc <state_driving_iterate+0x540>)
 8001b32:	fba2 2303 	umull	r2, r3, r2, r3
 8001b36:	099a      	lsrs	r2, r3, #6
 8001b38:	f107 0308 	add.w	r3, r7, #8
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001b42:	496f      	ldr	r1, [pc, #444]	; (8001d00 <state_driving_iterate+0x544>)
 8001b44:	f009 fc50 	bl	800b3e8 <siprintf>
 8001b48:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
						CC_LogInfo(x, len);
 8001b4c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001b50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b54:	4611      	mov	r1, r2
 8001b56:	4618      	mov	r0, r3
 8001b58:	f001 fc42 	bl	80033e0 <CC_LogInfo>
	while(osMessageQueueGetCount(CC_GlobalState->CAN1Queue) >= 1)
 8001b5c:	4b65      	ldr	r3, [pc, #404]	; (8001cf4 <state_driving_iterate+0x538>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8001b64:	4618      	mov	r0, r3
 8001b66:	f006 fa4d 	bl	8008004 <osMessageQueueGetCount>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f47f af2b 	bne.w	80019c8 <state_driving_iterate+0x20c>
			}
		}
	}

	/* Check for Queued CAN Packets on CAN2 */
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8001b72:	e121      	b.n	8001db8 <state_driving_iterate+0x5fc>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CAN2Queue, &msg, 0U, 0U) == osOK)
 8001b74:	4b5f      	ldr	r3, [pc, #380]	; (8001cf4 <state_driving_iterate+0x538>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f8d3 04ec 	ldr.w	r0, [r3, #1260]	; 0x4ec
 8001b7c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001b80:	2300      	movs	r3, #0
 8001b82:	2200      	movs	r2, #0
 8001b84:	f006 f9cc 	bl	8007f20 <osMessageQueueGet>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f040 8114 	bne.w	8001db8 <state_driving_iterate+0x5fc>
		{
			/* Packet Handler */
			/* AMS Heartbeat */
			if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 8001b90:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b94:	685c      	ldr	r4, [r3, #4]
 8001b96:	2300      	movs	r3, #0
 8001b98:	9301      	str	r3, [sp, #4]
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	2110      	movs	r1, #16
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	f7ff f841 	bl	8000c2c <Compose_CANId>
 8001baa:	4603      	mov	r3, r0
 8001bac:	429c      	cmp	r4, r3
 8001bae:	d13b      	bne.n	8001c28 <state_driving_iterate+0x46c>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001bb0:	4b50      	ldr	r3, [pc, #320]	; (8001cf4 <state_driving_iterate+0x538>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001bb8:	2120      	movs	r1, #32
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f005 fff8 	bl	8007bb0 <osSemaphoreAcquire>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f040 80f8 	bne.w	8001db8 <state_driving_iterate+0x5fc>
				{
					bool initialised; bool HVAn; bool HVBn; bool precharge; bool HVAp; bool HVBp; uint16_t averageVoltage; uint16_t runtime;
					Parse_AMS_HeartbeatResponse(msg.data, &initialised, &HVAn, &HVBn, &precharge, &HVAp, &HVBp, &averageVoltage, &runtime);
 8001bc8:	f107 04f1 	add.w	r4, r7, #241	; 0xf1
 8001bcc:	f107 02f2 	add.w	r2, r7, #242	; 0xf2
 8001bd0:	f107 01f3 	add.w	r1, r7, #243	; 0xf3
 8001bd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bd8:	f103 001c 	add.w	r0, r3, #28
 8001bdc:	f107 03ea 	add.w	r3, r7, #234	; 0xea
 8001be0:	9304      	str	r3, [sp, #16]
 8001be2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001be6:	9303      	str	r3, [sp, #12]
 8001be8:	f107 03ee 	add.w	r3, r7, #238	; 0xee
 8001bec:	9302      	str	r3, [sp, #8]
 8001bee:	f107 03ef 	add.w	r3, r7, #239	; 0xef
 8001bf2:	9301      	str	r3, [sp, #4]
 8001bf4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	f7fe fcf8 	bl	80005f0 <Parse_AMS_HeartbeatResponse>
					CC_GlobalState->amsTicks = HAL_GetTick();
 8001c00:	4b3c      	ldr	r3, [pc, #240]	; (8001cf4 <state_driving_iterate+0x538>)
 8001c02:	681c      	ldr	r4, [r3, #0]
 8001c04:	f001 fe74 	bl	80038f0 <HAL_GetTick>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	62e3      	str	r3, [r4, #44]	; 0x2c
					CC_GlobalState->amsInit = initialised;
 8001c0c:	4b39      	ldr	r3, [pc, #228]	; (8001cf4 <state_driving_iterate+0x538>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f897 20f3 	ldrb.w	r2, [r7, #243]	; 0xf3
 8001c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					osSemaphoreRelease(CC_GlobalState->sem);
 8001c18:	4b36      	ldr	r3, [pc, #216]	; (8001cf4 <state_driving_iterate+0x538>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001c20:	4618      	mov	r0, r3
 8001c22:	f006 f82b 	bl	8007c7c <osSemaphoreRelease>
 8001c26:	e0c7      	b.n	8001db8 <state_driving_iterate+0x5fc>
				}
			}
			/* Shutdown Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x01, 0x0))
 8001c28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c2c:	685c      	ldr	r4, [r3, #4]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	9301      	str	r3, [sp, #4]
 8001c32:	2301      	movs	r3, #1
 8001c34:	9300      	str	r3, [sp, #0]
 8001c36:	2301      	movs	r3, #1
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2106      	movs	r1, #6
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	f7fe fff5 	bl	8000c2c <Compose_CANId>
 8001c42:	4603      	mov	r3, r0
 8001c44:	429c      	cmp	r4, r3
 8001c46:	d122      	bne.n	8001c8e <state_driving_iterate+0x4d2>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001c48:	4b2a      	ldr	r3, [pc, #168]	; (8001cf4 <state_driving_iterate+0x538>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001c50:	2120      	movs	r1, #32
 8001c52:	4618      	mov	r0, r3
 8001c54:	f005 ffac 	bl	8007bb0 <osSemaphoreAcquire>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f040 80ac 	bne.w	8001db8 <state_driving_iterate+0x5fc>
				{
					uint8_t segmentState;
					Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 8001c60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c64:	331c      	adds	r3, #28
 8001c66:	f107 02e9 	add.w	r2, r7, #233	; 0xe9
 8001c6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c6e:	f7ff f813 	bl	8000c98 <Parse_SHDN_HeartbeatResponse>
					CC_GlobalState->shutdownTicks = HAL_GetTick();
 8001c72:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <state_driving_iterate+0x538>)
 8001c74:	681c      	ldr	r4, [r3, #0]
 8001c76:	f001 fe3b 	bl	80038f0 <HAL_GetTick>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6363      	str	r3, [r4, #52]	; 0x34
					osSemaphoreRelease(CC_GlobalState->sem);
 8001c7e:	4b1d      	ldr	r3, [pc, #116]	; (8001cf4 <state_driving_iterate+0x538>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001c86:	4618      	mov	r0, r3
 8001c88:	f005 fff8 	bl	8007c7c <osSemaphoreRelease>
 8001c8c:	e094      	b.n	8001db8 <state_driving_iterate+0x5fc>
				}
			}
			/* Shutdown IMD Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 8001c8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c92:	685c      	ldr	r4, [r3, #4]
 8001c94:	2300      	movs	r3, #0
 8001c96:	9301      	str	r3, [sp, #4]
 8001c98:	2301      	movs	r3, #1
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2110      	movs	r1, #16
 8001ca2:	2001      	movs	r0, #1
 8001ca4:	f7fe ffc2 	bl	8000c2c <Compose_CANId>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	429c      	cmp	r4, r3
 8001cac:	d12a      	bne.n	8001d04 <state_driving_iterate+0x548>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001cae:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <state_driving_iterate+0x538>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f005 ff79 	bl	8007bb0 <osSemaphoreAcquire>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d179      	bne.n	8001db8 <state_driving_iterate+0x5fc>
				{
					uint8_t pwmState;
					Parse_SHDN_IMD_HeartbeatResponse(*((SHDN_IMD_HeartbeatResponse_t*)&(msg.data)), &pwmState);
 8001cc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cc8:	331c      	adds	r3, #28
 8001cca:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8001cce:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001cd2:	f7fe fff2 	bl	8000cba <Parse_SHDN_IMD_HeartbeatResponse>
					CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 8001cd6:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <state_driving_iterate+0x538>)
 8001cd8:	681c      	ldr	r4, [r3, #0]
 8001cda:	f001 fe09 	bl	80038f0 <HAL_GetTick>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	63a3      	str	r3, [r4, #56]	; 0x38
					osSemaphoreRelease(CC_GlobalState->sem);
 8001ce2:	4b04      	ldr	r3, [pc, #16]	; (8001cf4 <state_driving_iterate+0x538>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001cea:	4618      	mov	r0, r3
 8001cec:	f005 ffc6 	bl	8007c7c <osSemaphoreRelease>
 8001cf0:	e062      	b.n	8001db8 <state_driving_iterate+0x5fc>
 8001cf2:	bf00      	nop
 8001cf4:	200049e0 	.word	0x200049e0
 8001cf8:	20004bcc 	.word	0x20004bcc
 8001cfc:	10624dd3 	.word	0x10624dd3
 8001d00:	0800bbec 	.word	0x0800bbec
				}
			}
			/* Shutdown Triggered Fault */
			else if(msg.header.ExtId == Compose_CANId(0x0, 0x06, 0x0, 0x0, 0x0, 0x0))
 8001d04:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d08:	685c      	ldr	r4, [r3, #4]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	2300      	movs	r3, #0
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	2200      	movs	r2, #0
 8001d16:	2106      	movs	r1, #6
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f7fe ff87 	bl	8000c2c <Compose_CANId>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	429c      	cmp	r4, r3
 8001d22:	d149      	bne.n	8001db8 <state_driving_iterate+0x5fc>
			{
				// TODO DEAL WITH INVERTERS HERE WITH SOFT INVERTER SHUTDOWN
				CC_ShutdownInverter_t shutdownInverter = Compose_CC_ShutdownInverter(INVERTER_1_NODE_ID);
 8001d24:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001d28:	2164      	movs	r1, #100	; 0x64
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fd85 	bl	800083a <Compose_CC_ShutdownInverter>
				CAN_TxHeaderTypeDef header =
 8001d30:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001d34:	461a      	mov	r2, r3
 8001d36:	2300      	movs	r3, #0
 8001d38:	6013      	str	r3, [r2, #0]
 8001d3a:	6053      	str	r3, [r2, #4]
 8001d3c:	6093      	str	r3, [r2, #8]
 8001d3e:	60d3      	str	r3, [r2, #12]
 8001d40:	6113      	str	r3, [r2, #16]
 8001d42:	6153      	str	r3, [r2, #20]
				{
						.StdId = shutdownInverter.id,
 8001d44:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001d48:	681a      	ldr	r2, [r3, #0]
				CAN_TxHeaderTypeDef header =
 8001d4a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001d54:	2208      	movs	r2, #8
 8001d56:	611a      	str	r2, [r3, #16]
						.IDE = CAN_ID_STD,
						.RTR = CAN_RTR_DATA,
						.DLC = 8,
						.TransmitGlobalTime = DISABLE,
				};
				HAL_CAN_AddTxMessage(&CAN_1, &header, shutdownInverter.data, &CC_GlobalState->CAN1_TxMailbox);
 8001d58:	4b96      	ldr	r3, [pc, #600]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001d62:	1d1a      	adds	r2, r3, #4
 8001d64:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8001d68:	4603      	mov	r3, r0
 8001d6a:	4893      	ldr	r0, [pc, #588]	; (8001fb8 <state_driving_iterate+0x7fc>)
 8001d6c:	f002 fcdc 	bl	8004728 <HAL_CAN_AddTxMessage>

				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
						&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001d70:	4b90      	ldr	r3, [pc, #576]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001d72:	681b      	ldr	r3, [r3, #0]
				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8001d74:	4618      	mov	r0, r3
						&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001d76:	4b8f      	ldr	r3, [pc, #572]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001d78:	681b      	ldr	r3, [r3, #0]
				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8001d7a:	f103 0108 	add.w	r1, r3, #8
						&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001d7e:	4b8d      	ldr	r3, [pc, #564]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001d80:	681b      	ldr	r3, [r3, #0]
				CC_GlobalState->ccInit = Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8001d82:	3310      	adds	r3, #16
 8001d84:	4a8b      	ldr	r2, [pc, #556]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001d86:	6814      	ldr	r4, [r2, #0]
 8001d88:	4a8c      	ldr	r2, [pc, #560]	; (8001fbc <state_driving_iterate+0x800>)
 8001d8a:	9204      	str	r2, [sp, #16]
 8001d8c:	4a8c      	ldr	r2, [pc, #560]	; (8001fc0 <state_driving_iterate+0x804>)
 8001d8e:	9203      	str	r2, [sp, #12]
 8001d90:	4a8c      	ldr	r2, [pc, #560]	; (8001fc4 <state_driving_iterate+0x808>)
 8001d92:	9202      	str	r2, [sp, #8]
 8001d94:	4a88      	ldr	r2, [pc, #544]	; (8001fb8 <state_driving_iterate+0x7fc>)
 8001d96:	9201      	str	r2, [sp, #4]
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	2101      	movs	r1, #1
 8001da0:	4889      	ldr	r0, [pc, #548]	; (8001fc8 <state_driving_iterate+0x80c>)
 8001da2:	f7fe fd72 	bl	800088a <Send_CC_FatalShutdown>
 8001da6:	4603      	mov	r3, r0
 8001da8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
				fsm_changeState(fsm, &idleState, "Resetting to Idle to Clean");
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	4a87      	ldr	r2, [pc, #540]	; (8001fcc <state_driving_iterate+0x810>)
 8001db0:	4987      	ldr	r1, [pc, #540]	; (8001fd0 <state_driving_iterate+0x814>)
 8001db2:	6818      	ldr	r0, [r3, #0]
 8001db4:	f7fe fe0e 	bl	80009d4 <fsm_changeState>
	while(osMessageQueueGetCount(CC_GlobalState->CAN2Queue) >= 1)
 8001db8:	4b7e      	ldr	r3, [pc, #504]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f006 f91f 	bl	8008004 <osMessageQueueGetCount>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f47f aed3 	bne.w	8001b74 <state_driving_iterate+0x3b8>
	uint16_t brake_travel_one; uint16_t brake_travel_two;
	uint16_t accel_travel_one; uint16_t accel_travel_two; uint16_t accel_travel_three;
	char x[80]; uint32_t len;

	/* Echo ADC Failure for Debugging */
	if(CC_GlobalState->faultDetected)
 8001dce:	4b79      	ldr	r3, [pc, #484]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d003      	beq.n	8001de2 <state_driving_iterate+0x626>
	{
		CC_LogInfo("ADC Fault Detected\r\n", strlen("ADC Fault Detected\r\n"));
 8001dda:	2114      	movs	r1, #20
 8001ddc:	487d      	ldr	r0, [pc, #500]	; (8001fd4 <state_driving_iterate+0x818>)
 8001dde:	f001 faff 	bl	80033e0 <CC_LogInfo>
	}
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001de2:	4b74      	ldr	r3, [pc, #464]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001dea:	2120      	movs	r1, #32
 8001dec:	4618      	mov	r0, r3
 8001dee:	f005 fedf 	bl	8007bb0 <osSemaphoreAcquire>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f040 815c 	bne.w	80020b2 <state_driving_iterate+0x8f6>
	{
		/* Check for non-expected ADC Values
		 * Trigger Fault outside expected range
		 * Power trip, surge to sensor etc.
		 */
		if(!CC_GlobalState->faultDetected && !CC_GlobalState->ADC_Debug)
 8001dfa:	4b6e      	ldr	r3, [pc, #440]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001e02:	f083 0301 	eor.w	r3, r3, #1
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 808c 	beq.w	8001f26 <state_driving_iterate+0x76a>
 8001e0e:	4b69      	ldr	r3, [pc, #420]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	7e5b      	ldrb	r3, [r3, #25]
 8001e14:	f083 0301 	eor.w	r3, r3, #1
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 8083 	beq.w	8001f26 <state_driving_iterate+0x76a>
		{
			for (int i = 0; i < 2; i++) {
 8001e20:	2300      	movs	r3, #0
 8001e22:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001e26:	e038      	b.n	8001e9a <state_driving_iterate+0x6de>
				if (CC_GlobalState->brakeAdcValues[i] <= CC_GlobalState->brakeMin[i] - 100
 8001e28:	4b62      	ldr	r3, [pc, #392]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001e30:	3210      	adds	r2, #16
 8001e32:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e36:	4b5f      	ldr	r3, [pc, #380]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001e38:	6819      	ldr	r1, [r3, #0]
 8001e3a:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 8001e3e:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	440b      	add	r3, r1
 8001e46:	889b      	ldrh	r3, [r3, #4]
 8001e48:	3b64      	subs	r3, #100	; 0x64
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d911      	bls.n	8001e72 <state_driving_iterate+0x6b6>
						|| CC_GlobalState->brakeAdcValues[i] >= CC_GlobalState->brakeMax[i] + 100)
 8001e4e:	4b59      	ldr	r3, [pc, #356]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001e56:	3210      	adds	r2, #16
 8001e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e5c:	4a55      	ldr	r2, [pc, #340]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001e5e:	6812      	ldr	r2, [r2, #0]
 8001e60:	f8d7 11dc 	ldr.w	r1, [r7, #476]	; 0x1dc
 8001e64:	f501 710b 	add.w	r1, r1, #556	; 0x22c
 8001e68:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8001e6c:	3264      	adds	r2, #100	; 0x64
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d30e      	bcc.n	8001e90 <state_driving_iterate+0x6d4>
				{
					CC_LogInfo("Brake ADC Tripped\r\n", strlen("Brake ADC Tripped\r\n"));
 8001e72:	2113      	movs	r1, #19
 8001e74:	4858      	ldr	r0, [pc, #352]	; (8001fd8 <state_driving_iterate+0x81c>)
 8001e76:	f001 fab3 	bl	80033e0 <CC_LogInfo>
					CC_GlobalState->faultDetected = true;
 8001e7a:	4b4e      	ldr	r3, [pc, #312]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
					CC_GlobalState->implausibleTicks = HAL_GetTick();
 8001e84:	4b4b      	ldr	r3, [pc, #300]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001e86:	681c      	ldr	r4, [r3, #0]
 8001e88:	f001 fd32 	bl	80038f0 <HAL_GetTick>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	62a3      	str	r3, [r4, #40]	; 0x28
			for (int i = 0; i < 2; i++) {
 8001e90:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 8001e94:	3301      	adds	r3, #1
 8001e96:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001e9a:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	ddc2      	ble.n	8001e28 <state_driving_iterate+0x66c>
				}
			}
			for (int i = 0; i < 3; i++) {
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8001ea8:	e039      	b.n	8001f1e <state_driving_iterate+0x762>
				if (CC_GlobalState->accelAdcValues[i] <= CC_GlobalState->accelMin[i] - 100
 8001eaa:	4b42      	ldr	r3, [pc, #264]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001eb2:	3274      	adds	r2, #116	; 0x74
 8001eb4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001eb8:	4b3e      	ldr	r3, [pc, #248]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001eba:	6819      	ldr	r1, [r3, #0]
 8001ebc:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8001ec0:	f503 730b 	add.w	r3, r3, #556	; 0x22c
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	440b      	add	r3, r1
 8001ec8:	889b      	ldrh	r3, [r3, #4]
 8001eca:	3b64      	subs	r3, #100	; 0x64
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d912      	bls.n	8001ef6 <state_driving_iterate+0x73a>
						|| CC_GlobalState->accelAdcValues[i] >= CC_GlobalState->accelMax[i] + 100)
 8001ed0:	4b38      	ldr	r3, [pc, #224]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001ed8:	3274      	adds	r2, #116	; 0x74
 8001eda:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001ede:	4b35      	ldr	r3, [pc, #212]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001ee0:	6819      	ldr	r1, [r3, #0]
 8001ee2:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8001ee6:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	440b      	add	r3, r1
 8001eee:	885b      	ldrh	r3, [r3, #2]
 8001ef0:	3364      	adds	r3, #100	; 0x64
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d30e      	bcc.n	8001f14 <state_driving_iterate+0x758>
				{
					CC_LogInfo("Accel ADC Tripped\r\n", strlen("Accel ADC Tripped\r\n"));
 8001ef6:	2113      	movs	r1, #19
 8001ef8:	4838      	ldr	r0, [pc, #224]	; (8001fdc <state_driving_iterate+0x820>)
 8001efa:	f001 fa71 	bl	80033e0 <CC_LogInfo>
					CC_GlobalState->faultDetected = true;
 8001efe:	4b2d      	ldr	r3, [pc, #180]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
					CC_GlobalState->implausibleTicks = HAL_GetTick();
 8001f08:	4b2a      	ldr	r3, [pc, #168]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f0a:	681c      	ldr	r4, [r3, #0]
 8001f0c:	f001 fcf0 	bl	80038f0 <HAL_GetTick>
 8001f10:	4603      	mov	r3, r0
 8001f12:	62a3      	str	r3, [r4, #40]	; 0x28
			for (int i = 0; i < 3; i++) {
 8001f14:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8001f18:	3301      	adds	r3, #1
 8001f1a:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8001f1e:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	ddc1      	ble.n	8001eaa <state_driving_iterate+0x6ee>
				}
			}
		}

		/* Brake Travel Record & Sum 10 Values */
		for (int i=0; i < 10; i++)
 8001f26:	2300      	movs	r3, #0
 8001f28:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8001f2c:	e0b5      	b.n	800209a <state_driving_iterate+0x8de>
		{
			if (i == 9)
 8001f2e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001f32:	2b09      	cmp	r3, #9
 8001f34:	d154      	bne.n	8001fe0 <state_driving_iterate+0x824>
			{
				CC_GlobalState->rollingBrakeValues[i] = CC_GlobalState->brakeAdcValues[0];
 8001f36:	4b1f      	ldr	r3, [pc, #124]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001f3c:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	b289      	uxth	r1, r1
 8001f42:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001f46:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	4413      	add	r3, r2
 8001f4e:	460a      	mov	r2, r1
 8001f50:	809a      	strh	r2, [r3, #4]
				CC_GlobalState->secondaryRollingBrakeValues[i] = CC_GlobalState->brakeAdcValues[1];
 8001f52:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f58:	4b16      	ldr	r3, [pc, #88]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	b291      	uxth	r1, r2
 8001f5e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001f62:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8001f66:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				CC_GlobalState->rollingAccelValues[i] = CC_GlobalState->accelAdcValues[0];
 8001f6a:	4b12      	ldr	r3, [pc, #72]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	4b11      	ldr	r3, [pc, #68]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f8d2 11d0 	ldr.w	r1, [r2, #464]	; 0x1d0
 8001f76:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001f7a:	f502 728d 	add.w	r2, r2, #282	; 0x11a
 8001f7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				CC_GlobalState->secondaryRollingAccelValues[i] = CC_GlobalState->accelAdcValues[1];
 8001f82:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	4b0b      	ldr	r3, [pc, #44]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f8d2 11d4 	ldr.w	r1, [r2, #468]	; 0x1d4
 8001f8e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001f92:	f502 7292 	add.w	r2, r2, #292	; 0x124
 8001f96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				CC_GlobalState->tertiaryRollingAccelValues[i] = CC_GlobalState->accelAdcValues[2];
 8001f9a:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <state_driving_iterate+0x7f8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f8d2 11d8 	ldr.w	r1, [r2, #472]	; 0x1d8
 8001fa6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001faa:	f502 7297 	add.w	r2, r2, #302	; 0x12e
 8001fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001fb2:	e06d      	b.n	8002090 <state_driving_iterate+0x8d4>
 8001fb4:	200049e0 	.word	0x200049e0
 8001fb8:	20004bcc 	.word	0x20004bcc
 8001fbc:	20004c38 	.word	0x20004c38
 8001fc0:	20004b7c 	.word	0x20004b7c
 8001fc4:	20004ba4 	.word	0x20004ba4
 8001fc8:	0800bbc0 	.word	0x0800bbc0
 8001fcc:	0800bc14 	.word	0x0800bc14
 8001fd0:	20000010 	.word	0x20000010
 8001fd4:	0800bc30 	.word	0x0800bc30
 8001fd8:	0800bc48 	.word	0x0800bc48
 8001fdc:	0800bc5c 	.word	0x0800bc5c
			}
			else
			{
				CC_GlobalState->rollingBrakeValues[i] = CC_GlobalState->rollingBrakeValues[i+1];
 8001fe0:	4b45      	ldr	r3, [pc, #276]	; (80020f8 <state_driving_iterate+0x93c>)
 8001fe2:	6819      	ldr	r1, [r3, #0]
 8001fe4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001fe8:	3301      	adds	r3, #1
 8001fea:	4a43      	ldr	r2, [pc, #268]	; (80020f8 <state_driving_iterate+0x93c>)
 8001fec:	6812      	ldr	r2, [r2, #0]
 8001fee:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	440b      	add	r3, r1
 8001ff6:	8899      	ldrh	r1, [r3, #4]
 8001ff8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001ffc:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	4413      	add	r3, r2
 8002004:	460a      	mov	r2, r1
 8002006:	809a      	strh	r2, [r3, #4]
				CC_GlobalState->secondaryRollingBrakeValues[i] = CC_GlobalState->secondaryRollingBrakeValues[i+1];
 8002008:	4b3b      	ldr	r3, [pc, #236]	; (80020f8 <state_driving_iterate+0x93c>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002010:	1c59      	adds	r1, r3, #1
 8002012:	4b39      	ldr	r3, [pc, #228]	; (80020f8 <state_driving_iterate+0x93c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f501 7108 	add.w	r1, r1, #544	; 0x220
 800201a:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800201e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002022:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8002026:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				CC_GlobalState->rollingAccelValues[i] = CC_GlobalState->rollingAccelValues[i+1];
 800202a:	4b33      	ldr	r3, [pc, #204]	; (80020f8 <state_driving_iterate+0x93c>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002032:	1c59      	adds	r1, r3, #1
 8002034:	4b30      	ldr	r3, [pc, #192]	; (80020f8 <state_driving_iterate+0x93c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f501 718d 	add.w	r1, r1, #282	; 0x11a
 800203c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8002040:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002044:	f502 728d 	add.w	r2, r2, #282	; 0x11a
 8002048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				CC_GlobalState->secondaryRollingAccelValues[i] = CC_GlobalState->secondaryRollingAccelValues[i+1];
 800204c:	4b2a      	ldr	r3, [pc, #168]	; (80020f8 <state_driving_iterate+0x93c>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002054:	1c59      	adds	r1, r3, #1
 8002056:	4b28      	ldr	r3, [pc, #160]	; (80020f8 <state_driving_iterate+0x93c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f501 7192 	add.w	r1, r1, #292	; 0x124
 800205e:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8002062:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002066:	f502 7292 	add.w	r2, r2, #292	; 0x124
 800206a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				CC_GlobalState->tertiaryRollingAccelValues[i] = CC_GlobalState->tertiaryRollingAccelValues[i+1];
 800206e:	4b22      	ldr	r3, [pc, #136]	; (80020f8 <state_driving_iterate+0x93c>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002076:	1c59      	adds	r1, r3, #1
 8002078:	4b1f      	ldr	r3, [pc, #124]	; (80020f8 <state_driving_iterate+0x93c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f501 7197 	add.w	r1, r1, #302	; 0x12e
 8002080:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8002084:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002088:	f502 7297 	add.w	r2, r2, #302	; 0x12e
 800208c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int i=0; i < 10; i++)
 8002090:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002094:	3301      	adds	r3, #1
 8002096:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800209a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800209e:	2b09      	cmp	r3, #9
 80020a0:	f77f af45 	ble.w	8001f2e <state_driving_iterate+0x772>
			}
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 80020a4:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <state_driving_iterate+0x93c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80020ac:	4618      	mov	r0, r3
 80020ae:	f005 fde5 	bl	8007c7c <osSemaphoreRelease>
	}

	uint32_t brake_one_sum = 0; uint32_t brake_one_avg = 0;uint32_t brake_two_sum = 0;uint32_t brake_two_avg = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 80020b8:	2300      	movs	r3, #0
 80020ba:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80020be:	2300      	movs	r3, #0
 80020c0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 80020c4:	2300      	movs	r3, #0
 80020c6:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	uint32_t accel_one_sum = 0; uint32_t accel_one_avg = 0; uint32_t accel_two_avg = 0; uint32_t accel_three_sum = 0; uint32_t accel_three_avg = 0;
 80020ca:	2300      	movs	r3, #0
 80020cc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80020d0:	2300      	movs	r3, #0
 80020d2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 80020d6:	2300      	movs	r3, #0
 80020d8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 80020dc:	2300      	movs	r3, #0
 80020de:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80020e2:	2300      	movs	r3, #0
 80020e4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	uint32_t accel_two_sum = 0;
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0

	for (int i=0; i < 10; i++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80020f4:	e04b      	b.n	800218e <state_driving_iterate+0x9d2>
 80020f6:	bf00      	nop
 80020f8:	200049e0 	.word	0x200049e0
	{
		brake_one_sum += CC_GlobalState->rollingBrakeValues[i];
 80020fc:	4bc4      	ldr	r3, [pc, #784]	; (8002410 <state_driving_iterate+0xc54>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8002104:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	4413      	add	r3, r2
 800210c:	889b      	ldrh	r3, [r3, #4]
 800210e:	461a      	mov	r2, r3
 8002110:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002114:	4413      	add	r3, r2
 8002116:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		brake_two_sum += CC_GlobalState->secondaryRollingBrakeValues[i];
 800211a:	4bbd      	ldr	r3, [pc, #756]	; (8002410 <state_driving_iterate+0xc54>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002122:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8002126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800212a:	461a      	mov	r2, r3
 800212c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002130:	4413      	add	r3, r2
 8002132:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
		accel_one_sum += CC_GlobalState->rollingAccelValues[i];
 8002136:	4bb6      	ldr	r3, [pc, #728]	; (8002410 <state_driving_iterate+0xc54>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800213e:	f502 728d 	add.w	r2, r2, #282	; 0x11a
 8002142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002146:	f8d7 21c8 	ldr.w	r2, [r7, #456]	; 0x1c8
 800214a:	4413      	add	r3, r2
 800214c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
		accel_two_sum += CC_GlobalState->secondaryRollingAccelValues[i];
 8002150:	4baf      	ldr	r3, [pc, #700]	; (8002410 <state_driving_iterate+0xc54>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002158:	f502 7292 	add.w	r2, r2, #292	; 0x124
 800215c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002160:	f8d7 21c0 	ldr.w	r2, [r7, #448]	; 0x1c0
 8002164:	4413      	add	r3, r2
 8002166:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
		accel_three_sum += CC_GlobalState->tertiaryRollingAccelValues[i];
 800216a:	4ba9      	ldr	r3, [pc, #676]	; (8002410 <state_driving_iterate+0xc54>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002172:	f502 7297 	add.w	r2, r2, #302	; 0x12e
 8002176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800217a:	f8d7 21c4 	ldr.w	r2, [r7, #452]	; 0x1c4
 800217e:	4413      	add	r3, r2
 8002180:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	for (int i=0; i < 10; i++)
 8002184:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8002188:	3301      	adds	r3, #1
 800218a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800218e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8002192:	2b09      	cmp	r3, #9
 8002194:	ddb2      	ble.n	80020fc <state_driving_iterate+0x940>
	}

	/* Average 10 Latest Brake Travel Values */
	brake_one_avg = brake_one_sum / 10;
 8002196:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800219a:	4a9e      	ldr	r2, [pc, #632]	; (8002414 <state_driving_iterate+0xc58>)
 800219c:	fba2 2303 	umull	r2, r3, r2, r3
 80021a0:	08db      	lsrs	r3, r3, #3
 80021a2:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	brake_two_avg = brake_two_sum / 10;
 80021a6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80021aa:	4a9a      	ldr	r2, [pc, #616]	; (8002414 <state_driving_iterate+0xc58>)
 80021ac:	fba2 2303 	umull	r2, r3, r2, r3
 80021b0:	08db      	lsrs	r3, r3, #3
 80021b2:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4

	accel_one_avg = accel_one_sum / 10;
 80021b6:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80021ba:	4a96      	ldr	r2, [pc, #600]	; (8002414 <state_driving_iterate+0xc58>)
 80021bc:	fba2 2303 	umull	r2, r3, r2, r3
 80021c0:	08db      	lsrs	r3, r3, #3
 80021c2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
	accel_two_avg = accel_two_sum / 10;
 80021c6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80021ca:	4a92      	ldr	r2, [pc, #584]	; (8002414 <state_driving_iterate+0xc58>)
 80021cc:	fba2 2303 	umull	r2, r3, r2, r3
 80021d0:	08db      	lsrs	r3, r3, #3
 80021d2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
	accel_three_avg = accel_three_sum / 10;
 80021d6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80021da:	4a8e      	ldr	r2, [pc, #568]	; (8002414 <state_driving_iterate+0xc58>)
 80021dc:	fba2 2303 	umull	r2, r3, r2, r3
 80021e0:	08db      	lsrs	r3, r3, #3
 80021e2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80021e6:	4b8a      	ldr	r3, [pc, #552]	; (8002410 <state_driving_iterate+0xc54>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80021ee:	2120      	movs	r1, #32
 80021f0:	4618      	mov	r0, r3
 80021f2:	f005 fcdd 	bl	8007bb0 <osSemaphoreAcquire>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f040 8203 	bne.w	8002604 <state_driving_iterate+0xe48>
	{
		if(!CC_GlobalState->faultDetected && !CC_GlobalState->ADC_Debug)
 80021fe:	4b84      	ldr	r3, [pc, #528]	; (8002410 <state_driving_iterate+0xc54>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8002206:	f083 0301 	eor.w	r3, r3, #1
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b00      	cmp	r3, #0
 800220e:	f000 80c7 	beq.w	80023a0 <state_driving_iterate+0xbe4>
 8002212:	4b7f      	ldr	r3, [pc, #508]	; (8002410 <state_driving_iterate+0xc54>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	7e5b      	ldrb	r3, [r3, #25]
 8002218:	f083 0301 	eor.w	r3, r3, #1
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	f000 80be 	beq.w	80023a0 <state_driving_iterate+0xbe4>
		{
			/* Check for New Min/Max Brake Values */
			if(CC_GlobalState->rollingBrakeValues[0] > 0 && CC_GlobalState->secondaryRollingBrakeValues[0] > 0)
 8002224:	4b7a      	ldr	r3, [pc, #488]	; (8002410 <state_driving_iterate+0xc54>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800222c:	2b00      	cmp	r3, #0
 800222e:	d045      	beq.n	80022bc <state_driving_iterate+0xb00>
 8002230:	4b77      	ldr	r3, [pc, #476]	; (8002410 <state_driving_iterate+0xc54>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f8b3 3440 	ldrh.w	r3, [r3, #1088]	; 0x440
 8002238:	2b00      	cmp	r3, #0
 800223a:	d03f      	beq.n	80022bc <state_driving_iterate+0xb00>
			{
				if(brake_one_avg <= CC_GlobalState->brakeMin[0])
 800223c:	4b74      	ldr	r3, [pc, #464]	; (8002410 <state_driving_iterate+0xc54>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 8002244:	461a      	mov	r2, r3
 8002246:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 800224a:	4293      	cmp	r3, r2
 800224c:	d806      	bhi.n	800225c <state_driving_iterate+0xaa0>
				{
					CC_GlobalState->brakeMin[0] = brake_one_avg;
 800224e:	4b70      	ldr	r3, [pc, #448]	; (8002410 <state_driving_iterate+0xc54>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002256:	b292      	uxth	r2, r2
 8002258:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
				}
				if(brake_one_avg >= CC_GlobalState->brakeMax[0])
 800225c:	4b6c      	ldr	r3, [pc, #432]	; (8002410 <state_driving_iterate+0xc54>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8002264:	461a      	mov	r2, r3
 8002266:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 800226a:	4293      	cmp	r3, r2
 800226c:	d306      	bcc.n	800227c <state_driving_iterate+0xac0>
				{
					CC_GlobalState->brakeMax[0] = brake_one_avg;
 800226e:	4b68      	ldr	r3, [pc, #416]	; (8002410 <state_driving_iterate+0xc54>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002276:	b292      	uxth	r2, r2
 8002278:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
				}
				if(brake_two_avg <= CC_GlobalState->brakeMin[1])
 800227c:	4b64      	ldr	r3, [pc, #400]	; (8002410 <state_driving_iterate+0xc54>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 8002284:	461a      	mov	r2, r3
 8002286:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800228a:	4293      	cmp	r3, r2
 800228c:	d806      	bhi.n	800229c <state_driving_iterate+0xae0>
				{
					CC_GlobalState->brakeMin[1] = brake_two_avg;
 800228e:	4b60      	ldr	r3, [pc, #384]	; (8002410 <state_driving_iterate+0xc54>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002296:	b292      	uxth	r2, r2
 8002298:	f8a3 2456 	strh.w	r2, [r3, #1110]	; 0x456
				}
				if(brake_two_avg >= CC_GlobalState->brakeMax[1])
 800229c:	4b5c      	ldr	r3, [pc, #368]	; (8002410 <state_driving_iterate+0xc54>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 80022a4:	461a      	mov	r2, r3
 80022a6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d306      	bcc.n	80022bc <state_driving_iterate+0xb00>
				{
					CC_GlobalState->brakeMax[1] = brake_two_avg;
 80022ae:	4b58      	ldr	r3, [pc, #352]	; (8002410 <state_driving_iterate+0xc54>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80022b6:	b292      	uxth	r2, r2
 80022b8:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
				}
			}
			if(CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->secondaryRollingAccelValues[0] > 0 && CC_GlobalState->tertiaryRollingAccelValues[0] > 0)
 80022bc:	4b54      	ldr	r3, [pc, #336]	; (8002410 <state_driving_iterate+0xc54>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f8d3 3468 	ldr.w	r3, [r3, #1128]	; 0x468
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d06b      	beq.n	80023a0 <state_driving_iterate+0xbe4>
 80022c8:	4b51      	ldr	r3, [pc, #324]	; (8002410 <state_driving_iterate+0xc54>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f8d3 3490 	ldr.w	r3, [r3, #1168]	; 0x490
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d065      	beq.n	80023a0 <state_driving_iterate+0xbe4>
 80022d4:	4b4e      	ldr	r3, [pc, #312]	; (8002410 <state_driving_iterate+0xc54>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f8d3 34b8 	ldr.w	r3, [r3, #1208]	; 0x4b8
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d05f      	beq.n	80023a0 <state_driving_iterate+0xbe4>
			{
				if(accel_one_avg <= CC_GlobalState->accelMin[0])
 80022e0:	4b4b      	ldr	r3, [pc, #300]	; (8002410 <state_driving_iterate+0xc54>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f8b3 345c 	ldrh.w	r3, [r3, #1116]	; 0x45c
 80022e8:	461a      	mov	r2, r3
 80022ea:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d806      	bhi.n	8002300 <state_driving_iterate+0xb44>
				{
					CC_GlobalState->accelMin[0] = accel_one_avg;
 80022f2:	4b47      	ldr	r3, [pc, #284]	; (8002410 <state_driving_iterate+0xc54>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 80022fa:	b292      	uxth	r2, r2
 80022fc:	f8a3 245c 	strh.w	r2, [r3, #1116]	; 0x45c
				}
				if(accel_one_avg >= CC_GlobalState->accelMax[0])
 8002300:	4b43      	ldr	r3, [pc, #268]	; (8002410 <state_driving_iterate+0xc54>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f8b3 3462 	ldrh.w	r3, [r3, #1122]	; 0x462
 8002308:	461a      	mov	r2, r3
 800230a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800230e:	4293      	cmp	r3, r2
 8002310:	d306      	bcc.n	8002320 <state_driving_iterate+0xb64>
				{
					CC_GlobalState->accelMax[0] = accel_one_avg;
 8002312:	4b3f      	ldr	r3, [pc, #252]	; (8002410 <state_driving_iterate+0xc54>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 800231a:	b292      	uxth	r2, r2
 800231c:	f8a3 2462 	strh.w	r2, [r3, #1122]	; 0x462
				}
				if(accel_two_avg <= CC_GlobalState->accelMin[1])
 8002320:	4b3b      	ldr	r3, [pc, #236]	; (8002410 <state_driving_iterate+0xc54>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f8b3 345e 	ldrh.w	r3, [r3, #1118]	; 0x45e
 8002328:	461a      	mov	r2, r3
 800232a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800232e:	4293      	cmp	r3, r2
 8002330:	d806      	bhi.n	8002340 <state_driving_iterate+0xb84>
				{
					CC_GlobalState->accelMin[1] = accel_two_avg;
 8002332:	4b37      	ldr	r3, [pc, #220]	; (8002410 <state_driving_iterate+0xc54>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 800233a:	b292      	uxth	r2, r2
 800233c:	f8a3 245e 	strh.w	r2, [r3, #1118]	; 0x45e
				}
				if(accel_two_avg >= CC_GlobalState->accelMax[1])
 8002340:	4b33      	ldr	r3, [pc, #204]	; (8002410 <state_driving_iterate+0xc54>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f8b3 3464 	ldrh.w	r3, [r3, #1124]	; 0x464
 8002348:	461a      	mov	r2, r3
 800234a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800234e:	4293      	cmp	r3, r2
 8002350:	d306      	bcc.n	8002360 <state_driving_iterate+0xba4>
				{
					CC_GlobalState->accelMax[1] = accel_two_avg;
 8002352:	4b2f      	ldr	r3, [pc, #188]	; (8002410 <state_driving_iterate+0xc54>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 800235a:	b292      	uxth	r2, r2
 800235c:	f8a3 2464 	strh.w	r2, [r3, #1124]	; 0x464
				}
				if(accel_three_avg <= CC_GlobalState->accelMin[2])
 8002360:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <state_driving_iterate+0xc54>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f8b3 3460 	ldrh.w	r3, [r3, #1120]	; 0x460
 8002368:	461a      	mov	r2, r3
 800236a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800236e:	4293      	cmp	r3, r2
 8002370:	d806      	bhi.n	8002380 <state_driving_iterate+0xbc4>
				{
					CC_GlobalState->accelMin[2] = accel_three_avg;
 8002372:	4b27      	ldr	r3, [pc, #156]	; (8002410 <state_driving_iterate+0xc54>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 800237a:	b292      	uxth	r2, r2
 800237c:	f8a3 2460 	strh.w	r2, [r3, #1120]	; 0x460
				}
				if(accel_three_avg >= CC_GlobalState->accelMax[2])
 8002380:	4b23      	ldr	r3, [pc, #140]	; (8002410 <state_driving_iterate+0xc54>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f8b3 3466 	ldrh.w	r3, [r3, #1126]	; 0x466
 8002388:	461a      	mov	r2, r3
 800238a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800238e:	4293      	cmp	r3, r2
 8002390:	d306      	bcc.n	80023a0 <state_driving_iterate+0xbe4>
				{
					CC_GlobalState->accelMax[2] = accel_three_avg;
 8002392:	4b1f      	ldr	r3, [pc, #124]	; (8002410 <state_driving_iterate+0xc54>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 800239a:	b292      	uxth	r2, r2
 800239c:	f8a3 2466 	strh.w	r2, [r3, #1126]	; 0x466
				}
			}
		}

		/* Map Travel to Pedal Pos */
		brake_travel_one = map(brake_one_avg, CC_GlobalState->brakeMin[0]+2, CC_GlobalState->brakeMax[0]-5, 0, 100);
 80023a0:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 80023a4:	4b1a      	ldr	r3, [pc, #104]	; (8002410 <state_driving_iterate+0xc54>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 80023ac:	1c99      	adds	r1, r3, #2
 80023ae:	4b18      	ldr	r3, [pc, #96]	; (8002410 <state_driving_iterate+0xc54>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80023b6:	1f5a      	subs	r2, r3, #5
 80023b8:	2364      	movs	r3, #100	; 0x64
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	f7fe fc8d 	bl	8000cdc <map>
 80023c2:	4603      	mov	r3, r0
 80023c4:	f8a7 31a6 	strh.w	r3, [r7, #422]	; 0x1a6
		brake_travel_two = map(brake_two_avg, CC_GlobalState->brakeMin[1]+2, CC_GlobalState->brakeMax[1]-5, 0, 100);
 80023c8:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 80023cc:	4b10      	ldr	r3, [pc, #64]	; (8002410 <state_driving_iterate+0xc54>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 80023d4:	1c99      	adds	r1, r3, #2
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <state_driving_iterate+0xc54>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 80023de:	1f5a      	subs	r2, r3, #5
 80023e0:	2364      	movs	r3, #100	; 0x64
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2300      	movs	r3, #0
 80023e6:	f7fe fc79 	bl	8000cdc <map>
 80023ea:	4603      	mov	r3, r0
 80023ec:	f8a7 31a4 	strh.w	r3, [r7, #420]	; 0x1a4

		accel_travel_one = map(accel_one_avg, CC_GlobalState->accelMin[0]+2, CC_GlobalState->accelMax[0]-6, 0, 100);
 80023f0:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <state_driving_iterate+0xc54>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f8b3 345c 	ldrh.w	r3, [r3, #1116]	; 0x45c
 80023fc:	1c99      	adds	r1, r3, #2
 80023fe:	4b04      	ldr	r3, [pc, #16]	; (8002410 <state_driving_iterate+0xc54>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f8b3 3462 	ldrh.w	r3, [r3, #1122]	; 0x462
 8002406:	1f9a      	subs	r2, r3, #6
 8002408:	2364      	movs	r3, #100	; 0x64
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	e004      	b.n	8002418 <state_driving_iterate+0xc5c>
 800240e:	bf00      	nop
 8002410:	200049e0 	.word	0x200049e0
 8002414:	cccccccd 	.word	0xcccccccd
 8002418:	2300      	movs	r3, #0
 800241a:	f7fe fc5f 	bl	8000cdc <map>
 800241e:	4603      	mov	r3, r0
 8002420:	f8a7 31a2 	strh.w	r3, [r7, #418]	; 0x1a2
		accel_travel_two = map(accel_two_avg, CC_GlobalState->accelMin[1]+2, CC_GlobalState->accelMax[1]-6, 0, 100);
 8002424:	f8d7 01ac 	ldr.w	r0, [r7, #428]	; 0x1ac
 8002428:	4bbc      	ldr	r3, [pc, #752]	; (800271c <state_driving_iterate+0xf60>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f8b3 345e 	ldrh.w	r3, [r3, #1118]	; 0x45e
 8002430:	1c99      	adds	r1, r3, #2
 8002432:	4bba      	ldr	r3, [pc, #744]	; (800271c <state_driving_iterate+0xf60>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f8b3 3464 	ldrh.w	r3, [r3, #1124]	; 0x464
 800243a:	1f9a      	subs	r2, r3, #6
 800243c:	2364      	movs	r3, #100	; 0x64
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	2300      	movs	r3, #0
 8002442:	f7fe fc4b 	bl	8000cdc <map>
 8002446:	4603      	mov	r3, r0
 8002448:	f8a7 31a0 	strh.w	r3, [r7, #416]	; 0x1a0
		accel_travel_three = map(accel_three_avg, CC_GlobalState->accelMin[2]+2, CC_GlobalState->accelMax[2]-6, 0, 100);
 800244c:	f8d7 01a8 	ldr.w	r0, [r7, #424]	; 0x1a8
 8002450:	4bb2      	ldr	r3, [pc, #712]	; (800271c <state_driving_iterate+0xf60>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f8b3 3460 	ldrh.w	r3, [r3, #1120]	; 0x460
 8002458:	1c99      	adds	r1, r3, #2
 800245a:	4bb0      	ldr	r3, [pc, #704]	; (800271c <state_driving_iterate+0xf60>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f8b3 3466 	ldrh.w	r3, [r3, #1126]	; 0x466
 8002462:	1f9a      	subs	r2, r3, #6
 8002464:	2364      	movs	r3, #100	; 0x64
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	2300      	movs	r3, #0
 800246a:	f7fe fc37 	bl	8000cdc <map>
 800246e:	4603      	mov	r3, r0
 8002470:	f8a7 319e 	strh.w	r3, [r7, #414]	; 0x19e

		/* Ensure Brake & Accel Pots Synced */
		if(!CC_GlobalState->faultDetected && !CC_GlobalState->ADC_Debug
 8002474:	4ba9      	ldr	r3, [pc, #676]	; (800271c <state_driving_iterate+0xf60>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 800247c:	f083 0301 	eor.w	r3, r3, #1
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d030      	beq.n	80024e8 <state_driving_iterate+0xd2c>
 8002486:	4ba5      	ldr	r3, [pc, #660]	; (800271c <state_driving_iterate+0xf60>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	7e5b      	ldrb	r3, [r3, #25]
 800248c:	f083 0301 	eor.w	r3, r3, #1
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d028      	beq.n	80024e8 <state_driving_iterate+0xd2c>
				&& CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0]
 8002496:	4ba1      	ldr	r3, [pc, #644]	; (800271c <state_driving_iterate+0xf60>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f8d3 3468 	ldr.w	r3, [r3, #1128]	; 0x468
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d022      	beq.n	80024e8 <state_driving_iterate+0xd2c>
 80024a2:	4b9e      	ldr	r3, [pc, #632]	; (800271c <state_driving_iterate+0xf60>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d01c      	beq.n	80024e8 <state_driving_iterate+0xd2c>
																								   && (brake_travel_one >= brake_travel_two+10
 80024ae:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	; 0x1a6
 80024b2:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 80024b6:	330a      	adds	r3, #10
 80024b8:	429a      	cmp	r2, r3
 80024ba:	da06      	bge.n	80024ca <state_driving_iterate+0xd0e>
																										   || brake_travel_one <= brake_travel_two-10))
 80024bc:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	; 0x1a6
 80024c0:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 80024c4:	3b0a      	subs	r3, #10
 80024c6:	429a      	cmp	r2, r3
 80024c8:	dc0e      	bgt.n	80024e8 <state_driving_iterate+0xd2c>
		{
			CC_LogInfo("Brake ADC Desync\r\n", strlen("Brake ADC Desync\r\n"));
 80024ca:	2112      	movs	r1, #18
 80024cc:	4894      	ldr	r0, [pc, #592]	; (8002720 <state_driving_iterate+0xf64>)
 80024ce:	f000 ff87 	bl	80033e0 <CC_LogInfo>
			CC_GlobalState->faultDetected = true;
 80024d2:	4b92      	ldr	r3, [pc, #584]	; (800271c <state_driving_iterate+0xf60>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
			CC_GlobalState->implausibleTicks = HAL_GetTick();
 80024dc:	4b8f      	ldr	r3, [pc, #572]	; (800271c <state_driving_iterate+0xf60>)
 80024de:	681c      	ldr	r4, [r3, #0]
 80024e0:	f001 fa06 	bl	80038f0 <HAL_GetTick>
 80024e4:	4603      	mov	r3, r0
 80024e6:	62a3      	str	r3, [r4, #40]	; 0x28
		}
		if(!CC_GlobalState->faultDetected && !CC_GlobalState->ADC_Debug
 80024e8:	4b8c      	ldr	r3, [pc, #560]	; (800271c <state_driving_iterate+0xf60>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 80024f0:	f083 0301 	eor.w	r3, r3, #1
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d04c      	beq.n	8002594 <state_driving_iterate+0xdd8>
 80024fa:	4b88      	ldr	r3, [pc, #544]	; (800271c <state_driving_iterate+0xf60>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	7e5b      	ldrb	r3, [r3, #25]
 8002500:	f083 0301 	eor.w	r3, r3, #1
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d044      	beq.n	8002594 <state_driving_iterate+0xdd8>
				&& CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0]
 800250a:	4b84      	ldr	r3, [pc, #528]	; (800271c <state_driving_iterate+0xf60>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f8d3 3468 	ldr.w	r3, [r3, #1128]	; 0x468
 8002512:	2b00      	cmp	r3, #0
 8002514:	d03e      	beq.n	8002594 <state_driving_iterate+0xdd8>
 8002516:	4b81      	ldr	r3, [pc, #516]	; (800271c <state_driving_iterate+0xf60>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800251e:	2b00      	cmp	r3, #0
 8002520:	d038      	beq.n	8002594 <state_driving_iterate+0xdd8>
																								   && (accel_travel_one >= accel_travel_two+10
 8002522:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	; 0x1a2
 8002526:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	; 0x1a0
 800252a:	330a      	adds	r3, #10
 800252c:	429a      	cmp	r2, r3
 800252e:	da22      	bge.n	8002576 <state_driving_iterate+0xdba>
																										   || accel_travel_one <= accel_travel_two-10
 8002530:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	; 0x1a2
 8002534:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	; 0x1a0
 8002538:	3b0a      	subs	r3, #10
 800253a:	429a      	cmp	r2, r3
 800253c:	dd1b      	ble.n	8002576 <state_driving_iterate+0xdba>
																										   || accel_travel_one >= accel_travel_three+10
 800253e:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	; 0x1a2
 8002542:	f8b7 319e 	ldrh.w	r3, [r7, #414]	; 0x19e
 8002546:	330a      	adds	r3, #10
 8002548:	429a      	cmp	r2, r3
 800254a:	da14      	bge.n	8002576 <state_driving_iterate+0xdba>
																										   || accel_travel_one <= accel_travel_three-10
 800254c:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	; 0x1a2
 8002550:	f8b7 319e 	ldrh.w	r3, [r7, #414]	; 0x19e
 8002554:	3b0a      	subs	r3, #10
 8002556:	429a      	cmp	r2, r3
 8002558:	dd0d      	ble.n	8002576 <state_driving_iterate+0xdba>
																										   || accel_travel_two >= accel_travel_three+10
 800255a:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	; 0x1a0
 800255e:	f8b7 319e 	ldrh.w	r3, [r7, #414]	; 0x19e
 8002562:	330a      	adds	r3, #10
 8002564:	429a      	cmp	r2, r3
 8002566:	da06      	bge.n	8002576 <state_driving_iterate+0xdba>
																										   || accel_travel_two <= accel_travel_three-10))
 8002568:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	; 0x1a0
 800256c:	f8b7 319e 	ldrh.w	r3, [r7, #414]	; 0x19e
 8002570:	3b0a      	subs	r3, #10
 8002572:	429a      	cmp	r2, r3
 8002574:	dc0e      	bgt.n	8002594 <state_driving_iterate+0xdd8>
		{
			CC_LogInfo("Accel ADC Desync\r\n", strlen("Accel ADC Desync\r\n"));
 8002576:	2112      	movs	r1, #18
 8002578:	486a      	ldr	r0, [pc, #424]	; (8002724 <state_driving_iterate+0xf68>)
 800257a:	f000 ff31 	bl	80033e0 <CC_LogInfo>
			CC_GlobalState->faultDetected = true;
 800257e:	4b67      	ldr	r3, [pc, #412]	; (800271c <state_driving_iterate+0xf60>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
			CC_GlobalState->implausibleTicks = HAL_GetTick();
 8002588:	4b64      	ldr	r3, [pc, #400]	; (800271c <state_driving_iterate+0xf60>)
 800258a:	681c      	ldr	r4, [r3, #0]
 800258c:	f001 f9b0 	bl	80038f0 <HAL_GetTick>
 8002590:	4603      	mov	r3, r0
 8002592:	62a3      	str	r3, [r4, #40]	; 0x28
		}

		/* Average 2 Brake Travel Positions */
		if(CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0])
 8002594:	4b61      	ldr	r3, [pc, #388]	; (800271c <state_driving_iterate+0xf60>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f8d3 3468 	ldr.w	r3, [r3, #1128]	; 0x468
 800259c:	2b00      	cmp	r3, #0
 800259e:	d02a      	beq.n	80025f6 <state_driving_iterate+0xe3a>
 80025a0:	4b5e      	ldr	r3, [pc, #376]	; (800271c <state_driving_iterate+0xf60>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d024      	beq.n	80025f6 <state_driving_iterate+0xe3a>
		{
			CC_GlobalState->brakeTravel = 100-((brake_travel_one+brake_travel_two)/2);
 80025ac:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	; 0x1a6
 80025b0:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	; 0x1a4
 80025b4:	4413      	add	r3, r2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	da00      	bge.n	80025bc <state_driving_iterate+0xe00>
 80025ba:	3301      	adds	r3, #1
 80025bc:	105b      	asrs	r3, r3, #1
 80025be:	425b      	negs	r3, r3
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	4b56      	ldr	r3, [pc, #344]	; (800271c <state_driving_iterate+0xf60>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	3264      	adds	r2, #100	; 0x64
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
			CC_GlobalState->accelTravel = 100-((accel_travel_one+accel_travel_two+accel_travel_three)/3);
 80025ce:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	; 0x1a2
 80025d2:	f8b7 31a0 	ldrh.w	r3, [r7, #416]	; 0x1a0
 80025d6:	441a      	add	r2, r3
 80025d8:	f8b7 319e 	ldrh.w	r3, [r7, #414]	; 0x19e
 80025dc:	4413      	add	r3, r2
 80025de:	4a52      	ldr	r2, [pc, #328]	; (8002728 <state_driving_iterate+0xf6c>)
 80025e0:	fb82 1203 	smull	r1, r2, r2, r3
 80025e4:	17db      	asrs	r3, r3, #31
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	4b4c      	ldr	r3, [pc, #304]	; (800271c <state_driving_iterate+0xf60>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	3264      	adds	r2, #100	; 0x64
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
		}

		osSemaphoreRelease(CC_GlobalState->sem);
 80025f6:	4b49      	ldr	r3, [pc, #292]	; (800271c <state_driving_iterate+0xf60>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80025fe:	4618      	mov	r0, r3
 8002600:	f005 fb3c 	bl	8007c7c <osSemaphoreRelease>
	}

	/* Echo Pedal Positions */
	if(CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0])
 8002604:	4b45      	ldr	r3, [pc, #276]	; (800271c <state_driving_iterate+0xf60>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f8d3 3468 	ldr.w	r3, [r3, #1128]	; 0x468
 800260c:	2b00      	cmp	r3, #0
 800260e:	d01d      	beq.n	800264c <state_driving_iterate+0xe90>
 8002610:	4b42      	ldr	r3, [pc, #264]	; (800271c <state_driving_iterate+0xf60>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8002618:	2b00      	cmp	r3, #0
 800261a:	d017      	beq.n	800264c <state_driving_iterate+0xe90>
	{
		len = sprintf(x, "Pedal Positions: %i %i\r\n", CC_GlobalState->accelTravel, CC_GlobalState->brakeTravel);
 800261c:	4b3f      	ldr	r3, [pc, #252]	; (800271c <state_driving_iterate+0xf60>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f893 34e0 	ldrb.w	r3, [r3, #1248]	; 0x4e0
 8002624:	461a      	mov	r2, r3
 8002626:	4b3d      	ldr	r3, [pc, #244]	; (800271c <state_driving_iterate+0xf60>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f893 34e1 	ldrb.w	r3, [r3, #1249]	; 0x4e1
 800262e:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 8002632:	493e      	ldr	r1, [pc, #248]	; (800272c <state_driving_iterate+0xf70>)
 8002634:	f008 fed8 	bl	800b3e8 <siprintf>
 8002638:	4603      	mov	r3, r0
 800263a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
		CC_LogInfo(x, len);
 800263e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8002642:	f8d7 1198 	ldr.w	r1, [r7, #408]	; 0x198
 8002646:	4618      	mov	r0, r3
 8002648:	f000 feca 	bl	80033e0 <CC_LogInfo>

	/*
	 * If Throttle and Brake Implausibility State Clock < 100ms
	 * Suspend Tractive System Operations
	 */
	if(CC_GlobalState->faultDetected
 800264c:	4b33      	ldr	r3, [pc, #204]	; (800271c <state_driving_iterate+0xf60>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8002654:	2b00      	cmp	r3, #0
 8002656:	d01f      	beq.n	8002698 <state_driving_iterate+0xedc>
			&& !CC_GlobalState->ADC_Debug
 8002658:	4b30      	ldr	r3, [pc, #192]	; (800271c <state_driving_iterate+0xf60>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	7e5b      	ldrb	r3, [r3, #25]
 800265e:	f083 0301 	eor.w	r3, r3, #1
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	d017      	beq.n	8002698 <state_driving_iterate+0xedc>
			&& CC_GlobalState->tractiveActive
 8002668:	4b2c      	ldr	r3, [pc, #176]	; (800271c <state_driving_iterate+0xf60>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f893 34e2 	ldrb.w	r3, [r3, #1250]	; 0x4e2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d011      	beq.n	8002698 <state_driving_iterate+0xedc>
			&& (HAL_GetTick() - CC_GlobalState->implausibleTicks) >= 100)
 8002674:	f001 f93c 	bl	80038f0 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	4b28      	ldr	r3, [pc, #160]	; (800271c <state_driving_iterate+0xf60>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b63      	cmp	r3, #99	; 0x63
 8002684:	d908      	bls.n	8002698 <state_driving_iterate+0xedc>
	{
		CC_GlobalState->tractiveActive = false;
 8002686:	4b25      	ldr	r3, [pc, #148]	; (800271c <state_driving_iterate+0xf60>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
		CC_LogInfo("Disabling Tractive Operations\r\n", strlen("Disabling Tractive Operations\r\n"));
 8002690:	211f      	movs	r1, #31
 8002692:	4827      	ldr	r0, [pc, #156]	; (8002730 <state_driving_iterate+0xf74>)
 8002694:	f000 fea4 	bl	80033e0 <CC_LogInfo>
	 */

	/*
	 * Request RPM from Motors
	 */
	if(!CC_GlobalState->Inverter_Debug
 8002698:	4b20      	ldr	r3, [pc, #128]	; (800271c <state_driving_iterate+0xf60>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	7f1b      	ldrb	r3, [r3, #28]
 800269e:	f083 0301 	eor.w	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d04b      	beq.n	8002740 <state_driving_iterate+0xf84>
			&& CC_GlobalState->tractiveActive
 80026a8:	4b1c      	ldr	r3, [pc, #112]	; (800271c <state_driving_iterate+0xf60>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f893 34e2 	ldrb.w	r3, [r3, #1250]	; 0x4e2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d045      	beq.n	8002740 <state_driving_iterate+0xf84>
			&& (HAL_GetTick() - CC_GlobalState->readyToDriveTicks) % 100 == 0)
 80026b4:	f001 f91c 	bl	80038f0 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	4b18      	ldr	r3, [pc, #96]	; (800271c <state_driving_iterate+0xf60>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	1ad2      	subs	r2, r2, r3
 80026c2:	4b1c      	ldr	r3, [pc, #112]	; (8002734 <state_driving_iterate+0xf78>)
 80026c4:	fba3 1302 	umull	r1, r3, r3, r2
 80026c8:	095b      	lsrs	r3, r3, #5
 80026ca:	2164      	movs	r1, #100	; 0x64
 80026cc:	fb01 f303 	mul.w	r3, r1, r3
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d134      	bne.n	8002740 <state_driving_iterate+0xf84>
	{
		/* Broadcast Motor RPM Request on CAN1 */
		CC_RequestRPM_t requestRPM = Compose_CC_RequestRPM(INVERTER_1_NODE_ID);
 80026d6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80026da:	2164      	movs	r1, #100	; 0x64
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe f82d 	bl	800073c <Compose_CC_RequestRPM>
		CAN_TxHeaderTypeDef header =
 80026e2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80026e6:	461a      	mov	r2, r3
 80026e8:	2300      	movs	r3, #0
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	6053      	str	r3, [r2, #4]
 80026ee:	6093      	str	r3, [r2, #8]
 80026f0:	60d3      	str	r3, [r2, #12]
 80026f2:	6113      	str	r3, [r2, #16]
 80026f4:	6153      	str	r3, [r2, #20]
		{
				.StdId = requestRPM.id,
 80026f6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80026fa:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef header =
 80026fc:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002706:	2208      	movs	r2, #8
 8002708:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_STD,
				.RTR = CAN_RTR_DATA,
				.DLC = 8,
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&CAN_1, &header, requestRPM.data, &CC_GlobalState->CAN1_TxMailbox);
 800270a:	4b04      	ldr	r3, [pc, #16]	; (800271c <state_driving_iterate+0xf60>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002714:	1d1a      	adds	r2, r3, #4
 8002716:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800271a:	e00d      	b.n	8002738 <state_driving_iterate+0xf7c>
 800271c:	200049e0 	.word	0x200049e0
 8002720:	0800bc70 	.word	0x0800bc70
 8002724:	0800bc84 	.word	0x0800bc84
 8002728:	55555556 	.word	0x55555556
 800272c:	0800bc98 	.word	0x0800bc98
 8002730:	0800bcb4 	.word	0x0800bcb4
 8002734:	51eb851f 	.word	0x51eb851f
 8002738:	4603      	mov	r3, r0
 800273a:	4837      	ldr	r0, [pc, #220]	; (8002818 <state_driving_iterate+0x105c>)
 800273c:	f001 fff4 	bl	8004728 <HAL_CAN_AddTxMessage>

	/*
	 * If Throttle or Brake Implausibility State Clock > 1000ms
	 * Engage Soft Shutdown (Reset to Idle)
	 */
	if(CC_GlobalState->faultDetected && !CC_GlobalState->ADC_Debug && !CC_GlobalState->tractiveActive && (HAL_GetTick() - CC_GlobalState->implausibleTicks) >= 1000)
 8002740:	4b36      	ldr	r3, [pc, #216]	; (800281c <state_driving_iterate+0x1060>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8002748:	2b00      	cmp	r3, #0
 800274a:	d05f      	beq.n	800280c <state_driving_iterate+0x1050>
 800274c:	4b33      	ldr	r3, [pc, #204]	; (800281c <state_driving_iterate+0x1060>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	7e5b      	ldrb	r3, [r3, #25]
 8002752:	f083 0301 	eor.w	r3, r3, #1
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	d057      	beq.n	800280c <state_driving_iterate+0x1050>
 800275c:	4b2f      	ldr	r3, [pc, #188]	; (800281c <state_driving_iterate+0x1060>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f893 34e2 	ldrb.w	r3, [r3, #1250]	; 0x4e2
 8002764:	f083 0301 	eor.w	r3, r3, #1
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d04e      	beq.n	800280c <state_driving_iterate+0x1050>
 800276e:	f001 f8bf 	bl	80038f0 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	4b29      	ldr	r3, [pc, #164]	; (800281c <state_driving_iterate+0x1060>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002780:	d344      	bcc.n	800280c <state_driving_iterate+0x1050>
	{
		/* Broadcast Soft Shutdown on all CAN lines */
		CC_SoftShutdown_t softShutdown = Compose_CC_SoftShutdown();
 8002782:	f7fd ffc7 	bl	8000714 <Compose_CC_SoftShutdown>
 8002786:	4602      	mov	r2, r0
 8002788:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800278c:	601a      	str	r2, [r3, #0]
		CAN_TxHeaderTypeDef header =
 800278e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002792:	461a      	mov	r2, r3
 8002794:	2300      	movs	r3, #0
 8002796:	6013      	str	r3, [r2, #0]
 8002798:	6053      	str	r3, [r2, #4]
 800279a:	6093      	str	r3, [r2, #8]
 800279c:	60d3      	str	r3, [r2, #12]
 800279e:	6113      	str	r3, [r2, #16]
 80027a0:	6153      	str	r3, [r2, #20]
		{
				.ExtId = softShutdown.id,
 80027a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80027a6:	681a      	ldr	r2, [r3, #0]
		CAN_TxHeaderTypeDef header =
 80027a8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80027b2:	2204      	movs	r2, #4
 80027b4:	609a      	str	r2, [r3, #8]
 80027b6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80027ba:	2201      	movs	r2, #1
 80027bc:	611a      	str	r2, [r3, #16]
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = 1,
				.TransmitGlobalTime = DISABLE,
		};
		uint8_t data[1] = {0xF};
 80027be:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80027c2:	220f      	movs	r2, #15
 80027c4:	701a      	strb	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &header, data, &CC_GlobalState->CAN1_TxMailbox);
 80027c6:	4b15      	ldr	r3, [pc, #84]	; (800281c <state_driving_iterate+0x1060>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80027ce:	f107 0184 	add.w	r1, r7, #132	; 0x84
 80027d2:	4811      	ldr	r0, [pc, #68]	; (8002818 <state_driving_iterate+0x105c>)
 80027d4:	f001 ffa8 	bl	8004728 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 80027d8:	4b10      	ldr	r3, [pc, #64]	; (800281c <state_driving_iterate+0x1060>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	3308      	adds	r3, #8
 80027de:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80027e2:	f107 0184 	add.w	r1, r7, #132	; 0x84
 80027e6:	480e      	ldr	r0, [pc, #56]	; (8002820 <state_driving_iterate+0x1064>)
 80027e8:	f001 ff9e 	bl	8004728 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan3, &header, data, &CC_GlobalState->CAN3_TxMailbox);
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <state_driving_iterate+0x1060>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	3310      	adds	r3, #16
 80027f2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80027f6:	f107 0184 	add.w	r1, r7, #132	; 0x84
 80027fa:	480a      	ldr	r0, [pc, #40]	; (8002824 <state_driving_iterate+0x1068>)
 80027fc:	f001 ff94 	bl	8004728 <HAL_CAN_AddTxMessage>
		fsm_changeState(fsm, &idleState, "Soft Shutdown Requested (CAN)");
 8002800:	1d3b      	adds	r3, r7, #4
 8002802:	4a09      	ldr	r2, [pc, #36]	; (8002828 <state_driving_iterate+0x106c>)
 8002804:	4909      	ldr	r1, [pc, #36]	; (800282c <state_driving_iterate+0x1070>)
 8002806:	6818      	ldr	r0, [r3, #0]
 8002808:	f7fe f8e4 	bl	80009d4 <fsm_changeState>

	/*
	 * If 500ms has exceeded since SoC Request
	 * Request State of Charge
	 */
}
 800280c:	bf00      	nop
 800280e:	f507 77f2 	add.w	r7, r7, #484	; 0x1e4
 8002812:	46bd      	mov	sp, r7
 8002814:	bd90      	pop	{r4, r7, pc}
 8002816:	bf00      	nop
 8002818:	20004bcc 	.word	0x20004bcc
 800281c:	200049e0 	.word	0x200049e0
 8002820:	20004ba4 	.word	0x20004ba4
 8002824:	20004b7c 	.word	0x20004b7c
 8002828:	0800bcd4 	.word	0x0800bcd4
 800282c:	20000010 	.word	0x20000010

08002830 <state_driving_exit>:

void state_driving_exit(fsm_t *fsm)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
	/* Broadcast Soft Shutdown */
	return;
 8002838:	bf00      	nop
}
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <MX_ADC1_Init>:
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	463b      	mov	r3, r7
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	4b2f      	ldr	r3, [pc, #188]	; (8002914 <MX_ADC1_Init+0xd0>)
 8002858:	4a2f      	ldr	r2, [pc, #188]	; (8002918 <MX_ADC1_Init+0xd4>)
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	4b2d      	ldr	r3, [pc, #180]	; (8002914 <MX_ADC1_Init+0xd0>)
 800285e:	2200      	movs	r2, #0
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	4b2c      	ldr	r3, [pc, #176]	; (8002914 <MX_ADC1_Init+0xd0>)
 8002864:	2200      	movs	r2, #0
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	4b2a      	ldr	r3, [pc, #168]	; (8002914 <MX_ADC1_Init+0xd0>)
 800286a:	2201      	movs	r2, #1
 800286c:	611a      	str	r2, [r3, #16]
 800286e:	4b29      	ldr	r3, [pc, #164]	; (8002914 <MX_ADC1_Init+0xd0>)
 8002870:	2201      	movs	r2, #1
 8002872:	619a      	str	r2, [r3, #24]
 8002874:	4b27      	ldr	r3, [pc, #156]	; (8002914 <MX_ADC1_Init+0xd0>)
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2020 	strb.w	r2, [r3, #32]
 800287c:	4b25      	ldr	r3, [pc, #148]	; (8002914 <MX_ADC1_Init+0xd0>)
 800287e:	2200      	movs	r2, #0
 8002880:	62da      	str	r2, [r3, #44]	; 0x2c
 8002882:	4b24      	ldr	r3, [pc, #144]	; (8002914 <MX_ADC1_Init+0xd0>)
 8002884:	4a25      	ldr	r2, [pc, #148]	; (800291c <MX_ADC1_Init+0xd8>)
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
 8002888:	4b22      	ldr	r3, [pc, #136]	; (8002914 <MX_ADC1_Init+0xd0>)
 800288a:	2200      	movs	r2, #0
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	4b21      	ldr	r3, [pc, #132]	; (8002914 <MX_ADC1_Init+0xd0>)
 8002890:	2203      	movs	r2, #3
 8002892:	61da      	str	r2, [r3, #28]
 8002894:	4b1f      	ldr	r3, [pc, #124]	; (8002914 <MX_ADC1_Init+0xd0>)
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 800289c:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <MX_ADC1_Init+0xd0>)
 800289e:	2201      	movs	r2, #1
 80028a0:	615a      	str	r2, [r3, #20]
 80028a2:	481c      	ldr	r0, [pc, #112]	; (8002914 <MX_ADC1_Init+0xd0>)
 80028a4:	f001 f830 	bl	8003908 <HAL_ADC_Init>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_ADC1_Init+0x6e>
 80028ae:	f000 fe31 	bl	8003514 <Error_Handler>
 80028b2:	2304      	movs	r3, #4
 80028b4:	603b      	str	r3, [r7, #0]
 80028b6:	2301      	movs	r3, #1
 80028b8:	607b      	str	r3, [r7, #4]
 80028ba:	2307      	movs	r3, #7
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	463b      	mov	r3, r7
 80028c0:	4619      	mov	r1, r3
 80028c2:	4814      	ldr	r0, [pc, #80]	; (8002914 <MX_ADC1_Init+0xd0>)
 80028c4:	f001 fa3e 	bl	8003d44 <HAL_ADC_ConfigChannel>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_ADC1_Init+0x8e>
 80028ce:	f000 fe21 	bl	8003514 <Error_Handler>
 80028d2:	2306      	movs	r3, #6
 80028d4:	603b      	str	r3, [r7, #0]
 80028d6:	2302      	movs	r3, #2
 80028d8:	607b      	str	r3, [r7, #4]
 80028da:	463b      	mov	r3, r7
 80028dc:	4619      	mov	r1, r3
 80028de:	480d      	ldr	r0, [pc, #52]	; (8002914 <MX_ADC1_Init+0xd0>)
 80028e0:	f001 fa30 	bl	8003d44 <HAL_ADC_ConfigChannel>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_ADC1_Init+0xaa>
 80028ea:	f000 fe13 	bl	8003514 <Error_Handler>
 80028ee:	230e      	movs	r3, #14
 80028f0:	603b      	str	r3, [r7, #0]
 80028f2:	2303      	movs	r3, #3
 80028f4:	607b      	str	r3, [r7, #4]
 80028f6:	463b      	mov	r3, r7
 80028f8:	4619      	mov	r1, r3
 80028fa:	4806      	ldr	r0, [pc, #24]	; (8002914 <MX_ADC1_Init+0xd0>)
 80028fc:	f001 fa22 	bl	8003d44 <HAL_ADC_ConfigChannel>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <MX_ADC1_Init+0xc6>
 8002906:	f000 fe05 	bl	8003514 <Error_Handler>
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20004a2c 	.word	0x20004a2c
 8002918:	40012000 	.word	0x40012000
 800291c:	0f000001 	.word	0x0f000001

08002920 <MX_ADC2_Init>:
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	463b      	mov	r3, r7
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	605a      	str	r2, [r3, #4]
 800292e:	609a      	str	r2, [r3, #8]
 8002930:	60da      	str	r2, [r3, #12]
 8002932:	4b28      	ldr	r3, [pc, #160]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002934:	4a28      	ldr	r2, [pc, #160]	; (80029d8 <MX_ADC2_Init+0xb8>)
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	4b26      	ldr	r3, [pc, #152]	; (80029d4 <MX_ADC2_Init+0xb4>)
 800293a:	2200      	movs	r2, #0
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	4b25      	ldr	r3, [pc, #148]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002940:	2200      	movs	r2, #0
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	4b23      	ldr	r3, [pc, #140]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002946:	2201      	movs	r2, #1
 8002948:	611a      	str	r2, [r3, #16]
 800294a:	4b22      	ldr	r3, [pc, #136]	; (80029d4 <MX_ADC2_Init+0xb4>)
 800294c:	2201      	movs	r2, #1
 800294e:	619a      	str	r2, [r3, #24]
 8002950:	4b20      	ldr	r3, [pc, #128]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2020 	strb.w	r2, [r3, #32]
 8002958:	4b1e      	ldr	r3, [pc, #120]	; (80029d4 <MX_ADC2_Init+0xb4>)
 800295a:	2200      	movs	r2, #0
 800295c:	62da      	str	r2, [r3, #44]	; 0x2c
 800295e:	4b1d      	ldr	r3, [pc, #116]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002960:	4a1e      	ldr	r2, [pc, #120]	; (80029dc <MX_ADC2_Init+0xbc>)
 8002962:	629a      	str	r2, [r3, #40]	; 0x28
 8002964:	4b1b      	ldr	r3, [pc, #108]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002966:	2200      	movs	r2, #0
 8002968:	60da      	str	r2, [r3, #12]
 800296a:	4b1a      	ldr	r3, [pc, #104]	; (80029d4 <MX_ADC2_Init+0xb4>)
 800296c:	2202      	movs	r2, #2
 800296e:	61da      	str	r2, [r3, #28]
 8002970:	4b18      	ldr	r3, [pc, #96]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8002978:	4b16      	ldr	r3, [pc, #88]	; (80029d4 <MX_ADC2_Init+0xb4>)
 800297a:	2201      	movs	r2, #1
 800297c:	615a      	str	r2, [r3, #20]
 800297e:	4815      	ldr	r0, [pc, #84]	; (80029d4 <MX_ADC2_Init+0xb4>)
 8002980:	f000 ffc2 	bl	8003908 <HAL_ADC_Init>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <MX_ADC2_Init+0x6e>
 800298a:	f000 fdc3 	bl	8003514 <Error_Handler>
 800298e:	2303      	movs	r3, #3
 8002990:	603b      	str	r3, [r7, #0]
 8002992:	2301      	movs	r3, #1
 8002994:	607b      	str	r3, [r7, #4]
 8002996:	2307      	movs	r3, #7
 8002998:	60bb      	str	r3, [r7, #8]
 800299a:	463b      	mov	r3, r7
 800299c:	4619      	mov	r1, r3
 800299e:	480d      	ldr	r0, [pc, #52]	; (80029d4 <MX_ADC2_Init+0xb4>)
 80029a0:	f001 f9d0 	bl	8003d44 <HAL_ADC_ConfigChannel>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_ADC2_Init+0x8e>
 80029aa:	f000 fdb3 	bl	8003514 <Error_Handler>
 80029ae:	2305      	movs	r3, #5
 80029b0:	603b      	str	r3, [r7, #0]
 80029b2:	2302      	movs	r3, #2
 80029b4:	607b      	str	r3, [r7, #4]
 80029b6:	463b      	mov	r3, r7
 80029b8:	4619      	mov	r1, r3
 80029ba:	4806      	ldr	r0, [pc, #24]	; (80029d4 <MX_ADC2_Init+0xb4>)
 80029bc:	f001 f9c2 	bl	8003d44 <HAL_ADC_ConfigChannel>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_ADC2_Init+0xaa>
 80029c6:	f000 fda5 	bl	8003514 <Error_Handler>
 80029ca:	bf00      	nop
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200049e4 	.word	0x200049e4
 80029d8:	40012100 	.word	0x40012100
 80029dc:	0f000001 	.word	0x0f000001

080029e0 <MX_ADC3_Init>:
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	463b      	mov	r3, r7
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	605a      	str	r2, [r3, #4]
 80029ee:	609a      	str	r2, [r3, #8]
 80029f0:	60da      	str	r2, [r3, #12]
 80029f2:	4b21      	ldr	r3, [pc, #132]	; (8002a78 <MX_ADC3_Init+0x98>)
 80029f4:	4a21      	ldr	r2, [pc, #132]	; (8002a7c <MX_ADC3_Init+0x9c>)
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	4b1f      	ldr	r3, [pc, #124]	; (8002a78 <MX_ADC3_Init+0x98>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	4b1e      	ldr	r3, [pc, #120]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	4b1c      	ldr	r3, [pc, #112]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	611a      	str	r2, [r3, #16]
 8002a0a:	4b1b      	ldr	r3, [pc, #108]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	619a      	str	r2, [r3, #24]
 8002a10:	4b19      	ldr	r3, [pc, #100]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2020 	strb.w	r2, [r3, #32]
 8002a18:	4b17      	ldr	r3, [pc, #92]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a1e:	4b16      	ldr	r3, [pc, #88]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a20:	4a17      	ldr	r2, [pc, #92]	; (8002a80 <MX_ADC3_Init+0xa0>)
 8002a22:	629a      	str	r2, [r3, #40]	; 0x28
 8002a24:	4b14      	ldr	r3, [pc, #80]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	60da      	str	r2, [r3, #12]
 8002a2a:	4b13      	ldr	r3, [pc, #76]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	61da      	str	r2, [r3, #28]
 8002a30:	4b11      	ldr	r3, [pc, #68]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8002a38:	4b0f      	ldr	r3, [pc, #60]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	615a      	str	r2, [r3, #20]
 8002a3e:	480e      	ldr	r0, [pc, #56]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a40:	f000 ff62 	bl	8003908 <HAL_ADC_Init>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <MX_ADC3_Init+0x6e>
 8002a4a:	f000 fd63 	bl	8003514 <Error_Handler>
 8002a4e:	2302      	movs	r3, #2
 8002a50:	603b      	str	r3, [r7, #0]
 8002a52:	2301      	movs	r3, #1
 8002a54:	607b      	str	r3, [r7, #4]
 8002a56:	2300      	movs	r3, #0
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	463b      	mov	r3, r7
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4806      	ldr	r0, [pc, #24]	; (8002a78 <MX_ADC3_Init+0x98>)
 8002a60:	f001 f970 	bl	8003d44 <HAL_ADC_ConfigChannel>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <MX_ADC3_Init+0x8e>
 8002a6a:	f000 fd53 	bl	8003514 <Error_Handler>
 8002a6e:	bf00      	nop
 8002a70:	3710      	adds	r7, #16
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20004a74 	.word	0x20004a74
 8002a7c:	40012200 	.word	0x40012200
 8002a80:	0f000001 	.word	0x0f000001

08002a84 <HAL_ADC_MspInit>:
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b08e      	sub	sp, #56	; 0x38
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	605a      	str	r2, [r3, #4]
 8002a96:	609a      	str	r2, [r3, #8]
 8002a98:	60da      	str	r2, [r3, #12]
 8002a9a:	611a      	str	r2, [r3, #16]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a7b      	ldr	r2, [pc, #492]	; (8002c90 <HAL_ADC_MspInit+0x20c>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d16c      	bne.n	8002b80 <HAL_ADC_MspInit+0xfc>
 8002aa6:	4b7b      	ldr	r3, [pc, #492]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a7a      	ldr	r2, [pc, #488]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b78      	ldr	r3, [pc, #480]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aba:	623b      	str	r3, [r7, #32]
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	4b75      	ldr	r3, [pc, #468]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	4a74      	ldr	r2, [pc, #464]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aca:	4b72      	ldr	r3, [pc, #456]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	61fb      	str	r3, [r7, #28]
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	4b6f      	ldr	r3, [pc, #444]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	4a6e      	ldr	r2, [pc, #440]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002adc:	f043 0304 	orr.w	r3, r3, #4
 8002ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae2:	4b6c      	ldr	r3, [pc, #432]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae6:	f003 0304 	and.w	r3, r3, #4
 8002aea:	61bb      	str	r3, [r7, #24]
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	2350      	movs	r3, #80	; 0x50
 8002af0:	627b      	str	r3, [r7, #36]	; 0x24
 8002af2:	2303      	movs	r3, #3
 8002af4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002af6:	2300      	movs	r3, #0
 8002af8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002afe:	4619      	mov	r1, r3
 8002b00:	4865      	ldr	r0, [pc, #404]	; (8002c98 <HAL_ADC_MspInit+0x214>)
 8002b02:	f002 fc7f 	bl	8005404 <HAL_GPIO_Init>
 8002b06:	2310      	movs	r3, #16
 8002b08:	627b      	str	r3, [r7, #36]	; 0x24
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b0e:	2300      	movs	r3, #0
 8002b10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b16:	4619      	mov	r1, r3
 8002b18:	4860      	ldr	r0, [pc, #384]	; (8002c9c <HAL_ADC_MspInit+0x218>)
 8002b1a:	f002 fc73 	bl	8005404 <HAL_GPIO_Init>
 8002b1e:	4b60      	ldr	r3, [pc, #384]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b20:	4a60      	ldr	r2, [pc, #384]	; (8002ca4 <HAL_ADC_MspInit+0x220>)
 8002b22:	601a      	str	r2, [r3, #0]
 8002b24:	4b5e      	ldr	r3, [pc, #376]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	4b5d      	ldr	r3, [pc, #372]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	609a      	str	r2, [r3, #8]
 8002b30:	4b5b      	ldr	r3, [pc, #364]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	4b5a      	ldr	r3, [pc, #360]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b3c:	611a      	str	r2, [r3, #16]
 8002b3e:	4b58      	ldr	r3, [pc, #352]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b44:	615a      	str	r2, [r3, #20]
 8002b46:	4b56      	ldr	r3, [pc, #344]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b48:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b4c:	619a      	str	r2, [r3, #24]
 8002b4e:	4b54      	ldr	r3, [pc, #336]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b54:	61da      	str	r2, [r3, #28]
 8002b56:	4b52      	ldr	r3, [pc, #328]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	621a      	str	r2, [r3, #32]
 8002b5c:	4b50      	ldr	r3, [pc, #320]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	625a      	str	r2, [r3, #36]	; 0x24
 8002b62:	484f      	ldr	r0, [pc, #316]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b64:	f002 f8d8 	bl	8004d18 <HAL_DMA_Init>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <HAL_ADC_MspInit+0xee>
 8002b6e:	f000 fcd1 	bl	8003514 <Error_Handler>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a4a      	ldr	r2, [pc, #296]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b76:	639a      	str	r2, [r3, #56]	; 0x38
 8002b78:	4a49      	ldr	r2, [pc, #292]	; (8002ca0 <HAL_ADC_MspInit+0x21c>)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6393      	str	r3, [r2, #56]	; 0x38
 8002b7e:	e083      	b.n	8002c88 <HAL_ADC_MspInit+0x204>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a48      	ldr	r2, [pc, #288]	; (8002ca8 <HAL_ADC_MspInit+0x224>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d155      	bne.n	8002c36 <HAL_ADC_MspInit+0x1b2>
 8002b8a:	4b42      	ldr	r3, [pc, #264]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8e:	4a41      	ldr	r2, [pc, #260]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002b90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b94:	6453      	str	r3, [r2, #68]	; 0x44
 8002b96:	4b3f      	ldr	r3, [pc, #252]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	4b3c      	ldr	r3, [pc, #240]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	4a3b      	ldr	r2, [pc, #236]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	4b39      	ldr	r3, [pc, #228]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	2328      	movs	r3, #40	; 0x28
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4832      	ldr	r0, [pc, #200]	; (8002c98 <HAL_ADC_MspInit+0x214>)
 8002bce:	f002 fc19 	bl	8005404 <HAL_GPIO_Init>
 8002bd2:	4b36      	ldr	r3, [pc, #216]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002bd4:	4a36      	ldr	r2, [pc, #216]	; (8002cb0 <HAL_ADC_MspInit+0x22c>)
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	4b34      	ldr	r3, [pc, #208]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002bda:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002bde:	605a      	str	r2, [r3, #4]
 8002be0:	4b32      	ldr	r3, [pc, #200]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	609a      	str	r2, [r3, #8]
 8002be6:	4b31      	ldr	r3, [pc, #196]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	60da      	str	r2, [r3, #12]
 8002bec:	4b2f      	ldr	r3, [pc, #188]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002bee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bf2:	611a      	str	r2, [r3, #16]
 8002bf4:	4b2d      	ldr	r3, [pc, #180]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002bf6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bfa:	615a      	str	r2, [r3, #20]
 8002bfc:	4b2b      	ldr	r3, [pc, #172]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002bfe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c02:	619a      	str	r2, [r3, #24]
 8002c04:	4b29      	ldr	r3, [pc, #164]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002c06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c0a:	61da      	str	r2, [r3, #28]
 8002c0c:	4b27      	ldr	r3, [pc, #156]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	621a      	str	r2, [r3, #32]
 8002c12:	4b26      	ldr	r3, [pc, #152]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	625a      	str	r2, [r3, #36]	; 0x24
 8002c18:	4824      	ldr	r0, [pc, #144]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002c1a:	f002 f87d 	bl	8004d18 <HAL_DMA_Init>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <HAL_ADC_MspInit+0x1a4>
 8002c24:	f000 fc76 	bl	8003514 <Error_Handler>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a20      	ldr	r2, [pc, #128]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002c2c:	639a      	str	r2, [r3, #56]	; 0x38
 8002c2e:	4a1f      	ldr	r2, [pc, #124]	; (8002cac <HAL_ADC_MspInit+0x228>)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6393      	str	r3, [r2, #56]	; 0x38
 8002c34:	e028      	b.n	8002c88 <HAL_ADC_MspInit+0x204>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a1e      	ldr	r2, [pc, #120]	; (8002cb4 <HAL_ADC_MspInit+0x230>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d123      	bne.n	8002c88 <HAL_ADC_MspInit+0x204>
 8002c40:	4b14      	ldr	r3, [pc, #80]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c44:	4a13      	ldr	r2, [pc, #76]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002c46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c4a:	6453      	str	r3, [r2, #68]	; 0x44
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	4b0e      	ldr	r3, [pc, #56]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5c:	4a0d      	ldr	r2, [pc, #52]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002c5e:	f043 0301 	orr.w	r3, r3, #1
 8002c62:	6313      	str	r3, [r2, #48]	; 0x30
 8002c64:	4b0b      	ldr	r3, [pc, #44]	; (8002c94 <HAL_ADC_MspInit+0x210>)
 8002c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	60bb      	str	r3, [r7, #8]
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	2304      	movs	r3, #4
 8002c72:	627b      	str	r3, [r7, #36]	; 0x24
 8002c74:	2303      	movs	r3, #3
 8002c76:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c78:	2300      	movs	r3, #0
 8002c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c80:	4619      	mov	r1, r3
 8002c82:	4805      	ldr	r0, [pc, #20]	; (8002c98 <HAL_ADC_MspInit+0x214>)
 8002c84:	f002 fbbe 	bl	8005404 <HAL_GPIO_Init>
 8002c88:	bf00      	nop
 8002c8a:	3738      	adds	r7, #56	; 0x38
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40012000 	.word	0x40012000
 8002c94:	40023800 	.word	0x40023800
 8002c98:	40020000 	.word	0x40020000
 8002c9c:	40020800 	.word	0x40020800
 8002ca0:	20004abc 	.word	0x20004abc
 8002ca4:	40026410 	.word	0x40026410
 8002ca8:	40012100 	.word	0x40012100
 8002cac:	20004b1c 	.word	0x20004b1c
 8002cb0:	40026440 	.word	0x40026440
 8002cb4:	40012200 	.word	0x40012200

08002cb8 <MX_CAN1_Init>:
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4b17      	ldr	r3, [pc, #92]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cbe:	4a18      	ldr	r2, [pc, #96]	; (8002d20 <MX_CAN1_Init+0x68>)
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	4b14      	ldr	r3, [pc, #80]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
 8002cce:	4b13      	ldr	r3, [pc, #76]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	60da      	str	r2, [r3, #12]
 8002cd4:	4b11      	ldr	r3, [pc, #68]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cd6:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002cda:	611a      	str	r2, [r3, #16]
 8002cdc:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cde:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002ce2:	615a      	str	r2, [r3, #20]
 8002ce4:	4b0d      	ldr	r3, [pc, #52]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	761a      	strb	r2, [r3, #24]
 8002cea:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	765a      	strb	r2, [r3, #25]
 8002cf0:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	769a      	strb	r2, [r3, #26]
 8002cf6:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	76da      	strb	r2, [r3, #27]
 8002cfc:	4b07      	ldr	r3, [pc, #28]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	771a      	strb	r2, [r3, #28]
 8002d02:	4b06      	ldr	r3, [pc, #24]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	775a      	strb	r2, [r3, #29]
 8002d08:	4804      	ldr	r0, [pc, #16]	; (8002d1c <MX_CAN1_Init+0x64>)
 8002d0a:	f001 fae1 	bl	80042d0 <HAL_CAN_Init>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_CAN1_Init+0x60>
 8002d14:	f000 fbfe 	bl	8003514 <Error_Handler>
 8002d18:	bf00      	nop
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20004bcc 	.word	0x20004bcc
 8002d20:	40006400 	.word	0x40006400

08002d24 <MX_CAN2_Init>:
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4b17      	ldr	r3, [pc, #92]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d2a:	4a18      	ldr	r2, [pc, #96]	; (8002d8c <MX_CAN2_Init+0x68>)
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d30:	2202      	movs	r2, #2
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	4b14      	ldr	r3, [pc, #80]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	609a      	str	r2, [r3, #8]
 8002d3a:	4b13      	ldr	r3, [pc, #76]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	4b11      	ldr	r3, [pc, #68]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d42:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002d46:	611a      	str	r2, [r3, #16]
 8002d48:	4b0f      	ldr	r3, [pc, #60]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d4a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002d4e:	615a      	str	r2, [r3, #20]
 8002d50:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	761a      	strb	r2, [r3, #24]
 8002d56:	4b0c      	ldr	r3, [pc, #48]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	765a      	strb	r2, [r3, #25]
 8002d5c:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	769a      	strb	r2, [r3, #26]
 8002d62:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	76da      	strb	r2, [r3, #27]
 8002d68:	4b07      	ldr	r3, [pc, #28]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	771a      	strb	r2, [r3, #28]
 8002d6e:	4b06      	ldr	r3, [pc, #24]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	775a      	strb	r2, [r3, #29]
 8002d74:	4804      	ldr	r0, [pc, #16]	; (8002d88 <MX_CAN2_Init+0x64>)
 8002d76:	f001 faab 	bl	80042d0 <HAL_CAN_Init>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <MX_CAN2_Init+0x60>
 8002d80:	f000 fbc8 	bl	8003514 <Error_Handler>
 8002d84:	bf00      	nop
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20004ba4 	.word	0x20004ba4
 8002d8c:	40006800 	.word	0x40006800

08002d90 <MX_CAN3_Init>:
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	4b17      	ldr	r3, [pc, #92]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002d96:	4a18      	ldr	r2, [pc, #96]	; (8002df8 <MX_CAN3_Init+0x68>)
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	4b16      	ldr	r3, [pc, #88]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	605a      	str	r2, [r3, #4]
 8002da0:	4b14      	ldr	r3, [pc, #80]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
 8002da6:	4b13      	ldr	r3, [pc, #76]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	60da      	str	r2, [r3, #12]
 8002dac:	4b11      	ldr	r3, [pc, #68]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002dae:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002db2:	611a      	str	r2, [r3, #16]
 8002db4:	4b0f      	ldr	r3, [pc, #60]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002db6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002dba:	615a      	str	r2, [r3, #20]
 8002dbc:	4b0d      	ldr	r3, [pc, #52]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	761a      	strb	r2, [r3, #24]
 8002dc2:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	765a      	strb	r2, [r3, #25]
 8002dc8:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	769a      	strb	r2, [r3, #26]
 8002dce:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	76da      	strb	r2, [r3, #27]
 8002dd4:	4b07      	ldr	r3, [pc, #28]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	771a      	strb	r2, [r3, #28]
 8002dda:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	775a      	strb	r2, [r3, #29]
 8002de0:	4804      	ldr	r0, [pc, #16]	; (8002df4 <MX_CAN3_Init+0x64>)
 8002de2:	f001 fa75 	bl	80042d0 <HAL_CAN_Init>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_CAN3_Init+0x60>
 8002dec:	f000 fb92 	bl	8003514 <Error_Handler>
 8002df0:	bf00      	nop
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	20004b7c 	.word	0x20004b7c
 8002df8:	40003400 	.word	0x40003400

08002dfc <HAL_CAN_MspInit>:
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b092      	sub	sp, #72	; 0x48
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
 8002e0e:	609a      	str	r2, [r3, #8]
 8002e10:	60da      	str	r2, [r3, #12]
 8002e12:	611a      	str	r2, [r3, #16]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a7e      	ldr	r2, [pc, #504]	; (8003014 <HAL_CAN_MspInit+0x218>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d132      	bne.n	8002e84 <HAL_CAN_MspInit+0x88>
 8002e1e:	4b7e      	ldr	r3, [pc, #504]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	3301      	adds	r3, #1
 8002e24:	4a7c      	ldr	r2, [pc, #496]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002e26:	6013      	str	r3, [r2, #0]
 8002e28:	4b7b      	ldr	r3, [pc, #492]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d10b      	bne.n	8002e48 <HAL_CAN_MspInit+0x4c>
 8002e30:	4b7a      	ldr	r3, [pc, #488]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	4a79      	ldr	r2, [pc, #484]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002e36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e3a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e3c:	4b77      	ldr	r3, [pc, #476]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e44:	633b      	str	r3, [r7, #48]	; 0x30
 8002e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e48:	4b74      	ldr	r3, [pc, #464]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4c:	4a73      	ldr	r2, [pc, #460]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6313      	str	r3, [r2, #48]	; 0x30
 8002e54:	4b71      	ldr	r3, [pc, #452]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e60:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e64:	637b      	str	r3, [r7, #52]	; 0x34
 8002e66:	2302      	movs	r3, #2
 8002e68:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e6e:	2303      	movs	r3, #3
 8002e70:	643b      	str	r3, [r7, #64]	; 0x40
 8002e72:	2309      	movs	r3, #9
 8002e74:	647b      	str	r3, [r7, #68]	; 0x44
 8002e76:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	4868      	ldr	r0, [pc, #416]	; (8003020 <HAL_CAN_MspInit+0x224>)
 8002e7e:	f002 fac1 	bl	8005404 <HAL_GPIO_Init>
 8002e82:	e0c2      	b.n	800300a <HAL_CAN_MspInit+0x20e>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a66      	ldr	r2, [pc, #408]	; (8003024 <HAL_CAN_MspInit+0x228>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d15c      	bne.n	8002f48 <HAL_CAN_MspInit+0x14c>
 8002e8e:	4b66      	ldr	r3, [pc, #408]	; (8003028 <HAL_CAN_MspInit+0x22c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3301      	adds	r3, #1
 8002e94:	4a64      	ldr	r2, [pc, #400]	; (8003028 <HAL_CAN_MspInit+0x22c>)
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	4b63      	ldr	r3, [pc, #396]	; (8003028 <HAL_CAN_MspInit+0x22c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d10b      	bne.n	8002eb8 <HAL_CAN_MspInit+0xbc>
 8002ea0:	4b5e      	ldr	r3, [pc, #376]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea4:	4a5d      	ldr	r2, [pc, #372]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002ea6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002eaa:	6413      	str	r3, [r2, #64]	; 0x40
 8002eac:	4b5b      	ldr	r3, [pc, #364]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002eb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb8:	4b5c      	ldr	r3, [pc, #368]	; (800302c <HAL_CAN_MspInit+0x230>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	4a5b      	ldr	r2, [pc, #364]	; (800302c <HAL_CAN_MspInit+0x230>)
 8002ec0:	6013      	str	r3, [r2, #0]
 8002ec2:	4b5a      	ldr	r3, [pc, #360]	; (800302c <HAL_CAN_MspInit+0x230>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d10b      	bne.n	8002ee2 <HAL_CAN_MspInit+0xe6>
 8002eca:	4b54      	ldr	r3, [pc, #336]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	4a53      	ldr	r2, [pc, #332]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002ed0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ed6:	4b51      	ldr	r3, [pc, #324]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ede:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee2:	4b4d      	ldr	r3, [pc, #308]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	4a4b      	ldr	r2, [pc, #300]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002eea:	6013      	str	r3, [r2, #0]
 8002eec:	4b4a      	ldr	r3, [pc, #296]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d10b      	bne.n	8002f0c <HAL_CAN_MspInit+0x110>
 8002ef4:	4b49      	ldr	r3, [pc, #292]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	4a48      	ldr	r2, [pc, #288]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002efa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002efe:	6413      	str	r3, [r2, #64]	; 0x40
 8002f00:	4b46      	ldr	r3, [pc, #280]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f08:	623b      	str	r3, [r7, #32]
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	4b43      	ldr	r3, [pc, #268]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f10:	4a42      	ldr	r2, [pc, #264]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f12:	f043 0302 	orr.w	r3, r3, #2
 8002f16:	6313      	str	r3, [r2, #48]	; 0x30
 8002f18:	4b40      	ldr	r3, [pc, #256]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8002f28:	637b      	str	r3, [r7, #52]	; 0x34
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f2e:	2300      	movs	r3, #0
 8002f30:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f32:	2303      	movs	r3, #3
 8002f34:	643b      	str	r3, [r7, #64]	; 0x40
 8002f36:	2309      	movs	r3, #9
 8002f38:	647b      	str	r3, [r7, #68]	; 0x44
 8002f3a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002f3e:	4619      	mov	r1, r3
 8002f40:	483b      	ldr	r0, [pc, #236]	; (8003030 <HAL_CAN_MspInit+0x234>)
 8002f42:	f002 fa5f 	bl	8005404 <HAL_GPIO_Init>
 8002f46:	e060      	b.n	800300a <HAL_CAN_MspInit+0x20e>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a39      	ldr	r2, [pc, #228]	; (8003034 <HAL_CAN_MspInit+0x238>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d15b      	bne.n	800300a <HAL_CAN_MspInit+0x20e>
 8002f52:	4b35      	ldr	r3, [pc, #212]	; (8003028 <HAL_CAN_MspInit+0x22c>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	3301      	adds	r3, #1
 8002f58:	4a33      	ldr	r2, [pc, #204]	; (8003028 <HAL_CAN_MspInit+0x22c>)
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	4b32      	ldr	r3, [pc, #200]	; (8003028 <HAL_CAN_MspInit+0x22c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d10b      	bne.n	8002f7c <HAL_CAN_MspInit+0x180>
 8002f64:	4b2d      	ldr	r3, [pc, #180]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f68:	4a2c      	ldr	r2, [pc, #176]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f6e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f70:	4b2a      	ldr	r3, [pc, #168]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	4b2b      	ldr	r3, [pc, #172]	; (800302c <HAL_CAN_MspInit+0x230>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	3301      	adds	r3, #1
 8002f82:	4a2a      	ldr	r2, [pc, #168]	; (800302c <HAL_CAN_MspInit+0x230>)
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	4b29      	ldr	r3, [pc, #164]	; (800302c <HAL_CAN_MspInit+0x230>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d10b      	bne.n	8002fa6 <HAL_CAN_MspInit+0x1aa>
 8002f8e:	4b23      	ldr	r3, [pc, #140]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	4a22      	ldr	r2, [pc, #136]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f98:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9a:	4b20      	ldr	r3, [pc, #128]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fa2:	617b      	str	r3, [r7, #20]
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	4b1c      	ldr	r3, [pc, #112]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3301      	adds	r3, #1
 8002fac:	4a1a      	ldr	r2, [pc, #104]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b19      	ldr	r3, [pc, #100]	; (8003018 <HAL_CAN_MspInit+0x21c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d10b      	bne.n	8002fd0 <HAL_CAN_MspInit+0x1d4>
 8002fb8:	4b18      	ldr	r3, [pc, #96]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	4a17      	ldr	r2, [pc, #92]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002fbe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fc2:	6413      	str	r3, [r2, #64]	; 0x40
 8002fc4:	4b15      	ldr	r3, [pc, #84]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	4b12      	ldr	r3, [pc, #72]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd4:	4a11      	ldr	r2, [pc, #68]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002fd6:	f043 0301 	orr.w	r3, r3, #1
 8002fda:	6313      	str	r3, [r2, #48]	; 0x30
 8002fdc:	4b0f      	ldr	r3, [pc, #60]	; (800301c <HAL_CAN_MspInit+0x220>)
 8002fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002fec:	637b      	str	r3, [r7, #52]	; 0x34
 8002fee:	2302      	movs	r3, #2
 8002ff0:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	643b      	str	r3, [r7, #64]	; 0x40
 8002ffa:	230b      	movs	r3, #11
 8002ffc:	647b      	str	r3, [r7, #68]	; 0x44
 8002ffe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003002:	4619      	mov	r1, r3
 8003004:	4806      	ldr	r0, [pc, #24]	; (8003020 <HAL_CAN_MspInit+0x224>)
 8003006:	f002 f9fd 	bl	8005404 <HAL_GPIO_Init>
 800300a:	bf00      	nop
 800300c:	3748      	adds	r7, #72	; 0x48
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40006400 	.word	0x40006400
 8003018:	200000c0 	.word	0x200000c0
 800301c:	40023800 	.word	0x40023800
 8003020:	40020000 	.word	0x40020000
 8003024:	40006800 	.word	0x40006800
 8003028:	200000c4 	.word	0x200000c4
 800302c:	200000c8 	.word	0x200000c8
 8003030:	40020400 	.word	0x40020400
 8003034:	40003400 	.word	0x40003400

08003038 <MX_DMA_Init>:
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	4b10      	ldr	r3, [pc, #64]	; (8003080 <MX_DMA_Init+0x48>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	4a0f      	ldr	r2, [pc, #60]	; (8003080 <MX_DMA_Init+0x48>)
 8003044:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003048:	6313      	str	r3, [r2, #48]	; 0x30
 800304a:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <MX_DMA_Init+0x48>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003052:	607b      	str	r3, [r7, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	2100      	movs	r1, #0
 800305a:	2038      	movs	r0, #56	; 0x38
 800305c:	f001 fe32 	bl	8004cc4 <HAL_NVIC_SetPriority>
 8003060:	2038      	movs	r0, #56	; 0x38
 8003062:	f001 fe4b 	bl	8004cfc <HAL_NVIC_EnableIRQ>
 8003066:	2200      	movs	r2, #0
 8003068:	2100      	movs	r1, #0
 800306a:	203a      	movs	r0, #58	; 0x3a
 800306c:	f001 fe2a 	bl	8004cc4 <HAL_NVIC_SetPriority>
 8003070:	203a      	movs	r0, #58	; 0x3a
 8003072:	f001 fe43 	bl	8004cfc <HAL_NVIC_EnableIRQ>
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	40023800 	.word	0x40023800

08003084 <MX_FREERTOS_Init>:
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
 8003088:	4a04      	ldr	r2, [pc, #16]	; (800309c <MX_FREERTOS_Init+0x18>)
 800308a:	2100      	movs	r1, #0
 800308c:	4804      	ldr	r0, [pc, #16]	; (80030a0 <MX_FREERTOS_Init+0x1c>)
 800308e:	f004 fc1d 	bl	80078cc <osThreadNew>
 8003092:	4602      	mov	r2, r0
 8003094:	4b03      	ldr	r3, [pc, #12]	; (80030a4 <MX_FREERTOS_Init+0x20>)
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	bf00      	nop
 800309a:	bd80      	pop	{r7, pc}
 800309c:	0800bd58 	.word	0x0800bd58
 80030a0:	080030a9 	.word	0x080030a9
 80030a4:	20004bf4 	.word	0x20004bf4

080030a8 <StartDefaultTask>:
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	2001      	movs	r0, #1
 80030b2:	f004 fcb1 	bl	8007a18 <osDelay>
 80030b6:	e7fb      	b.n	80030b0 <StartDefaultTask+0x8>

080030b8 <MX_GPIO_Init>:
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08a      	sub	sp, #40	; 0x28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	f107 0314 	add.w	r3, r7, #20
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	605a      	str	r2, [r3, #4]
 80030c8:	609a      	str	r2, [r3, #8]
 80030ca:	60da      	str	r2, [r3, #12]
 80030cc:	611a      	str	r2, [r3, #16]
 80030ce:	4b2f      	ldr	r3, [pc, #188]	; (800318c <MX_GPIO_Init+0xd4>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	4a2e      	ldr	r2, [pc, #184]	; (800318c <MX_GPIO_Init+0xd4>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6313      	str	r3, [r2, #48]	; 0x30
 80030da:	4b2c      	ldr	r3, [pc, #176]	; (800318c <MX_GPIO_Init+0xd4>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	613b      	str	r3, [r7, #16]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4b29      	ldr	r3, [pc, #164]	; (800318c <MX_GPIO_Init+0xd4>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ea:	4a28      	ldr	r2, [pc, #160]	; (800318c <MX_GPIO_Init+0xd4>)
 80030ec:	f043 0304 	orr.w	r3, r3, #4
 80030f0:	6313      	str	r3, [r2, #48]	; 0x30
 80030f2:	4b26      	ldr	r3, [pc, #152]	; (800318c <MX_GPIO_Init+0xd4>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	f003 0304 	and.w	r3, r3, #4
 80030fa:	60fb      	str	r3, [r7, #12]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4b23      	ldr	r3, [pc, #140]	; (800318c <MX_GPIO_Init+0xd4>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	4a22      	ldr	r2, [pc, #136]	; (800318c <MX_GPIO_Init+0xd4>)
 8003104:	f043 0310 	orr.w	r3, r3, #16
 8003108:	6313      	str	r3, [r2, #48]	; 0x30
 800310a:	4b20      	ldr	r3, [pc, #128]	; (800318c <MX_GPIO_Init+0xd4>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	f003 0310 	and.w	r3, r3, #16
 8003112:	60bb      	str	r3, [r7, #8]
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	4b1d      	ldr	r3, [pc, #116]	; (800318c <MX_GPIO_Init+0xd4>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	4a1c      	ldr	r2, [pc, #112]	; (800318c <MX_GPIO_Init+0xd4>)
 800311c:	f043 0302 	orr.w	r3, r3, #2
 8003120:	6313      	str	r3, [r2, #48]	; 0x30
 8003122:	4b1a      	ldr	r3, [pc, #104]	; (800318c <MX_GPIO_Init+0xd4>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	607b      	str	r3, [r7, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003134:	4816      	ldr	r0, [pc, #88]	; (8003190 <MX_GPIO_Init+0xd8>)
 8003136:	f002 fb27 	bl	8005788 <HAL_GPIO_WritePin>
 800313a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	2301      	movs	r3, #1
 8003142:	61bb      	str	r3, [r7, #24]
 8003144:	2300      	movs	r3, #0
 8003146:	61fb      	str	r3, [r7, #28]
 8003148:	2300      	movs	r3, #0
 800314a:	623b      	str	r3, [r7, #32]
 800314c:	f107 0314 	add.w	r3, r7, #20
 8003150:	4619      	mov	r1, r3
 8003152:	480f      	ldr	r0, [pc, #60]	; (8003190 <MX_GPIO_Init+0xd8>)
 8003154:	f002 f956 	bl	8005404 <HAL_GPIO_Init>
 8003158:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800315c:	617b      	str	r3, [r7, #20]
 800315e:	4b0d      	ldr	r3, [pc, #52]	; (8003194 <MX_GPIO_Init+0xdc>)
 8003160:	61bb      	str	r3, [r7, #24]
 8003162:	2300      	movs	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
 8003166:	f107 0314 	add.w	r3, r7, #20
 800316a:	4619      	mov	r1, r3
 800316c:	4808      	ldr	r0, [pc, #32]	; (8003190 <MX_GPIO_Init+0xd8>)
 800316e:	f002 f949 	bl	8005404 <HAL_GPIO_Init>
 8003172:	2200      	movs	r2, #0
 8003174:	2103      	movs	r1, #3
 8003176:	2028      	movs	r0, #40	; 0x28
 8003178:	f001 fda4 	bl	8004cc4 <HAL_NVIC_SetPriority>
 800317c:	2028      	movs	r0, #40	; 0x28
 800317e:	f001 fdbd 	bl	8004cfc <HAL_NVIC_EnableIRQ>
 8003182:	bf00      	nop
 8003184:	3728      	adds	r7, #40	; 0x28
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800
 8003190:	40021000 	.word	0x40021000
 8003194:	10110000 	.word	0x10110000

08003198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b0a0      	sub	sp, #128	; 0x80
 800319c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800319e:	f000 fb86 	bl	80038ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031a2:	f000 f8a3 	bl	80032ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031a6:	f7ff ff87 	bl	80030b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80031aa:	f7ff ff45 	bl	8003038 <MX_DMA_Init>
  MX_CAN1_Init();
 80031ae:	f7ff fd83 	bl	8002cb8 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 80031b2:	f000 fadf 	bl	8003774 <MX_USART3_UART_Init>
  MX_CAN2_Init();
 80031b6:	f7ff fdb5 	bl	8002d24 <MX_CAN2_Init>
  MX_CAN3_Init();
 80031ba:	f7ff fde9 	bl	8002d90 <MX_CAN3_Init>
  MX_ADC2_Init();
 80031be:	f7ff fbaf 	bl	8002920 <MX_ADC2_Init>
  MX_ADC3_Init();
 80031c2:	f7ff fc0d 	bl	80029e0 <MX_ADC3_Init>
  MX_ADC1_Init();
 80031c6:	f7ff fb3d 	bl	8002844 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 80031ca:	4842      	ldr	r0, [pc, #264]	; (80032d4 <main+0x13c>)
 80031cc:	f001 fa68 	bl	80046a0 <HAL_CAN_Start>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <main+0x42>
	{
		Error_Handler();
 80031d6:	f000 f99d 	bl	8003514 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan2) != HAL_OK)
 80031da:	483f      	ldr	r0, [pc, #252]	; (80032d8 <main+0x140>)
 80031dc:	f001 fa60 	bl	80046a0 <HAL_CAN_Start>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <main+0x52>
	{
		Error_Handler();
 80031e6:	f000 f995 	bl	8003514 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan3) != HAL_OK)
 80031ea:	483c      	ldr	r0, [pc, #240]	; (80032dc <main+0x144>)
 80031ec:	f001 fa58 	bl	80046a0 <HAL_CAN_Start>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <main+0x62>
	{
		Error_Handler();
 80031f6:	f000 f98d 	bl	8003514 <Error_Handler>
	}

	/** Create CAN Filter & Apply it to &CANBUS41, &CANBUS2 and &CANBUS3 */
	CAN_FilterTypeDef sFilterConfig1;

	sFilterConfig1.FilterBank = 0;
 80031fa:	2300      	movs	r3, #0
 80031fc:	66bb      	str	r3, [r7, #104]	; 0x68
	sFilterConfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 80031fe:	2300      	movs	r3, #0
 8003200:	66fb      	str	r3, [r7, #108]	; 0x6c
	sFilterConfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8003202:	2301      	movs	r3, #1
 8003204:	673b      	str	r3, [r7, #112]	; 0x70
	sFilterConfig1.FilterIdHigh = 0x0000;
 8003206:	2300      	movs	r3, #0
 8003208:	657b      	str	r3, [r7, #84]	; 0x54
	sFilterConfig1.FilterIdLow = 0x0001;
 800320a:	2301      	movs	r3, #1
 800320c:	65bb      	str	r3, [r7, #88]	; 0x58
	sFilterConfig1.FilterMaskIdHigh = 0x0000;
 800320e:	2300      	movs	r3, #0
 8003210:	65fb      	str	r3, [r7, #92]	; 0x5c
	sFilterConfig1.FilterMaskIdLow = 0x0000;
 8003212:	2300      	movs	r3, #0
 8003214:	663b      	str	r3, [r7, #96]	; 0x60
	sFilterConfig1.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003216:	2300      	movs	r3, #0
 8003218:	667b      	str	r3, [r7, #100]	; 0x64
	sFilterConfig1.FilterActivation = ENABLE;
 800321a:	2301      	movs	r3, #1
 800321c:	677b      	str	r3, [r7, #116]	; 0x74
	sFilterConfig1.SlaveStartFilterBank = 14;
 800321e:	230e      	movs	r3, #14
 8003220:	67bb      	str	r3, [r7, #120]	; 0x78

	CAN_FilterTypeDef sFilterConfig2;

	sFilterConfig2.FilterBank = 14;
 8003222:	230e      	movs	r3, #14
 8003224:	643b      	str	r3, [r7, #64]	; 0x40
	sFilterConfig2.FilterMode = CAN_FILTERMODE_IDMASK;
 8003226:	2300      	movs	r3, #0
 8003228:	647b      	str	r3, [r7, #68]	; 0x44
	sFilterConfig2.FilterScale = CAN_FILTERSCALE_32BIT;
 800322a:	2301      	movs	r3, #1
 800322c:	64bb      	str	r3, [r7, #72]	; 0x48
	sFilterConfig2.FilterIdHigh = 0x0000;
 800322e:	2300      	movs	r3, #0
 8003230:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig2.FilterIdLow = 0x0001;
 8003232:	2301      	movs	r3, #1
 8003234:	633b      	str	r3, [r7, #48]	; 0x30
	sFilterConfig2.FilterMaskIdHigh = 0x0000;
 8003236:	2300      	movs	r3, #0
 8003238:	637b      	str	r3, [r7, #52]	; 0x34
	sFilterConfig2.FilterMaskIdLow = 0x0000;
 800323a:	2300      	movs	r3, #0
 800323c:	63bb      	str	r3, [r7, #56]	; 0x38
	sFilterConfig2.FilterFIFOAssignment = CAN_RX_FIFO0;
 800323e:	2300      	movs	r3, #0
 8003240:	63fb      	str	r3, [r7, #60]	; 0x3c
	sFilterConfig2.FilterActivation = ENABLE;
 8003242:	2301      	movs	r3, #1
 8003244:	64fb      	str	r3, [r7, #76]	; 0x4c
	sFilterConfig2.SlaveStartFilterBank = 14;
 8003246:	230e      	movs	r3, #14
 8003248:	653b      	str	r3, [r7, #80]	; 0x50

	CAN_FilterTypeDef sFilterConfig3;

	sFilterConfig3.FilterBank = 28;
 800324a:	231c      	movs	r3, #28
 800324c:	61bb      	str	r3, [r7, #24]
	sFilterConfig3.FilterMode = CAN_FILTERMODE_IDMASK;
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]
	sFilterConfig3.FilterScale = CAN_FILTERSCALE_32BIT;
 8003252:	2301      	movs	r3, #1
 8003254:	623b      	str	r3, [r7, #32]
	sFilterConfig3.FilterIdHigh = 0x0000;
 8003256:	2300      	movs	r3, #0
 8003258:	607b      	str	r3, [r7, #4]
	sFilterConfig3.FilterIdLow = 0x0001;
 800325a:	2301      	movs	r3, #1
 800325c:	60bb      	str	r3, [r7, #8]
	sFilterConfig3.FilterMaskIdHigh = 0x0000;
 800325e:	2300      	movs	r3, #0
 8003260:	60fb      	str	r3, [r7, #12]
	sFilterConfig3.FilterMaskIdLow = 0x0000;
 8003262:	2300      	movs	r3, #0
 8003264:	613b      	str	r3, [r7, #16]
	sFilterConfig3.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003266:	2300      	movs	r3, #0
 8003268:	617b      	str	r3, [r7, #20]
	sFilterConfig3.FilterActivation = ENABLE;
 800326a:	2301      	movs	r3, #1
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig3.SlaveStartFilterBank = 14;
 800326e:	230e      	movs	r3, #14
 8003270:	62bb      	str	r3, [r7, #40]	; 0x28

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig1) != HAL_OK)
 8003272:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003276:	4619      	mov	r1, r3
 8003278:	4816      	ldr	r0, [pc, #88]	; (80032d4 <main+0x13c>)
 800327a:	f001 f925 	bl	80044c8 <HAL_CAN_ConfigFilter>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <main+0xf0>
	{
		/* Filter configuration Error */
		Error_Handler();
 8003284:	f000 f946 	bl	8003514 <Error_Handler>
	}
	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig2) != HAL_OK)
 8003288:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800328c:	4619      	mov	r1, r3
 800328e:	4812      	ldr	r0, [pc, #72]	; (80032d8 <main+0x140>)
 8003290:	f001 f91a 	bl	80044c8 <HAL_CAN_ConfigFilter>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <main+0x106>
	{
		/* Filter configuration Error */
		Error_Handler();
 800329a:	f000 f93b 	bl	8003514 <Error_Handler>
	}
	if (HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig3) != HAL_OK)
 800329e:	1d3b      	adds	r3, r7, #4
 80032a0:	4619      	mov	r1, r3
 80032a2:	480e      	ldr	r0, [pc, #56]	; (80032dc <main+0x144>)
 80032a4:	f001 f910 	bl	80044c8 <HAL_CAN_ConfigFilter>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <main+0x11a>
	{
		/* Filter configuration Error */
		Error_Handler();
 80032ae:	f000 f931 	bl	8003514 <Error_Handler>
	}

	//Create FSM instance
	fsm_t *fsm = fsm_new(&startState);
 80032b2:	480b      	ldr	r0, [pc, #44]	; (80032e0 <main+0x148>)
 80032b4:	f7fd fb31 	bl	800091a <fsm_new>
 80032b8:	67f8      	str	r0, [r7, #124]	; 0x7c

	// Create a new thread, where our FSM will run.
	osThreadNew(fsm_thread_mainLoop, fsm, &fsmThreadAttr);
 80032ba:	4a0a      	ldr	r2, [pc, #40]	; (80032e4 <main+0x14c>)
 80032bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80032be:	480a      	ldr	r0, [pc, #40]	; (80032e8 <main+0x150>)
 80032c0:	f004 fb04 	bl	80078cc <osThreadNew>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80032c4:	f004 fa98 	bl	80077f8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80032c8:	f7ff fedc 	bl	8003084 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80032cc:	f004 fac8 	bl	8007860 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80032d0:	e7fe      	b.n	80032d0 <main+0x138>
 80032d2:	bf00      	nop
 80032d4:	20004bcc 	.word	0x20004bcc
 80032d8:	20004ba4 	.word	0x20004ba4
 80032dc:	20004b7c 	.word	0x20004b7c
 80032e0:	20000000 	.word	0x20000000
 80032e4:	0800bd7c 	.word	0x0800bd7c
 80032e8:	08003409 	.word	0x08003409

080032ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b0b8      	sub	sp, #224	; 0xe0
 80032f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032f2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80032f6:	2234      	movs	r2, #52	; 0x34
 80032f8:	2100      	movs	r1, #0
 80032fa:	4618      	mov	r0, r3
 80032fc:	f007 ffb3 	bl	800b266 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003300:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003310:	f107 0308 	add.w	r3, r7, #8
 8003314:	2290      	movs	r2, #144	; 0x90
 8003316:	2100      	movs	r1, #0
 8003318:	4618      	mov	r0, r3
 800331a:	f007 ffa4 	bl	800b266 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800331e:	4b2e      	ldr	r3, [pc, #184]	; (80033d8 <SystemClock_Config+0xec>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	4a2d      	ldr	r2, [pc, #180]	; (80033d8 <SystemClock_Config+0xec>)
 8003324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003328:	6413      	str	r3, [r2, #64]	; 0x40
 800332a:	4b2b      	ldr	r3, [pc, #172]	; (80033d8 <SystemClock_Config+0xec>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003332:	607b      	str	r3, [r7, #4]
 8003334:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003336:	4b29      	ldr	r3, [pc, #164]	; (80033dc <SystemClock_Config+0xf0>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800333e:	4a27      	ldr	r2, [pc, #156]	; (80033dc <SystemClock_Config+0xf0>)
 8003340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	4b25      	ldr	r3, [pc, #148]	; (80033dc <SystemClock_Config+0xf0>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003352:	2302      	movs	r3, #2
 8003354:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003358:	2301      	movs	r3, #1
 800335a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800335e:	2310      	movs	r3, #16
 8003360:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003364:	2300      	movs	r3, #0
 8003366:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800336a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800336e:	4618      	mov	r0, r3
 8003370:	f002 fa48 	bl	8005804 <HAL_RCC_OscConfig>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800337a:	f000 f8cb 	bl	8003514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800337e:	230f      	movs	r3, #15
 8003380:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003384:	2300      	movs	r3, #0
 8003386:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800338a:	2300      	movs	r3, #0
 800338c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003390:	2300      	movs	r3, #0
 8003392:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003396:	2300      	movs	r3, #0
 8003398:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800339c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80033a0:	2100      	movs	r1, #0
 80033a2:	4618      	mov	r0, r3
 80033a4:	f002 fcdc 	bl	8005d60 <HAL_RCC_ClockConfig>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80033ae:	f000 f8b1 	bl	8003514 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80033b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033b6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80033b8:	2300      	movs	r3, #0
 80033ba:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033bc:	f107 0308 	add.w	r3, r7, #8
 80033c0:	4618      	mov	r0, r3
 80033c2:	f002 fed1 	bl	8006168 <HAL_RCCEx_PeriphCLKConfig>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80033cc:	f000 f8a2 	bl	8003514 <Error_Handler>
  }
}
 80033d0:	bf00      	nop
 80033d2:	37e0      	adds	r7, #224	; 0xe0
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40023800 	.word	0x40023800
 80033dc:	40007000 	.word	0x40007000

080033e0 <CC_LogInfo>:
 * @param Subsystem of error eg. "CAN SEND"
 * @param error Full error string
 * @retval None
 */
void CC_LogInfo(char* msg, size_t length)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)msg, length, HAL_MAX_DELAY);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4803      	ldr	r0, [pc, #12]	; (8003404 <CC_LogInfo+0x24>)
 80033f6:	f003 fd59 	bl	8006eac <HAL_UART_Transmit>
}
 80033fa:	bf00      	nop
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20004c38 	.word	0x20004c38

08003408 <fsm_thread_mainLoop>:
 * @brief FSM thread main loop task for RTOS
 * @param fsm the FSM object passed to the loop
 * @retval None
 */
__NO_RETURN void fsm_thread_mainLoop(void *fsm)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08c      	sub	sp, #48	; 0x30
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
	CC_LogInfo("Entering FSM Thread\r\n", strlen("Entering FSM Thread\r\n"));
 8003410:	2115      	movs	r1, #21
 8003412:	4830      	ldr	r0, [pc, #192]	; (80034d4 <fsm_thread_mainLoop+0xcc>)
 8003414:	f7ff ffe4 	bl	80033e0 <CC_LogInfo>
	fsm_setLogFunction(fsm, &CC_LogInfo);
 8003418:	492f      	ldr	r1, [pc, #188]	; (80034d8 <fsm_thread_mainLoop+0xd0>)
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f7fd fb70 	bl	8000b00 <fsm_setLogFunction>
	fsm_reset(fsm, &startState);
 8003420:	492e      	ldr	r1, [pc, #184]	; (80034dc <fsm_thread_mainLoop+0xd4>)
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7fd fb20 	bl	8000a68 <fsm_reset>
	//fsm_changeState(fsm, &debugState, "Forcing debug state");
	for(;;)
	{
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 8003428:	e012      	b.n	8003450 <fsm_thread_mainLoop+0x48>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &(msg.header), msg.data);
 800342a:	f107 0308 	add.w	r3, r7, #8
 800342e:	331c      	adds	r3, #28
 8003430:	f107 0208 	add.w	r2, r7, #8
 8003434:	2100      	movs	r1, #0
 8003436:	482a      	ldr	r0, [pc, #168]	; (80034e0 <fsm_thread_mainLoop+0xd8>)
 8003438:	f001 fa51 	bl	80048de <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CAN1Queue, &msg, 0U, 0U);
 800343c:	4b29      	ldr	r3, [pc, #164]	; (80034e4 <fsm_thread_mainLoop+0xdc>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 8003444:	f107 0108 	add.w	r1, r7, #8
 8003448:	2300      	movs	r3, #0
 800344a:	2200      	movs	r2, #0
 800344c:	f004 fcf4 	bl	8007e38 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 8003450:	2100      	movs	r1, #0
 8003452:	4823      	ldr	r0, [pc, #140]	; (80034e0 <fsm_thread_mainLoop+0xd8>)
 8003454:	f001 fb55 	bl	8004b02 <HAL_CAN_GetRxFifoFillLevel>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1e5      	bne.n	800342a <fsm_thread_mainLoop+0x22>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN1: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.StdId);
			//CC_LogInfo(x, len);
		}

		while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 800345e:	e012      	b.n	8003486 <fsm_thread_mainLoop+0x7e>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &(msg.header), msg.data);
 8003460:	f107 0308 	add.w	r3, r7, #8
 8003464:	331c      	adds	r3, #28
 8003466:	f107 0208 	add.w	r2, r7, #8
 800346a:	2100      	movs	r1, #0
 800346c:	481e      	ldr	r0, [pc, #120]	; (80034e8 <fsm_thread_mainLoop+0xe0>)
 800346e:	f001 fa36 	bl	80048de <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CAN2Queue, &msg, 0U, 0U);
 8003472:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <fsm_thread_mainLoop+0xdc>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f8d3 04ec 	ldr.w	r0, [r3, #1260]	; 0x4ec
 800347a:	f107 0108 	add.w	r1, r7, #8
 800347e:	2300      	movs	r3, #0
 8003480:	2200      	movs	r2, #0
 8003482:	f004 fcd9 	bl	8007e38 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 8003486:	2100      	movs	r1, #0
 8003488:	4817      	ldr	r0, [pc, #92]	; (80034e8 <fsm_thread_mainLoop+0xe0>)
 800348a:	f001 fb3a 	bl	8004b02 <HAL_CAN_GetRxFifoFillLevel>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1e5      	bne.n	8003460 <fsm_thread_mainLoop+0x58>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN2: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.ExtId);
			//CC_LogInfo(x, len);
		}

		while(HAL_CAN_GetRxFifoFillLevel(&hcan3, CAN_RX_FIFO0) > 0)
 8003494:	e012      	b.n	80034bc <fsm_thread_mainLoop+0xb4>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan3, CAN_RX_FIFO0, &(msg.header), msg.data);
 8003496:	f107 0308 	add.w	r3, r7, #8
 800349a:	331c      	adds	r3, #28
 800349c:	f107 0208 	add.w	r2, r7, #8
 80034a0:	2100      	movs	r1, #0
 80034a2:	4812      	ldr	r0, [pc, #72]	; (80034ec <fsm_thread_mainLoop+0xe4>)
 80034a4:	f001 fa1b 	bl	80048de <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CAN3Queue, &msg, 0U, 0U);
 80034a8:	4b0e      	ldr	r3, [pc, #56]	; (80034e4 <fsm_thread_mainLoop+0xdc>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f8d3 04f0 	ldr.w	r0, [r3, #1264]	; 0x4f0
 80034b0:	f107 0108 	add.w	r1, r7, #8
 80034b4:	2300      	movs	r3, #0
 80034b6:	2200      	movs	r2, #0
 80034b8:	f004 fcbe 	bl	8007e38 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan3, CAN_RX_FIFO0) > 0)
 80034bc:	2100      	movs	r1, #0
 80034be:	480b      	ldr	r0, [pc, #44]	; (80034ec <fsm_thread_mainLoop+0xe4>)
 80034c0:	f001 fb1f 	bl	8004b02 <HAL_CAN_GetRxFifoFillLevel>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1e5      	bne.n	8003496 <fsm_thread_mainLoop+0x8e>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN3: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.ExtId);
			//CC_LogInfo(x, len);
		}
		fsm_iterate(fsm);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7fd fa5e 	bl	800098c <fsm_iterate>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 80034d0:	e7be      	b.n	8003450 <fsm_thread_mainLoop+0x48>
 80034d2:	bf00      	nop
 80034d4:	0800bd28 	.word	0x0800bd28
 80034d8:	080033e1 	.word	0x080033e1
 80034dc:	20000000 	.word	0x20000000
 80034e0:	20004bcc 	.word	0x20004bcc
 80034e4:	200049e0 	.word	0x200049e0
 80034e8:	20004ba4 	.word	0x20004ba4
 80034ec:	20004b7c 	.word	0x20004b7c

080034f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a04      	ldr	r2, [pc, #16]	; (8003510 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d101      	bne.n	8003506 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003502:	f000 f9e1 	bl	80038c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40001400 	.word	0x40001400

08003514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003518:	bf00      	nop
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
	...

08003524 <HAL_MspInit>:
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <HAL_MspInit+0x44>)
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	4a0e      	ldr	r2, [pc, #56]	; (8003568 <HAL_MspInit+0x44>)
 8003530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003534:	6413      	str	r3, [r2, #64]	; 0x40
 8003536:	4b0c      	ldr	r3, [pc, #48]	; (8003568 <HAL_MspInit+0x44>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353e:	607b      	str	r3, [r7, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4b09      	ldr	r3, [pc, #36]	; (8003568 <HAL_MspInit+0x44>)
 8003544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003546:	4a08      	ldr	r2, [pc, #32]	; (8003568 <HAL_MspInit+0x44>)
 8003548:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800354c:	6453      	str	r3, [r2, #68]	; 0x44
 800354e:	4b06      	ldr	r3, [pc, #24]	; (8003568 <HAL_MspInit+0x44>)
 8003550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	bf00      	nop
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	40023800 	.word	0x40023800

0800356c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b08c      	sub	sp, #48	; 0x30
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003574:	2300      	movs	r3, #0
 8003576:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003578:	2300      	movs	r3, #0
 800357a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 800357c:	2200      	movs	r2, #0
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	2037      	movs	r0, #55	; 0x37
 8003582:	f001 fb9f 	bl	8004cc4 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003586:	2037      	movs	r0, #55	; 0x37
 8003588:	f001 fbb8 	bl	8004cfc <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800358c:	4b1e      	ldr	r3, [pc, #120]	; (8003608 <HAL_InitTick+0x9c>)
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	4a1d      	ldr	r2, [pc, #116]	; (8003608 <HAL_InitTick+0x9c>)
 8003592:	f043 0320 	orr.w	r3, r3, #32
 8003596:	6413      	str	r3, [r2, #64]	; 0x40
 8003598:	4b1b      	ldr	r3, [pc, #108]	; (8003608 <HAL_InitTick+0x9c>)
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	f003 0320 	and.w	r3, r3, #32
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80035a4:	f107 0210 	add.w	r2, r7, #16
 80035a8:	f107 0314 	add.w	r3, r7, #20
 80035ac:	4611      	mov	r1, r2
 80035ae:	4618      	mov	r0, r3
 80035b0:	f002 fda8 	bl	8006104 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80035b4:	f002 fd7e 	bl	80060b4 <HAL_RCC_GetPCLK1Freq>
 80035b8:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80035ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035bc:	4a13      	ldr	r2, [pc, #76]	; (800360c <HAL_InitTick+0xa0>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	0c9b      	lsrs	r3, r3, #18
 80035c4:	3b01      	subs	r3, #1
 80035c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80035c8:	4b11      	ldr	r3, [pc, #68]	; (8003610 <HAL_InitTick+0xa4>)
 80035ca:	4a12      	ldr	r2, [pc, #72]	; (8003614 <HAL_InitTick+0xa8>)
 80035cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 80035ce:	4b10      	ldr	r3, [pc, #64]	; (8003610 <HAL_InitTick+0xa4>)
 80035d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80035d4:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80035d6:	4a0e      	ldr	r2, [pc, #56]	; (8003610 <HAL_InitTick+0xa4>)
 80035d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035da:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80035dc:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <HAL_InitTick+0xa4>)
 80035de:	2200      	movs	r2, #0
 80035e0:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035e2:	4b0b      	ldr	r3, [pc, #44]	; (8003610 <HAL_InitTick+0xa4>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80035e8:	4809      	ldr	r0, [pc, #36]	; (8003610 <HAL_InitTick+0xa4>)
 80035ea:	f003 f9ab 	bl	8006944 <HAL_TIM_Base_Init>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d104      	bne.n	80035fe <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 80035f4:	4806      	ldr	r0, [pc, #24]	; (8003610 <HAL_InitTick+0xa4>)
 80035f6:	f003 f9db 	bl	80069b0 <HAL_TIM_Base_Start_IT>
 80035fa:	4603      	mov	r3, r0
 80035fc:	e000      	b.n	8003600 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
}
 8003600:	4618      	mov	r0, r3
 8003602:	3730      	adds	r7, #48	; 0x30
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	40023800 	.word	0x40023800
 800360c:	431bde83 	.word	0x431bde83
 8003610:	20004bf8 	.word	0x20004bf8
 8003614:	40001400 	.word	0x40001400

08003618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800361c:	bf00      	nop
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003626:	b480      	push	{r7}
 8003628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800362a:	e7fe      	b.n	800362a <HardFault_Handler+0x4>

0800362c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003630:	e7fe      	b.n	8003630 <MemManage_Handler+0x4>

08003632 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003632:	b480      	push	{r7}
 8003634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003636:	e7fe      	b.n	8003636 <BusFault_Handler+0x4>

08003638 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800363c:	e7fe      	b.n	800363c <UsageFault_Handler+0x4>

0800363e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800363e:	b480      	push	{r7}
 8003640:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003642:	bf00      	nop
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800364c:	b598      	push	{r3, r4, r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	CC_GlobalState->rtdTicksSpan = HAL_GetTick() - CC_GlobalState->rtdTicks;
 8003650:	f000 f94e 	bl	80038f0 <HAL_GetTick>
 8003654:	4601      	mov	r1, r0
 8003656:	4b11      	ldr	r3, [pc, #68]	; (800369c <EXTI15_10_IRQHandler+0x50>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 800365e:	4b0f      	ldr	r3, [pc, #60]	; (800369c <EXTI15_10_IRQHandler+0x50>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	1a8a      	subs	r2, r1, r2
 8003664:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
	CC_GlobalState->rtdTicks = HAL_GetTick();
 8003668:	4b0c      	ldr	r3, [pc, #48]	; (800369c <EXTI15_10_IRQHandler+0x50>)
 800366a:	681c      	ldr	r4, [r3, #0]
 800366c:	f000 f940 	bl	80038f0 <HAL_GetTick>
 8003670:	4603      	mov	r3, r0
 8003672:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	if(CC_GlobalState->rtdTicksSpan > 10)
 8003676:	4b09      	ldr	r3, [pc, #36]	; (800369c <EXTI15_10_IRQHandler+0x50>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800367e:	2b0a      	cmp	r3, #10
 8003680:	d906      	bls.n	8003690 <EXTI15_10_IRQHandler+0x44>
	{
		CC_GlobalState->finalRtdTicks = HAL_GetTick();
 8003682:	4b06      	ldr	r3, [pc, #24]	; (800369c <EXTI15_10_IRQHandler+0x50>)
 8003684:	681c      	ldr	r4, [r3, #0]
 8003686:	f000 f933 	bl	80038f0 <HAL_GetTick>
 800368a:	4603      	mov	r3, r0
 800368c:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003690:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003694:	f002 f892 	bl	80057bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003698:	bf00      	nop
 800369a:	bd98      	pop	{r3, r4, r7, pc}
 800369c:	200049e0 	.word	0x200049e0

080036a0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80036a4:	4802      	ldr	r0, [pc, #8]	; (80036b0 <TIM7_IRQHandler+0x10>)
 80036a6:	f003 f9ad 	bl	8006a04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80036aa:	bf00      	nop
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	20004bf8 	.word	0x20004bf8

080036b4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80036b8:	4802      	ldr	r0, [pc, #8]	; (80036c4 <DMA2_Stream0_IRQHandler+0x10>)
 80036ba:	f001 fc3b 	bl	8004f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80036be:	bf00      	nop
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	20004abc 	.word	0x20004abc

080036c8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80036cc:	4802      	ldr	r0, [pc, #8]	; (80036d8 <DMA2_Stream2_IRQHandler+0x10>)
 80036ce:	f001 fc31 	bl	8004f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80036d2:	bf00      	nop
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20004b1c 	.word	0x20004b1c

080036dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036e4:	4a14      	ldr	r2, [pc, #80]	; (8003738 <_sbrk+0x5c>)
 80036e6:	4b15      	ldr	r3, [pc, #84]	; (800373c <_sbrk+0x60>)
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036f0:	4b13      	ldr	r3, [pc, #76]	; (8003740 <_sbrk+0x64>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d102      	bne.n	80036fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036f8:	4b11      	ldr	r3, [pc, #68]	; (8003740 <_sbrk+0x64>)
 80036fa:	4a12      	ldr	r2, [pc, #72]	; (8003744 <_sbrk+0x68>)
 80036fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036fe:	4b10      	ldr	r3, [pc, #64]	; (8003740 <_sbrk+0x64>)
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4413      	add	r3, r2
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	429a      	cmp	r2, r3
 800370a:	d207      	bcs.n	800371c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800370c:	f007 fd6e 	bl	800b1ec <__errno>
 8003710:	4602      	mov	r2, r0
 8003712:	230c      	movs	r3, #12
 8003714:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003716:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800371a:	e009      	b.n	8003730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800371c:	4b08      	ldr	r3, [pc, #32]	; (8003740 <_sbrk+0x64>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003722:	4b07      	ldr	r3, [pc, #28]	; (8003740 <_sbrk+0x64>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4413      	add	r3, r2
 800372a:	4a05      	ldr	r2, [pc, #20]	; (8003740 <_sbrk+0x64>)
 800372c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800372e:	68fb      	ldr	r3, [r7, #12]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20080000 	.word	0x20080000
 800373c:	00000400 	.word	0x00000400
 8003740:	200000cc 	.word	0x200000cc
 8003744:	20004d00 	.word	0x20004d00

08003748 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800374c:	4b08      	ldr	r3, [pc, #32]	; (8003770 <SystemInit+0x28>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003752:	4a07      	ldr	r2, [pc, #28]	; (8003770 <SystemInit+0x28>)
 8003754:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003758:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <SystemInit+0x28>)
 800375e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003762:	609a      	str	r2, [r3, #8]
#endif
}
 8003764:	bf00      	nop
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <MX_USART3_UART_Init>:
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
 8003778:	4b14      	ldr	r3, [pc, #80]	; (80037cc <MX_USART3_UART_Init+0x58>)
 800377a:	4a15      	ldr	r2, [pc, #84]	; (80037d0 <MX_USART3_UART_Init+0x5c>)
 800377c:	601a      	str	r2, [r3, #0]
 800377e:	4b13      	ldr	r3, [pc, #76]	; (80037cc <MX_USART3_UART_Init+0x58>)
 8003780:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003784:	605a      	str	r2, [r3, #4]
 8003786:	4b11      	ldr	r3, [pc, #68]	; (80037cc <MX_USART3_UART_Init+0x58>)
 8003788:	2200      	movs	r2, #0
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	4b0f      	ldr	r3, [pc, #60]	; (80037cc <MX_USART3_UART_Init+0x58>)
 800378e:	2200      	movs	r2, #0
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	4b0e      	ldr	r3, [pc, #56]	; (80037cc <MX_USART3_UART_Init+0x58>)
 8003794:	2200      	movs	r2, #0
 8003796:	611a      	str	r2, [r3, #16]
 8003798:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <MX_USART3_UART_Init+0x58>)
 800379a:	220c      	movs	r2, #12
 800379c:	615a      	str	r2, [r3, #20]
 800379e:	4b0b      	ldr	r3, [pc, #44]	; (80037cc <MX_USART3_UART_Init+0x58>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	619a      	str	r2, [r3, #24]
 80037a4:	4b09      	ldr	r3, [pc, #36]	; (80037cc <MX_USART3_UART_Init+0x58>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	61da      	str	r2, [r3, #28]
 80037aa:	4b08      	ldr	r3, [pc, #32]	; (80037cc <MX_USART3_UART_Init+0x58>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	621a      	str	r2, [r3, #32]
 80037b0:	4b06      	ldr	r3, [pc, #24]	; (80037cc <MX_USART3_UART_Init+0x58>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	625a      	str	r2, [r3, #36]	; 0x24
 80037b6:	4805      	ldr	r0, [pc, #20]	; (80037cc <MX_USART3_UART_Init+0x58>)
 80037b8:	f003 fb2a 	bl	8006e10 <HAL_UART_Init>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <MX_USART3_UART_Init+0x52>
 80037c2:	f7ff fea7 	bl	8003514 <Error_Handler>
 80037c6:	bf00      	nop
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	20004c38 	.word	0x20004c38
 80037d0:	40004800 	.word	0x40004800

080037d4 <HAL_UART_MspInit>:
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08a      	sub	sp, #40	; 0x28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	f107 0314 	add.w	r3, r7, #20
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	605a      	str	r2, [r3, #4]
 80037e6:	609a      	str	r2, [r3, #8]
 80037e8:	60da      	str	r2, [r3, #12]
 80037ea:	611a      	str	r2, [r3, #16]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a17      	ldr	r2, [pc, #92]	; (8003850 <HAL_UART_MspInit+0x7c>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d128      	bne.n	8003848 <HAL_UART_MspInit+0x74>
 80037f6:	4b17      	ldr	r3, [pc, #92]	; (8003854 <HAL_UART_MspInit+0x80>)
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	4a16      	ldr	r2, [pc, #88]	; (8003854 <HAL_UART_MspInit+0x80>)
 80037fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003800:	6413      	str	r3, [r2, #64]	; 0x40
 8003802:	4b14      	ldr	r3, [pc, #80]	; (8003854 <HAL_UART_MspInit+0x80>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800380a:	613b      	str	r3, [r7, #16]
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	4b11      	ldr	r3, [pc, #68]	; (8003854 <HAL_UART_MspInit+0x80>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003812:	4a10      	ldr	r2, [pc, #64]	; (8003854 <HAL_UART_MspInit+0x80>)
 8003814:	f043 0302 	orr.w	r3, r3, #2
 8003818:	6313      	str	r3, [r2, #48]	; 0x30
 800381a:	4b0e      	ldr	r3, [pc, #56]	; (8003854 <HAL_UART_MspInit+0x80>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	60fb      	str	r3, [r7, #12]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800382a:	617b      	str	r3, [r7, #20]
 800382c:	2302      	movs	r3, #2
 800382e:	61bb      	str	r3, [r7, #24]
 8003830:	2300      	movs	r3, #0
 8003832:	61fb      	str	r3, [r7, #28]
 8003834:	2303      	movs	r3, #3
 8003836:	623b      	str	r3, [r7, #32]
 8003838:	2307      	movs	r3, #7
 800383a:	627b      	str	r3, [r7, #36]	; 0x24
 800383c:	f107 0314 	add.w	r3, r7, #20
 8003840:	4619      	mov	r1, r3
 8003842:	4805      	ldr	r0, [pc, #20]	; (8003858 <HAL_UART_MspInit+0x84>)
 8003844:	f001 fdde 	bl	8005404 <HAL_GPIO_Init>
 8003848:	bf00      	nop
 800384a:	3728      	adds	r7, #40	; 0x28
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40004800 	.word	0x40004800
 8003854:	40023800 	.word	0x40023800
 8003858:	40020400 	.word	0x40020400

0800385c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800385c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003894 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003860:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003862:	e003      	b.n	800386c <LoopCopyDataInit>

08003864 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003864:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003866:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003868:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800386a:	3104      	adds	r1, #4

0800386c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800386c:	480b      	ldr	r0, [pc, #44]	; (800389c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800386e:	4b0c      	ldr	r3, [pc, #48]	; (80038a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003870:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003872:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003874:	d3f6      	bcc.n	8003864 <CopyDataInit>
  ldr  r2, =_sbss
 8003876:	4a0b      	ldr	r2, [pc, #44]	; (80038a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003878:	e002      	b.n	8003880 <LoopFillZerobss>

0800387a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800387a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800387c:	f842 3b04 	str.w	r3, [r2], #4

08003880 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003880:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003882:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003884:	d3f9      	bcc.n	800387a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003886:	f7ff ff5f 	bl	8003748 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800388a:	f007 fcb5 	bl	800b1f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800388e:	f7ff fc83 	bl	8003198 <main>
  bx  lr    
 8003892:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003894:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003898:	0800be04 	.word	0x0800be04
  ldr  r0, =_sdata
 800389c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80038a0:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 80038a4:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 80038a8:	20004d00 	.word	0x20004d00

080038ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038ac:	e7fe      	b.n	80038ac <ADC_IRQHandler>

080038ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038b2:	2003      	movs	r0, #3
 80038b4:	f001 f9fb 	bl	8004cae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038b8:	2000      	movs	r0, #0
 80038ba:	f7ff fe57 	bl	800356c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80038be:	f7ff fe31 	bl	8003524 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80038c2:	2300      	movs	r3, #0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038cc:	4b06      	ldr	r3, [pc, #24]	; (80038e8 <HAL_IncTick+0x20>)
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	461a      	mov	r2, r3
 80038d2:	4b06      	ldr	r3, [pc, #24]	; (80038ec <HAL_IncTick+0x24>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4413      	add	r3, r2
 80038d8:	4a04      	ldr	r2, [pc, #16]	; (80038ec <HAL_IncTick+0x24>)
 80038da:	6013      	str	r3, [r2, #0]
}
 80038dc:	bf00      	nop
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	20000038 	.word	0x20000038
 80038ec:	20004cb8 	.word	0x20004cb8

080038f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return uwTick;
 80038f4:	4b03      	ldr	r3, [pc, #12]	; (8003904 <HAL_GetTick+0x14>)
 80038f6:	681b      	ldr	r3, [r3, #0]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	20004cb8 	.word	0x20004cb8

08003908 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e031      	b.n	8003982 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	2b00      	cmp	r3, #0
 8003924:	d109      	bne.n	800393a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff f8ac 	bl	8002a84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	f003 0310 	and.w	r3, r3, #16
 8003942:	2b00      	cmp	r3, #0
 8003944:	d116      	bne.n	8003974 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800394a:	4b10      	ldr	r3, [pc, #64]	; (800398c <HAL_ADC_Init+0x84>)
 800394c:	4013      	ands	r3, r2
 800394e:	f043 0202 	orr.w	r2, r3, #2
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 fb3e 	bl	8003fd8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	f023 0303 	bic.w	r3, r3, #3
 800396a:	f043 0201 	orr.w	r2, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	641a      	str	r2, [r3, #64]	; 0x40
 8003972:	e001      	b.n	8003978 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003980:	7bfb      	ldrb	r3, [r7, #15]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	ffffeefd 	.word	0xffffeefd

08003990 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003998:	2300      	movs	r3, #0
 800399a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d101      	bne.n	80039aa <HAL_ADC_Start+0x1a>
 80039a6:	2302      	movs	r3, #2
 80039a8:	e0a0      	b.n	8003aec <HAL_ADC_Start+0x15c>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d018      	beq.n	80039f2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0201 	orr.w	r2, r2, #1
 80039ce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80039d0:	4b49      	ldr	r3, [pc, #292]	; (8003af8 <HAL_ADC_Start+0x168>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a49      	ldr	r2, [pc, #292]	; (8003afc <HAL_ADC_Start+0x16c>)
 80039d6:	fba2 2303 	umull	r2, r3, r2, r3
 80039da:	0c9a      	lsrs	r2, r3, #18
 80039dc:	4613      	mov	r3, r2
 80039de:	005b      	lsls	r3, r3, #1
 80039e0:	4413      	add	r3, r2
 80039e2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80039e4:	e002      	b.n	80039ec <HAL_ADC_Start+0x5c>
    {
      counter--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	3b01      	subs	r3, #1
 80039ea:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f9      	bne.n	80039e6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d174      	bne.n	8003aea <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a04:	4b3e      	ldr	r3, [pc, #248]	; (8003b00 <HAL_ADC_Start+0x170>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d007      	beq.n	8003a2e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a26:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a3a:	d106      	bne.n	8003a4a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a40:	f023 0206 	bic.w	r2, r3, #6
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	645a      	str	r2, [r3, #68]	; 0x44
 8003a48:	e002      	b.n	8003a50 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003a60:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003a62:	4b28      	ldr	r3, [pc, #160]	; (8003b04 <HAL_ADC_Start+0x174>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f003 031f 	and.w	r3, r3, #31
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10f      	bne.n	8003a8e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d136      	bne.n	8003aea <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689a      	ldr	r2, [r3, #8]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003a8a:	609a      	str	r2, [r3, #8]
 8003a8c:	e02d      	b.n	8003aea <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a1d      	ldr	r2, [pc, #116]	; (8003b08 <HAL_ADC_Start+0x178>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d10e      	bne.n	8003ab6 <HAL_ADC_Start+0x126>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d107      	bne.n	8003ab6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ab4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003ab6:	4b13      	ldr	r3, [pc, #76]	; (8003b04 <HAL_ADC_Start+0x174>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 0310 	and.w	r3, r3, #16
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d113      	bne.n	8003aea <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a11      	ldr	r2, [pc, #68]	; (8003b0c <HAL_ADC_Start+0x17c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d10e      	bne.n	8003aea <HAL_ADC_Start+0x15a>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d107      	bne.n	8003aea <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ae8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	20000030 	.word	0x20000030
 8003afc:	431bde83 	.word	0x431bde83
 8003b00:	fffff8fe 	.word	0xfffff8fe
 8003b04:	40012300 	.word	0x40012300
 8003b08:	40012000 	.word	0x40012000
 8003b0c:	40012200 	.word	0x40012200

08003b10 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d101      	bne.n	8003b2e <HAL_ADC_Start_DMA+0x1e>
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	e0c7      	b.n	8003cbe <HAL_ADC_Start_DMA+0x1ae>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d018      	beq.n	8003b76 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689a      	ldr	r2, [r3, #8]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0201 	orr.w	r2, r2, #1
 8003b52:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003b54:	4b5c      	ldr	r3, [pc, #368]	; (8003cc8 <HAL_ADC_Start_DMA+0x1b8>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a5c      	ldr	r2, [pc, #368]	; (8003ccc <HAL_ADC_Start_DMA+0x1bc>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	0c9a      	lsrs	r2, r3, #18
 8003b60:	4613      	mov	r3, r2
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	4413      	add	r3, r2
 8003b66:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003b68:	e002      	b.n	8003b70 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f9      	bne.n	8003b6a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	f040 809b 	bne.w	8003cbc <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b8a:	4b51      	ldr	r3, [pc, #324]	; (8003cd0 <HAL_ADC_Start_DMA+0x1c0>)
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d007      	beq.n	8003bb4 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003bac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bc0:	d106      	bne.n	8003bd0 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc6:	f023 0206 	bic.w	r2, r3, #6
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	645a      	str	r2, [r3, #68]	; 0x44
 8003bce:	e002      	b.n	8003bd6 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be2:	4a3c      	ldr	r2, [pc, #240]	; (8003cd4 <HAL_ADC_Start_DMA+0x1c4>)
 8003be4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bea:	4a3b      	ldr	r2, [pc, #236]	; (8003cd8 <HAL_ADC_Start_DMA+0x1c8>)
 8003bec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf2:	4a3a      	ldr	r2, [pc, #232]	; (8003cdc <HAL_ADC_Start_DMA+0x1cc>)
 8003bf4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003bfe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003c0e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689a      	ldr	r2, [r3, #8]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c1e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	334c      	adds	r3, #76	; 0x4c
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f001 f920 	bl	8004e74 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003c34:	4b2a      	ldr	r3, [pc, #168]	; (8003ce0 <HAL_ADC_Start_DMA+0x1d0>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f003 031f 	and.w	r3, r3, #31
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10f      	bne.n	8003c60 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d136      	bne.n	8003cbc <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c5c:	609a      	str	r2, [r3, #8]
 8003c5e:	e02d      	b.n	8003cbc <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a1f      	ldr	r2, [pc, #124]	; (8003ce4 <HAL_ADC_Start_DMA+0x1d4>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d10e      	bne.n	8003c88 <HAL_ADC_Start_DMA+0x178>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d107      	bne.n	8003c88 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c86:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003c88:	4b15      	ldr	r3, [pc, #84]	; (8003ce0 <HAL_ADC_Start_DMA+0x1d0>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f003 0310 	and.w	r3, r3, #16
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d113      	bne.n	8003cbc <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a13      	ldr	r2, [pc, #76]	; (8003ce8 <HAL_ADC_Start_DMA+0x1d8>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d10e      	bne.n	8003cbc <HAL_ADC_Start_DMA+0x1ac>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d107      	bne.n	8003cbc <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689a      	ldr	r2, [r3, #8]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003cba:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3718      	adds	r7, #24
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	20000030 	.word	0x20000030
 8003ccc:	431bde83 	.word	0x431bde83
 8003cd0:	fffff8fe 	.word	0xfffff8fe
 8003cd4:	080041cd 	.word	0x080041cd
 8003cd8:	08004287 	.word	0x08004287
 8003cdc:	080042a3 	.word	0x080042a3
 8003ce0:	40012300 	.word	0x40012300
 8003ce4:	40012000 	.word	0x40012000
 8003ce8:	40012200 	.word	0x40012200

08003cec <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr

08003d06 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr

08003d2e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003d36:	bf00      	nop
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
	...

08003d44 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d101      	bne.n	8003d60 <HAL_ADC_ConfigChannel+0x1c>
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	e12a      	b.n	8003fb6 <HAL_ADC_ConfigChannel+0x272>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b09      	cmp	r3, #9
 8003d6e:	d93a      	bls.n	8003de6 <HAL_ADC_ConfigChannel+0xa2>
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d78:	d035      	beq.n	8003de6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68d9      	ldr	r1, [r3, #12]
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	461a      	mov	r2, r3
 8003d88:	4613      	mov	r3, r2
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	4413      	add	r3, r2
 8003d8e:	3b1e      	subs	r3, #30
 8003d90:	2207      	movs	r2, #7
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	400a      	ands	r2, r1
 8003d9e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a87      	ldr	r2, [pc, #540]	; (8003fc4 <HAL_ADC_ConfigChannel+0x280>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d10a      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68d9      	ldr	r1, [r3, #12]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	061a      	lsls	r2, r3, #24
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003dbe:	e035      	b.n	8003e2c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68d9      	ldr	r1, [r3, #12]
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	4403      	add	r3, r0
 8003dd8:	3b1e      	subs	r3, #30
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003de4:	e022      	b.n	8003e2c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6919      	ldr	r1, [r3, #16]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	461a      	mov	r2, r3
 8003df4:	4613      	mov	r3, r2
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	4413      	add	r3, r2
 8003dfa:	2207      	movs	r2, #7
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	43da      	mvns	r2, r3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	400a      	ands	r2, r1
 8003e08:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6919      	ldr	r1, [r3, #16]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	689a      	ldr	r2, [r3, #8]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	4403      	add	r3, r0
 8003e22:	409a      	lsls	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	2b06      	cmp	r3, #6
 8003e32:	d824      	bhi.n	8003e7e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	4413      	add	r3, r2
 8003e44:	3b05      	subs	r3, #5
 8003e46:	221f      	movs	r2, #31
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	43da      	mvns	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	400a      	ands	r2, r1
 8003e54:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	4618      	mov	r0, r3
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685a      	ldr	r2, [r3, #4]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	3b05      	subs	r3, #5
 8003e70:	fa00 f203 	lsl.w	r2, r0, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	635a      	str	r2, [r3, #52]	; 0x34
 8003e7c:	e04c      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2b0c      	cmp	r3, #12
 8003e84:	d824      	bhi.n	8003ed0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	4613      	mov	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	3b23      	subs	r3, #35	; 0x23
 8003e98:	221f      	movs	r2, #31
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43da      	mvns	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	400a      	ands	r2, r1
 8003ea6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	3b23      	subs	r3, #35	; 0x23
 8003ec2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	631a      	str	r2, [r3, #48]	; 0x30
 8003ece:	e023      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	4613      	mov	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4413      	add	r3, r2
 8003ee0:	3b41      	subs	r3, #65	; 0x41
 8003ee2:	221f      	movs	r2, #31
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43da      	mvns	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	400a      	ands	r2, r1
 8003ef0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	4618      	mov	r0, r3
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	4613      	mov	r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	4413      	add	r3, r2
 8003f0a:	3b41      	subs	r3, #65	; 0x41
 8003f0c:	fa00 f203 	lsl.w	r2, r0, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a2a      	ldr	r2, [pc, #168]	; (8003fc8 <HAL_ADC_ConfigChannel+0x284>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d10a      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x1f4>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f2a:	d105      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003f2c:	4b27      	ldr	r3, [pc, #156]	; (8003fcc <HAL_ADC_ConfigChannel+0x288>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	4a26      	ldr	r2, [pc, #152]	; (8003fcc <HAL_ADC_ConfigChannel+0x288>)
 8003f32:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003f36:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a22      	ldr	r2, [pc, #136]	; (8003fc8 <HAL_ADC_ConfigChannel+0x284>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d109      	bne.n	8003f56 <HAL_ADC_ConfigChannel+0x212>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b12      	cmp	r3, #18
 8003f48:	d105      	bne.n	8003f56 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003f4a:	4b20      	ldr	r3, [pc, #128]	; (8003fcc <HAL_ADC_ConfigChannel+0x288>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	4a1f      	ldr	r2, [pc, #124]	; (8003fcc <HAL_ADC_ConfigChannel+0x288>)
 8003f50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f54:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a1b      	ldr	r2, [pc, #108]	; (8003fc8 <HAL_ADC_ConfigChannel+0x284>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d125      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x268>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a17      	ldr	r2, [pc, #92]	; (8003fc4 <HAL_ADC_ConfigChannel+0x280>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d003      	beq.n	8003f72 <HAL_ADC_ConfigChannel+0x22e>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b11      	cmp	r3, #17
 8003f70:	d11c      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003f72:	4b16      	ldr	r3, [pc, #88]	; (8003fcc <HAL_ADC_ConfigChannel+0x288>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4a15      	ldr	r2, [pc, #84]	; (8003fcc <HAL_ADC_ConfigChannel+0x288>)
 8003f78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f7c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <HAL_ADC_ConfigChannel+0x280>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d111      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003f88:	4b11      	ldr	r3, [pc, #68]	; (8003fd0 <HAL_ADC_ConfigChannel+0x28c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a11      	ldr	r2, [pc, #68]	; (8003fd4 <HAL_ADC_ConfigChannel+0x290>)
 8003f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f92:	0c9a      	lsrs	r2, r3, #18
 8003f94:	4613      	mov	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4413      	add	r3, r2
 8003f9a:	005b      	lsls	r3, r3, #1
 8003f9c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003f9e:	e002      	b.n	8003fa6 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1f9      	bne.n	8003fa0 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	10000012 	.word	0x10000012
 8003fc8:	40012000 	.word	0x40012000
 8003fcc:	40012300 	.word	0x40012300
 8003fd0:	20000030 	.word	0x20000030
 8003fd4:	431bde83 	.word	0x431bde83

08003fd8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003fe0:	4b78      	ldr	r3, [pc, #480]	; (80041c4 <ADC_Init+0x1ec>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	4a77      	ldr	r2, [pc, #476]	; (80041c4 <ADC_Init+0x1ec>)
 8003fe6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003fea:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003fec:	4b75      	ldr	r3, [pc, #468]	; (80041c4 <ADC_Init+0x1ec>)
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	4973      	ldr	r1, [pc, #460]	; (80041c4 <ADC_Init+0x1ec>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004008:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	6859      	ldr	r1, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	021a      	lsls	r2, r3, #8
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800402c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6859      	ldr	r1, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800404e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6899      	ldr	r1, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	68da      	ldr	r2, [r3, #12]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	430a      	orrs	r2, r1
 8004060:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004066:	4a58      	ldr	r2, [pc, #352]	; (80041c8 <ADC_Init+0x1f0>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d022      	beq.n	80040b2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800407a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6899      	ldr	r1, [r3, #8]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800409c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6899      	ldr	r1, [r3, #8]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	609a      	str	r2, [r3, #8]
 80040b0:	e00f      	b.n	80040d2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80040d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689a      	ldr	r2, [r3, #8]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0202 	bic.w	r2, r2, #2
 80040e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	6899      	ldr	r1, [r3, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	005a      	lsls	r2, r3, #1
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01b      	beq.n	8004138 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800410e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800411e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6859      	ldr	r1, [r3, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412a:	3b01      	subs	r3, #1
 800412c:	035a      	lsls	r2, r3, #13
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	605a      	str	r2, [r3, #4]
 8004136:	e007      	b.n	8004148 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004146:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004156:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	3b01      	subs	r3, #1
 8004164:	051a      	lsls	r2, r3, #20
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800417c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6899      	ldr	r1, [r3, #8]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800418a:	025a      	lsls	r2, r3, #9
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689a      	ldr	r2, [r3, #8]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6899      	ldr	r1, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	029a      	lsls	r2, r3, #10
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	609a      	str	r2, [r3, #8]
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr
 80041c4:	40012300 	.word	0x40012300
 80041c8:	0f000001 	.word	0x0f000001

080041cc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d13c      	bne.n	8004260 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d12b      	bne.n	8004258 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004204:	2b00      	cmp	r3, #0
 8004206:	d127      	bne.n	8004258 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004212:	2b00      	cmp	r3, #0
 8004214:	d006      	beq.n	8004224 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004220:	2b00      	cmp	r3, #0
 8004222:	d119      	bne.n	8004258 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f022 0220 	bic.w	r2, r2, #32
 8004232:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004238:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004244:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d105      	bne.n	8004258 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004250:	f043 0201 	orr.w	r2, r3, #1
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f7ff fd54 	bl	8003d06 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800425e:	e00e      	b.n	800427e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004264:	f003 0310 	and.w	r3, r3, #16
 8004268:	2b00      	cmp	r3, #0
 800426a:	d003      	beq.n	8004274 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f7ff fd5e 	bl	8003d2e <HAL_ADC_ErrorCallback>
}
 8004272:	e004      	b.n	800427e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	4798      	blx	r3
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b084      	sub	sp, #16
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004292:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f7ff fd40 	bl	8003d1a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800429a:	bf00      	nop
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b084      	sub	sp, #16
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ae:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2240      	movs	r2, #64	; 0x40
 80042b4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ba:	f043 0204 	orr.w	r2, r3, #4
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f7ff fd33 	bl	8003d2e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042c8:	bf00      	nop
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e0ed      	b.n	80044be <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d102      	bne.n	80042f4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fe fd84 	bl	8002dfc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 0202 	bic.w	r2, r2, #2
 8004302:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004304:	f7ff faf4 	bl	80038f0 <HAL_GetTick>
 8004308:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800430a:	e012      	b.n	8004332 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800430c:	f7ff faf0 	bl	80038f0 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b0a      	cmp	r3, #10
 8004318:	d90b      	bls.n	8004332 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2205      	movs	r2, #5
 800432a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e0c5      	b.n	80044be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1e5      	bne.n	800430c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004350:	f7ff face 	bl	80038f0 <HAL_GetTick>
 8004354:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004356:	e012      	b.n	800437e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004358:	f7ff faca 	bl	80038f0 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b0a      	cmp	r3, #10
 8004364:	d90b      	bls.n	800437e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2205      	movs	r2, #5
 8004376:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e09f      	b.n	80044be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 0301 	and.w	r3, r3, #1
 8004388:	2b00      	cmp	r3, #0
 800438a:	d0e5      	beq.n	8004358 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	7e1b      	ldrb	r3, [r3, #24]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d108      	bne.n	80043a6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	e007      	b.n	80043b6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	7e5b      	ldrb	r3, [r3, #25]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d108      	bne.n	80043d0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	e007      	b.n	80043e0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043de:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	7e9b      	ldrb	r3, [r3, #26]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d108      	bne.n	80043fa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f042 0220 	orr.w	r2, r2, #32
 80043f6:	601a      	str	r2, [r3, #0]
 80043f8:	e007      	b.n	800440a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 0220 	bic.w	r2, r2, #32
 8004408:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	7edb      	ldrb	r3, [r3, #27]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d108      	bne.n	8004424 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0210 	bic.w	r2, r2, #16
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	e007      	b.n	8004434 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0210 	orr.w	r2, r2, #16
 8004432:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	7f1b      	ldrb	r3, [r3, #28]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d108      	bne.n	800444e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0208 	orr.w	r2, r2, #8
 800444a:	601a      	str	r2, [r3, #0]
 800444c:	e007      	b.n	800445e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0208 	bic.w	r2, r2, #8
 800445c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	7f5b      	ldrb	r3, [r3, #29]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d108      	bne.n	8004478 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0204 	orr.w	r2, r2, #4
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	e007      	b.n	8004488 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 0204 	bic.w	r2, r2, #4
 8004486:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	ea42 0103 	orr.w	r1, r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	1e5a      	subs	r2, r3, #1
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
	...

080044c8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b087      	sub	sp, #28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044de:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80044e0:	7cfb      	ldrb	r3, [r7, #19]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d003      	beq.n	80044ee <HAL_CAN_ConfigFilter+0x26>
 80044e6:	7cfb      	ldrb	r3, [r7, #19]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	f040 80c7 	bne.w	800467c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a69      	ldr	r2, [pc, #420]	; (8004698 <HAL_CAN_ConfigFilter+0x1d0>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d001      	beq.n	80044fc <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80044f8:	4b68      	ldr	r3, [pc, #416]	; (800469c <HAL_CAN_ConfigFilter+0x1d4>)
 80044fa:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004502:	f043 0201 	orr.w	r2, r3, #1
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	4a63      	ldr	r2, [pc, #396]	; (800469c <HAL_CAN_ConfigFilter+0x1d4>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d111      	bne.n	8004538 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800451a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452e:	021b      	lsls	r3, r3, #8
 8004530:	431a      	orrs	r2, r3
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f003 031f 	and.w	r3, r3, #31
 8004540:	2201      	movs	r2, #1
 8004542:	fa02 f303 	lsl.w	r3, r2, r3
 8004546:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	43db      	mvns	r3, r3
 8004552:	401a      	ands	r2, r3
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d123      	bne.n	80045aa <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	43db      	mvns	r3, r3
 800456c:	401a      	ands	r2, r3
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004584:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	3248      	adds	r2, #72	; 0x48
 800458a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800459e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80045a0:	6979      	ldr	r1, [r7, #20]
 80045a2:	3348      	adds	r3, #72	; 0x48
 80045a4:	00db      	lsls	r3, r3, #3
 80045a6:	440b      	add	r3, r1
 80045a8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d122      	bne.n	80045f8 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	431a      	orrs	r2, r3
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80045d2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	3248      	adds	r2, #72	; 0x48
 80045d8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80045ec:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80045ee:	6979      	ldr	r1, [r7, #20]
 80045f0:	3348      	adds	r3, #72	; 0x48
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	440b      	add	r3, r1
 80045f6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d109      	bne.n	8004614 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	43db      	mvns	r3, r3
 800460a:	401a      	ands	r2, r3
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004612:	e007      	b.n	8004624 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	431a      	orrs	r2, r3
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d109      	bne.n	8004640 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	43db      	mvns	r3, r3
 8004636:	401a      	ands	r2, r3
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800463e:	e007      	b.n	8004650 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	431a      	orrs	r2, r3
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	2b01      	cmp	r3, #1
 8004656:	d107      	bne.n	8004668 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	431a      	orrs	r2, r3
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800466e:	f023 0201 	bic.w	r2, r3, #1
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004678:	2300      	movs	r3, #0
 800467a:	e006      	b.n	800468a <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
  }
}
 800468a:	4618      	mov	r0, r3
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40003400 	.word	0x40003400
 800469c:	40006400 	.word	0x40006400

080046a0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d12e      	bne.n	8004712 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0201 	bic.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80046cc:	f7ff f910 	bl	80038f0 <HAL_GetTick>
 80046d0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80046d2:	e012      	b.n	80046fa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80046d4:	f7ff f90c 	bl	80038f0 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b0a      	cmp	r3, #10
 80046e0:	d90b      	bls.n	80046fa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2205      	movs	r2, #5
 80046f2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e012      	b.n	8004720 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1e5      	bne.n	80046d4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	e006      	b.n	8004720 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004716:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
  }
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004728:	b480      	push	{r7}
 800472a:	b089      	sub	sp, #36	; 0x24
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
 8004734:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f893 3020 	ldrb.w	r3, [r3, #32]
 800473c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004746:	7ffb      	ldrb	r3, [r7, #31]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d003      	beq.n	8004754 <HAL_CAN_AddTxMessage+0x2c>
 800474c:	7ffb      	ldrb	r3, [r7, #31]
 800474e:	2b02      	cmp	r3, #2
 8004750:	f040 80b8 	bne.w	80048c4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10a      	bne.n	8004774 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004764:	2b00      	cmp	r3, #0
 8004766:	d105      	bne.n	8004774 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 80a0 	beq.w	80048b4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	0e1b      	lsrs	r3, r3, #24
 8004778:	f003 0303 	and.w	r3, r3, #3
 800477c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	2b02      	cmp	r3, #2
 8004782:	d907      	bls.n	8004794 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004788:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e09e      	b.n	80048d2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004794:	2201      	movs	r2, #1
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	409a      	lsls	r2, r3
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10d      	bne.n	80047c2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80047b0:	68f9      	ldr	r1, [r7, #12]
 80047b2:	6809      	ldr	r1, [r1, #0]
 80047b4:	431a      	orrs	r2, r3
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	3318      	adds	r3, #24
 80047ba:	011b      	lsls	r3, r3, #4
 80047bc:	440b      	add	r3, r1
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	e00f      	b.n	80047e2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047cc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047d2:	68f9      	ldr	r1, [r7, #12]
 80047d4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80047d6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	3318      	adds	r3, #24
 80047dc:	011b      	lsls	r3, r3, #4
 80047de:	440b      	add	r3, r1
 80047e0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6819      	ldr	r1, [r3, #0]
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	691a      	ldr	r2, [r3, #16]
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	3318      	adds	r3, #24
 80047ee:	011b      	lsls	r3, r3, #4
 80047f0:	440b      	add	r3, r1
 80047f2:	3304      	adds	r3, #4
 80047f4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	7d1b      	ldrb	r3, [r3, #20]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d111      	bne.n	8004822 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	3318      	adds	r3, #24
 8004806:	011b      	lsls	r3, r3, #4
 8004808:	4413      	add	r3, r2
 800480a:	3304      	adds	r3, #4
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	6811      	ldr	r1, [r2, #0]
 8004812:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	3318      	adds	r3, #24
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	440b      	add	r3, r1
 800481e:	3304      	adds	r3, #4
 8004820:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	3307      	adds	r3, #7
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	061a      	lsls	r2, r3, #24
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3306      	adds	r3, #6
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	041b      	lsls	r3, r3, #16
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	3305      	adds	r3, #5
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	021b      	lsls	r3, r3, #8
 800483c:	4313      	orrs	r3, r2
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	3204      	adds	r2, #4
 8004842:	7812      	ldrb	r2, [r2, #0]
 8004844:	4610      	mov	r0, r2
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	6811      	ldr	r1, [r2, #0]
 800484a:	ea43 0200 	orr.w	r2, r3, r0
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	440b      	add	r3, r1
 8004854:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004858:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	3303      	adds	r3, #3
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	061a      	lsls	r2, r3, #24
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	3302      	adds	r3, #2
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	041b      	lsls	r3, r3, #16
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	3301      	adds	r3, #1
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	021b      	lsls	r3, r3, #8
 8004874:	4313      	orrs	r3, r2
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	7812      	ldrb	r2, [r2, #0]
 800487a:	4610      	mov	r0, r2
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	6811      	ldr	r1, [r2, #0]
 8004880:	ea43 0200 	orr.w	r2, r3, r0
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	011b      	lsls	r3, r3, #4
 8004888:	440b      	add	r3, r1
 800488a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800488e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	3318      	adds	r3, #24
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	4413      	add	r3, r2
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	6811      	ldr	r1, [r2, #0]
 80048a2:	f043 0201 	orr.w	r2, r3, #1
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	3318      	adds	r3, #24
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	440b      	add	r3, r1
 80048ae:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80048b0:	2300      	movs	r3, #0
 80048b2:	e00e      	b.n	80048d2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e006      	b.n	80048d2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
  }
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3724      	adds	r7, #36	; 0x24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80048de:	b480      	push	{r7}
 80048e0:	b087      	sub	sp, #28
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	607a      	str	r2, [r7, #4]
 80048ea:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048f2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80048f4:	7dfb      	ldrb	r3, [r7, #23]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d003      	beq.n	8004902 <HAL_CAN_GetRxMessage+0x24>
 80048fa:	7dfb      	ldrb	r3, [r7, #23]
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	f040 80f3 	bne.w	8004ae8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10e      	bne.n	8004926 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	f003 0303 	and.w	r3, r3, #3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d116      	bne.n	8004944 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e0e7      	b.n	8004af6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	f003 0303 	and.w	r3, r3, #3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d107      	bne.n	8004944 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004938:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0d8      	b.n	8004af6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	331b      	adds	r3, #27
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	4413      	add	r3, r2
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0204 	and.w	r2, r3, #4
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10c      	bne.n	800497c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	331b      	adds	r3, #27
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	4413      	add	r3, r2
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	0d5b      	lsrs	r3, r3, #21
 8004972:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	e00b      	b.n	8004994 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	331b      	adds	r3, #27
 8004984:	011b      	lsls	r3, r3, #4
 8004986:	4413      	add	r3, r2
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	08db      	lsrs	r3, r3, #3
 800498c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	331b      	adds	r3, #27
 800499c:	011b      	lsls	r3, r3, #4
 800499e:	4413      	add	r3, r2
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0202 	and.w	r2, r3, #2
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	331b      	adds	r3, #27
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	4413      	add	r3, r2
 80049b6:	3304      	adds	r3, #4
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 020f 	and.w	r2, r3, #15
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	331b      	adds	r3, #27
 80049ca:	011b      	lsls	r3, r3, #4
 80049cc:	4413      	add	r3, r2
 80049ce:	3304      	adds	r3, #4
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	0a1b      	lsrs	r3, r3, #8
 80049d4:	b2da      	uxtb	r2, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	331b      	adds	r3, #27
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	4413      	add	r3, r2
 80049e6:	3304      	adds	r3, #4
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	0c1b      	lsrs	r3, r3, #16
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	4413      	add	r3, r2
 80049fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	b2da      	uxtb	r2, r3
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	011b      	lsls	r3, r3, #4
 8004a10:	4413      	add	r3, r2
 8004a12:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	0a1a      	lsrs	r2, r3, #8
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	b2d2      	uxtb	r2, r2
 8004a20:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	4413      	add	r3, r2
 8004a2c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	0c1a      	lsrs	r2, r3, #16
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	3302      	adds	r3, #2
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	011b      	lsls	r3, r3, #4
 8004a44:	4413      	add	r3, r2
 8004a46:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	0e1a      	lsrs	r2, r3, #24
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	3303      	adds	r3, #3
 8004a52:	b2d2      	uxtb	r2, r2
 8004a54:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	011b      	lsls	r3, r3, #4
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	3304      	adds	r3, #4
 8004a6a:	b2d2      	uxtb	r2, r2
 8004a6c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	4413      	add	r3, r2
 8004a78:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	0a1a      	lsrs	r2, r3, #8
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	3305      	adds	r3, #5
 8004a84:	b2d2      	uxtb	r2, r2
 8004a86:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	4413      	add	r3, r2
 8004a92:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	0c1a      	lsrs	r2, r3, #16
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	3306      	adds	r3, #6
 8004a9e:	b2d2      	uxtb	r2, r2
 8004aa0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	4413      	add	r3, r2
 8004aac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	0e1a      	lsrs	r2, r3, #24
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	3307      	adds	r3, #7
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d108      	bne.n	8004ad4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f042 0220 	orr.w	r2, r2, #32
 8004ad0:	60da      	str	r2, [r3, #12]
 8004ad2:	e007      	b.n	8004ae4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	691a      	ldr	r2, [r3, #16]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f042 0220 	orr.w	r2, r2, #32
 8004ae2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e006      	b.n	8004af6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
  }
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b085      	sub	sp, #20
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
 8004b0a:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b16:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004b18:	7afb      	ldrb	r3, [r7, #11]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d002      	beq.n	8004b24 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8004b1e:	7afb      	ldrb	r3, [r7, #11]
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d10f      	bne.n	8004b44 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d106      	bne.n	8004b38 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	f003 0303 	and.w	r3, r3, #3
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	e005      	b.n	8004b44 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
 8004b42:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8004b44:	68fb      	ldr	r3, [r7, #12]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
	...

08004b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f003 0307 	and.w	r3, r3, #7
 8004b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b64:	4b0b      	ldr	r3, [pc, #44]	; (8004b94 <__NVIC_SetPriorityGrouping+0x40>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b6a:	68ba      	ldr	r2, [r7, #8]
 8004b6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b70:	4013      	ands	r3, r2
 8004b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004b7c:	4b06      	ldr	r3, [pc, #24]	; (8004b98 <__NVIC_SetPriorityGrouping+0x44>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b82:	4a04      	ldr	r2, [pc, #16]	; (8004b94 <__NVIC_SetPriorityGrouping+0x40>)
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	60d3      	str	r3, [r2, #12]
}
 8004b88:	bf00      	nop
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr
 8004b94:	e000ed00 	.word	0xe000ed00
 8004b98:	05fa0000 	.word	0x05fa0000

08004b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ba0:	4b04      	ldr	r3, [pc, #16]	; (8004bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	0a1b      	lsrs	r3, r3, #8
 8004ba6:	f003 0307 	and.w	r3, r3, #7
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr
 8004bb4:	e000ed00 	.word	0xe000ed00

08004bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	db0b      	blt.n	8004be2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bca:	79fb      	ldrb	r3, [r7, #7]
 8004bcc:	f003 021f 	and.w	r2, r3, #31
 8004bd0:	4907      	ldr	r1, [pc, #28]	; (8004bf0 <__NVIC_EnableIRQ+0x38>)
 8004bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bd6:	095b      	lsrs	r3, r3, #5
 8004bd8:	2001      	movs	r0, #1
 8004bda:	fa00 f202 	lsl.w	r2, r0, r2
 8004bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	e000e100 	.word	0xe000e100

08004bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	6039      	str	r1, [r7, #0]
 8004bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	db0a      	blt.n	8004c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	b2da      	uxtb	r2, r3
 8004c0c:	490c      	ldr	r1, [pc, #48]	; (8004c40 <__NVIC_SetPriority+0x4c>)
 8004c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c12:	0112      	lsls	r2, r2, #4
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	440b      	add	r3, r1
 8004c18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c1c:	e00a      	b.n	8004c34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	4908      	ldr	r1, [pc, #32]	; (8004c44 <__NVIC_SetPriority+0x50>)
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	f003 030f 	and.w	r3, r3, #15
 8004c2a:	3b04      	subs	r3, #4
 8004c2c:	0112      	lsls	r2, r2, #4
 8004c2e:	b2d2      	uxtb	r2, r2
 8004c30:	440b      	add	r3, r1
 8004c32:	761a      	strb	r2, [r3, #24]
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	e000e100 	.word	0xe000e100
 8004c44:	e000ed00 	.word	0xe000ed00

08004c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b089      	sub	sp, #36	; 0x24
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f003 0307 	and.w	r3, r3, #7
 8004c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f1c3 0307 	rsb	r3, r3, #7
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	bf28      	it	cs
 8004c66:	2304      	movcs	r3, #4
 8004c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	3304      	adds	r3, #4
 8004c6e:	2b06      	cmp	r3, #6
 8004c70:	d902      	bls.n	8004c78 <NVIC_EncodePriority+0x30>
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	3b03      	subs	r3, #3
 8004c76:	e000      	b.n	8004c7a <NVIC_EncodePriority+0x32>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	43da      	mvns	r2, r3
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	401a      	ands	r2, r3
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	fa01 f303 	lsl.w	r3, r1, r3
 8004c9a:	43d9      	mvns	r1, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ca0:	4313      	orrs	r3, r2
         );
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3724      	adds	r7, #36	; 0x24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b082      	sub	sp, #8
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7ff ff4c 	bl	8004b54 <__NVIC_SetPriorityGrouping>
}
 8004cbc:	bf00      	nop
 8004cbe:	3708      	adds	r7, #8
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	4603      	mov	r3, r0
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
 8004cd0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004cd6:	f7ff ff61 	bl	8004b9c <__NVIC_GetPriorityGrouping>
 8004cda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	68b9      	ldr	r1, [r7, #8]
 8004ce0:	6978      	ldr	r0, [r7, #20]
 8004ce2:	f7ff ffb1 	bl	8004c48 <NVIC_EncodePriority>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cec:	4611      	mov	r1, r2
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7ff ff80 	bl	8004bf4 <__NVIC_SetPriority>
}
 8004cf4:	bf00      	nop
 8004cf6:	3718      	adds	r7, #24
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	4603      	mov	r3, r0
 8004d04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7ff ff54 	bl	8004bb8 <__NVIC_EnableIRQ>
}
 8004d10:	bf00      	nop
 8004d12:	3708      	adds	r7, #8
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004d24:	f7fe fde4 	bl	80038f0 <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e099      	b.n	8004e68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2202      	movs	r2, #2
 8004d40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0201 	bic.w	r2, r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d54:	e00f      	b.n	8004d76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d56:	f7fe fdcb 	bl	80038f0 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b05      	cmp	r3, #5
 8004d62:	d908      	bls.n	8004d76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2220      	movs	r2, #32
 8004d68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2203      	movs	r2, #3
 8004d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e078      	b.n	8004e68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d1e8      	bne.n	8004d56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	4b38      	ldr	r3, [pc, #224]	; (8004e70 <HAL_DMA_Init+0x158>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685a      	ldr	r2, [r3, #4]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a1b      	ldr	r3, [r3, #32]
 8004dc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dcc:	2b04      	cmp	r3, #4
 8004dce:	d107      	bne.n	8004de0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f023 0307 	bic.w	r3, r3, #7
 8004df6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	d117      	bne.n	8004e3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00e      	beq.n	8004e3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 fa77 	bl	8005310 <DMA_CheckFifoParam>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2240      	movs	r2, #64	; 0x40
 8004e2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004e36:	2301      	movs	r3, #1
 8004e38:	e016      	b.n	8004e68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 fa2e 	bl	80052a4 <DMA_CalcBaseAndBitshift>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e50:	223f      	movs	r2, #63	; 0x3f
 8004e52:	409a      	lsls	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3718      	adds	r7, #24
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	e010803f 	.word	0xe010803f

08004e74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
 8004e80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d101      	bne.n	8004e9a <HAL_DMA_Start_IT+0x26>
 8004e96:	2302      	movs	r3, #2
 8004e98:	e048      	b.n	8004f2c <HAL_DMA_Start_IT+0xb8>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d137      	bne.n	8004f1e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	68b9      	ldr	r1, [r7, #8]
 8004ec2:	68f8      	ldr	r0, [r7, #12]
 8004ec4:	f000 f9c0 	bl	8005248 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ecc:	223f      	movs	r2, #63	; 0x3f
 8004ece:	409a      	lsls	r2, r3
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f042 0216 	orr.w	r2, r2, #22
 8004ee2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	695a      	ldr	r2, [r3, #20]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ef2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d007      	beq.n	8004f0c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0208 	orr.w	r2, r2, #8
 8004f0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f042 0201 	orr.w	r2, r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]
 8004f1c:	e005      	b.n	8004f2a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004f26:	2302      	movs	r3, #2
 8004f28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3718      	adds	r7, #24
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004f40:	4b92      	ldr	r3, [pc, #584]	; (800518c <HAL_DMA_IRQHandler+0x258>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a92      	ldr	r2, [pc, #584]	; (8005190 <HAL_DMA_IRQHandler+0x25c>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	0a9b      	lsrs	r3, r3, #10
 8004f4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f5e:	2208      	movs	r2, #8
 8004f60:	409a      	lsls	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4013      	ands	r3, r2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d01a      	beq.n	8004fa0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0304 	and.w	r3, r3, #4
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d013      	beq.n	8004fa0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0204 	bic.w	r2, r2, #4
 8004f86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f8c:	2208      	movs	r2, #8
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f98:	f043 0201 	orr.w	r2, r3, #1
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	409a      	lsls	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4013      	ands	r3, r2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d012      	beq.n	8004fd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00b      	beq.n	8004fd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	409a      	lsls	r2, r3
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fce:	f043 0202 	orr.w	r2, r3, #2
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fda:	2204      	movs	r2, #4
 8004fdc:	409a      	lsls	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d012      	beq.n	800500c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00b      	beq.n	800500c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff8:	2204      	movs	r2, #4
 8004ffa:	409a      	lsls	r2, r3
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005004:	f043 0204 	orr.w	r2, r3, #4
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005010:	2210      	movs	r2, #16
 8005012:	409a      	lsls	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	4013      	ands	r3, r2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d043      	beq.n	80050a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0308 	and.w	r3, r3, #8
 8005026:	2b00      	cmp	r3, #0
 8005028:	d03c      	beq.n	80050a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800502e:	2210      	movs	r2, #16
 8005030:	409a      	lsls	r2, r3
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d018      	beq.n	8005076 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d108      	bne.n	8005064 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005056:	2b00      	cmp	r3, #0
 8005058:	d024      	beq.n	80050a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	4798      	blx	r3
 8005062:	e01f      	b.n	80050a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005068:	2b00      	cmp	r3, #0
 800506a:	d01b      	beq.n	80050a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	4798      	blx	r3
 8005074:	e016      	b.n	80050a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005080:	2b00      	cmp	r3, #0
 8005082:	d107      	bne.n	8005094 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0208 	bic.w	r2, r2, #8
 8005092:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005098:	2b00      	cmp	r3, #0
 800509a:	d003      	beq.n	80050a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a8:	2220      	movs	r2, #32
 80050aa:	409a      	lsls	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4013      	ands	r3, r2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f000 808e 	beq.w	80051d2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0310 	and.w	r3, r3, #16
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 8086 	beq.w	80051d2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ca:	2220      	movs	r2, #32
 80050cc:	409a      	lsls	r2, r3
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b05      	cmp	r3, #5
 80050dc:	d136      	bne.n	800514c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 0216 	bic.w	r2, r2, #22
 80050ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	695a      	ldr	r2, [r3, #20]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	2b00      	cmp	r3, #0
 8005104:	d103      	bne.n	800510e <HAL_DMA_IRQHandler+0x1da>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800510a:	2b00      	cmp	r3, #0
 800510c:	d007      	beq.n	800511e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f022 0208 	bic.w	r2, r2, #8
 800511c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005122:	223f      	movs	r2, #63	; 0x3f
 8005124:	409a      	lsls	r2, r3
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800513e:	2b00      	cmp	r3, #0
 8005140:	d07d      	beq.n	800523e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	4798      	blx	r3
        }
        return;
 800514a:	e078      	b.n	800523e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d01c      	beq.n	8005194 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d108      	bne.n	800517a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516c:	2b00      	cmp	r3, #0
 800516e:	d030      	beq.n	80051d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	4798      	blx	r3
 8005178:	e02b      	b.n	80051d2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800517e:	2b00      	cmp	r3, #0
 8005180:	d027      	beq.n	80051d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	4798      	blx	r3
 800518a:	e022      	b.n	80051d2 <HAL_DMA_IRQHandler+0x29e>
 800518c:	20000030 	.word	0x20000030
 8005190:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10f      	bne.n	80051c2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f022 0210 	bic.w	r2, r2, #16
 80051b0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d032      	beq.n	8005240 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d022      	beq.n	800522c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2205      	movs	r2, #5
 80051ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 0201 	bic.w	r2, r2, #1
 80051fc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	3301      	adds	r3, #1
 8005202:	60bb      	str	r3, [r7, #8]
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	429a      	cmp	r2, r3
 8005208:	d307      	bcc.n	800521a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0301 	and.w	r3, r3, #1
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f2      	bne.n	80051fe <HAL_DMA_IRQHandler+0x2ca>
 8005218:	e000      	b.n	800521c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800521a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005230:	2b00      	cmp	r3, #0
 8005232:	d005      	beq.n	8005240 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	4798      	blx	r3
 800523c:	e000      	b.n	8005240 <HAL_DMA_IRQHandler+0x30c>
        return;
 800523e:	bf00      	nop
    }
  }
}
 8005240:	3718      	adds	r7, #24
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop

08005248 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005264:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	683a      	ldr	r2, [r7, #0]
 800526c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	2b40      	cmp	r3, #64	; 0x40
 8005274:	d108      	bne.n	8005288 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005286:	e007      	b.n	8005298 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	60da      	str	r2, [r3, #12]
}
 8005298:	bf00      	nop
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	3b10      	subs	r3, #16
 80052b4:	4a13      	ldr	r2, [pc, #76]	; (8005304 <DMA_CalcBaseAndBitshift+0x60>)
 80052b6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ba:	091b      	lsrs	r3, r3, #4
 80052bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80052be:	4a12      	ldr	r2, [pc, #72]	; (8005308 <DMA_CalcBaseAndBitshift+0x64>)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	4413      	add	r3, r2
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	461a      	mov	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2b03      	cmp	r3, #3
 80052d0:	d908      	bls.n	80052e4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	4b0c      	ldr	r3, [pc, #48]	; (800530c <DMA_CalcBaseAndBitshift+0x68>)
 80052da:	4013      	ands	r3, r2
 80052dc:	1d1a      	adds	r2, r3, #4
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	659a      	str	r2, [r3, #88]	; 0x58
 80052e2:	e006      	b.n	80052f2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	461a      	mov	r2, r3
 80052ea:	4b08      	ldr	r3, [pc, #32]	; (800530c <DMA_CalcBaseAndBitshift+0x68>)
 80052ec:	4013      	ands	r3, r2
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3714      	adds	r7, #20
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	aaaaaaab 	.word	0xaaaaaaab
 8005308:	0800bdb8 	.word	0x0800bdb8
 800530c:	fffffc00 	.word	0xfffffc00

08005310 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005318:	2300      	movs	r3, #0
 800531a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005320:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	699b      	ldr	r3, [r3, #24]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d11f      	bne.n	800536a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2b03      	cmp	r3, #3
 800532e:	d855      	bhi.n	80053dc <DMA_CheckFifoParam+0xcc>
 8005330:	a201      	add	r2, pc, #4	; (adr r2, 8005338 <DMA_CheckFifoParam+0x28>)
 8005332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005336:	bf00      	nop
 8005338:	08005349 	.word	0x08005349
 800533c:	0800535b 	.word	0x0800535b
 8005340:	08005349 	.word	0x08005349
 8005344:	080053dd 	.word	0x080053dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005350:	2b00      	cmp	r3, #0
 8005352:	d045      	beq.n	80053e0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005358:	e042      	b.n	80053e0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005362:	d13f      	bne.n	80053e4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005368:	e03c      	b.n	80053e4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005372:	d121      	bne.n	80053b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b03      	cmp	r3, #3
 8005378:	d836      	bhi.n	80053e8 <DMA_CheckFifoParam+0xd8>
 800537a:	a201      	add	r2, pc, #4	; (adr r2, 8005380 <DMA_CheckFifoParam+0x70>)
 800537c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005380:	08005391 	.word	0x08005391
 8005384:	08005397 	.word	0x08005397
 8005388:	08005391 	.word	0x08005391
 800538c:	080053a9 	.word	0x080053a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	73fb      	strb	r3, [r7, #15]
      break;
 8005394:	e02f      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800539a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d024      	beq.n	80053ec <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053a6:	e021      	b.n	80053ec <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053b0:	d11e      	bne.n	80053f0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80053b6:	e01b      	b.n	80053f0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d902      	bls.n	80053c4 <DMA_CheckFifoParam+0xb4>
 80053be:	2b03      	cmp	r3, #3
 80053c0:	d003      	beq.n	80053ca <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053c2:	e018      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	73fb      	strb	r3, [r7, #15]
      break;
 80053c8:	e015      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00e      	beq.n	80053f4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	73fb      	strb	r3, [r7, #15]
      break;
 80053da:	e00b      	b.n	80053f4 <DMA_CheckFifoParam+0xe4>
      break;
 80053dc:	bf00      	nop
 80053de:	e00a      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      break;
 80053e0:	bf00      	nop
 80053e2:	e008      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      break;
 80053e4:	bf00      	nop
 80053e6:	e006      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      break;
 80053e8:	bf00      	nop
 80053ea:	e004      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      break;
 80053ec:	bf00      	nop
 80053ee:	e002      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      break;   
 80053f0:	bf00      	nop
 80053f2:	e000      	b.n	80053f6 <DMA_CheckFifoParam+0xe6>
      break;
 80053f4:	bf00      	nop
    }
  } 
  
  return status; 
 80053f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3714      	adds	r7, #20
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005404:	b480      	push	{r7}
 8005406:	b089      	sub	sp, #36	; 0x24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800540e:	2300      	movs	r3, #0
 8005410:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005412:	2300      	movs	r3, #0
 8005414:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005416:	2300      	movs	r3, #0
 8005418:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800541a:	2300      	movs	r3, #0
 800541c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800541e:	2300      	movs	r3, #0
 8005420:	61fb      	str	r3, [r7, #28]
 8005422:	e175      	b.n	8005710 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005424:	2201      	movs	r2, #1
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	fa02 f303 	lsl.w	r3, r2, r3
 800542c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	4013      	ands	r3, r2
 8005436:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	429a      	cmp	r2, r3
 800543e:	f040 8164 	bne.w	800570a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d00b      	beq.n	8005462 <HAL_GPIO_Init+0x5e>
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	2b02      	cmp	r3, #2
 8005450:	d007      	beq.n	8005462 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005456:	2b11      	cmp	r3, #17
 8005458:	d003      	beq.n	8005462 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	2b12      	cmp	r3, #18
 8005460:	d130      	bne.n	80054c4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	005b      	lsls	r3, r3, #1
 800546c:	2203      	movs	r2, #3
 800546e:	fa02 f303 	lsl.w	r3, r2, r3
 8005472:	43db      	mvns	r3, r3
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	4013      	ands	r3, r2
 8005478:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	68da      	ldr	r2, [r3, #12]
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	005b      	lsls	r3, r3, #1
 8005482:	fa02 f303 	lsl.w	r3, r2, r3
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	4313      	orrs	r3, r2
 800548a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	69ba      	ldr	r2, [r7, #24]
 8005490:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005498:	2201      	movs	r2, #1
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	fa02 f303 	lsl.w	r3, r2, r3
 80054a0:	43db      	mvns	r3, r3
 80054a2:	69ba      	ldr	r2, [r7, #24]
 80054a4:	4013      	ands	r3, r2
 80054a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	091b      	lsrs	r3, r3, #4
 80054ae:	f003 0201 	and.w	r2, r3, #1
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	fa02 f303 	lsl.w	r3, r2, r3
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	005b      	lsls	r3, r3, #1
 80054ce:	2203      	movs	r2, #3
 80054d0:	fa02 f303 	lsl.w	r3, r2, r3
 80054d4:	43db      	mvns	r3, r3
 80054d6:	69ba      	ldr	r2, [r7, #24]
 80054d8:	4013      	ands	r3, r2
 80054da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	689a      	ldr	r2, [r3, #8]
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	005b      	lsls	r3, r3, #1
 80054e4:	fa02 f303 	lsl.w	r3, r2, r3
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69ba      	ldr	r2, [r7, #24]
 80054f2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d003      	beq.n	8005504 <HAL_GPIO_Init+0x100>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	2b12      	cmp	r3, #18
 8005502:	d123      	bne.n	800554c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	08da      	lsrs	r2, r3, #3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3208      	adds	r2, #8
 800550c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	f003 0307 	and.w	r3, r3, #7
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	220f      	movs	r2, #15
 800551c:	fa02 f303 	lsl.w	r3, r2, r3
 8005520:	43db      	mvns	r3, r3
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	4013      	ands	r3, r2
 8005526:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	691a      	ldr	r2, [r3, #16]
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	fa02 f303 	lsl.w	r3, r2, r3
 8005538:	69ba      	ldr	r2, [r7, #24]
 800553a:	4313      	orrs	r3, r2
 800553c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	08da      	lsrs	r2, r3, #3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	3208      	adds	r2, #8
 8005546:	69b9      	ldr	r1, [r7, #24]
 8005548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	005b      	lsls	r3, r3, #1
 8005556:	2203      	movs	r2, #3
 8005558:	fa02 f303 	lsl.w	r3, r2, r3
 800555c:	43db      	mvns	r3, r3
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	4013      	ands	r3, r2
 8005562:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f003 0203 	and.w	r2, r3, #3
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	fa02 f303 	lsl.w	r3, r2, r3
 8005574:	69ba      	ldr	r2, [r7, #24]
 8005576:	4313      	orrs	r3, r2
 8005578:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	69ba      	ldr	r2, [r7, #24]
 800557e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 80be 	beq.w	800570a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800558e:	4b65      	ldr	r3, [pc, #404]	; (8005724 <HAL_GPIO_Init+0x320>)
 8005590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005592:	4a64      	ldr	r2, [pc, #400]	; (8005724 <HAL_GPIO_Init+0x320>)
 8005594:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005598:	6453      	str	r3, [r2, #68]	; 0x44
 800559a:	4b62      	ldr	r3, [pc, #392]	; (8005724 <HAL_GPIO_Init+0x320>)
 800559c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800559e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055a2:	60fb      	str	r3, [r7, #12]
 80055a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80055a6:	4a60      	ldr	r2, [pc, #384]	; (8005728 <HAL_GPIO_Init+0x324>)
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	089b      	lsrs	r3, r3, #2
 80055ac:	3302      	adds	r3, #2
 80055ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	220f      	movs	r2, #15
 80055be:	fa02 f303 	lsl.w	r3, r2, r3
 80055c2:	43db      	mvns	r3, r3
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	4013      	ands	r3, r2
 80055c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a57      	ldr	r2, [pc, #348]	; (800572c <HAL_GPIO_Init+0x328>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d037      	beq.n	8005642 <HAL_GPIO_Init+0x23e>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a56      	ldr	r2, [pc, #344]	; (8005730 <HAL_GPIO_Init+0x32c>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d031      	beq.n	800563e <HAL_GPIO_Init+0x23a>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a55      	ldr	r2, [pc, #340]	; (8005734 <HAL_GPIO_Init+0x330>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d02b      	beq.n	800563a <HAL_GPIO_Init+0x236>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a54      	ldr	r2, [pc, #336]	; (8005738 <HAL_GPIO_Init+0x334>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d025      	beq.n	8005636 <HAL_GPIO_Init+0x232>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a53      	ldr	r2, [pc, #332]	; (800573c <HAL_GPIO_Init+0x338>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d01f      	beq.n	8005632 <HAL_GPIO_Init+0x22e>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a52      	ldr	r2, [pc, #328]	; (8005740 <HAL_GPIO_Init+0x33c>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d019      	beq.n	800562e <HAL_GPIO_Init+0x22a>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a51      	ldr	r2, [pc, #324]	; (8005744 <HAL_GPIO_Init+0x340>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d013      	beq.n	800562a <HAL_GPIO_Init+0x226>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a50      	ldr	r2, [pc, #320]	; (8005748 <HAL_GPIO_Init+0x344>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00d      	beq.n	8005626 <HAL_GPIO_Init+0x222>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a4f      	ldr	r2, [pc, #316]	; (800574c <HAL_GPIO_Init+0x348>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d007      	beq.n	8005622 <HAL_GPIO_Init+0x21e>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a4e      	ldr	r2, [pc, #312]	; (8005750 <HAL_GPIO_Init+0x34c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d101      	bne.n	800561e <HAL_GPIO_Init+0x21a>
 800561a:	2309      	movs	r3, #9
 800561c:	e012      	b.n	8005644 <HAL_GPIO_Init+0x240>
 800561e:	230a      	movs	r3, #10
 8005620:	e010      	b.n	8005644 <HAL_GPIO_Init+0x240>
 8005622:	2308      	movs	r3, #8
 8005624:	e00e      	b.n	8005644 <HAL_GPIO_Init+0x240>
 8005626:	2307      	movs	r3, #7
 8005628:	e00c      	b.n	8005644 <HAL_GPIO_Init+0x240>
 800562a:	2306      	movs	r3, #6
 800562c:	e00a      	b.n	8005644 <HAL_GPIO_Init+0x240>
 800562e:	2305      	movs	r3, #5
 8005630:	e008      	b.n	8005644 <HAL_GPIO_Init+0x240>
 8005632:	2304      	movs	r3, #4
 8005634:	e006      	b.n	8005644 <HAL_GPIO_Init+0x240>
 8005636:	2303      	movs	r3, #3
 8005638:	e004      	b.n	8005644 <HAL_GPIO_Init+0x240>
 800563a:	2302      	movs	r3, #2
 800563c:	e002      	b.n	8005644 <HAL_GPIO_Init+0x240>
 800563e:	2301      	movs	r3, #1
 8005640:	e000      	b.n	8005644 <HAL_GPIO_Init+0x240>
 8005642:	2300      	movs	r3, #0
 8005644:	69fa      	ldr	r2, [r7, #28]
 8005646:	f002 0203 	and.w	r2, r2, #3
 800564a:	0092      	lsls	r2, r2, #2
 800564c:	4093      	lsls	r3, r2
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	4313      	orrs	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005654:	4934      	ldr	r1, [pc, #208]	; (8005728 <HAL_GPIO_Init+0x324>)
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	089b      	lsrs	r3, r3, #2
 800565a:	3302      	adds	r3, #2
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005662:	4b3c      	ldr	r3, [pc, #240]	; (8005754 <HAL_GPIO_Init+0x350>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	43db      	mvns	r3, r3
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	4013      	ands	r3, r2
 8005670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800567e:	69ba      	ldr	r2, [r7, #24]
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005686:	4a33      	ldr	r2, [pc, #204]	; (8005754 <HAL_GPIO_Init+0x350>)
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800568c:	4b31      	ldr	r3, [pc, #196]	; (8005754 <HAL_GPIO_Init+0x350>)
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	43db      	mvns	r3, r3
 8005696:	69ba      	ldr	r2, [r7, #24]
 8005698:	4013      	ands	r3, r2
 800569a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d003      	beq.n	80056b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80056a8:	69ba      	ldr	r2, [r7, #24]
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056b0:	4a28      	ldr	r2, [pc, #160]	; (8005754 <HAL_GPIO_Init+0x350>)
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80056b6:	4b27      	ldr	r3, [pc, #156]	; (8005754 <HAL_GPIO_Init+0x350>)
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	43db      	mvns	r3, r3
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	4013      	ands	r3, r2
 80056c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d003      	beq.n	80056da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80056da:	4a1e      	ldr	r2, [pc, #120]	; (8005754 <HAL_GPIO_Init+0x350>)
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80056e0:	4b1c      	ldr	r3, [pc, #112]	; (8005754 <HAL_GPIO_Init+0x350>)
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	43db      	mvns	r3, r3
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	4013      	ands	r3, r2
 80056ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d003      	beq.n	8005704 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	4313      	orrs	r3, r2
 8005702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005704:	4a13      	ldr	r2, [pc, #76]	; (8005754 <HAL_GPIO_Init+0x350>)
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	3301      	adds	r3, #1
 800570e:	61fb      	str	r3, [r7, #28]
 8005710:	69fb      	ldr	r3, [r7, #28]
 8005712:	2b0f      	cmp	r3, #15
 8005714:	f67f ae86 	bls.w	8005424 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005718:	bf00      	nop
 800571a:	3724      	adds	r7, #36	; 0x24
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr
 8005724:	40023800 	.word	0x40023800
 8005728:	40013800 	.word	0x40013800
 800572c:	40020000 	.word	0x40020000
 8005730:	40020400 	.word	0x40020400
 8005734:	40020800 	.word	0x40020800
 8005738:	40020c00 	.word	0x40020c00
 800573c:	40021000 	.word	0x40021000
 8005740:	40021400 	.word	0x40021400
 8005744:	40021800 	.word	0x40021800
 8005748:	40021c00 	.word	0x40021c00
 800574c:	40022000 	.word	0x40022000
 8005750:	40022400 	.word	0x40022400
 8005754:	40013c00 	.word	0x40013c00

08005758 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691a      	ldr	r2, [r3, #16]
 8005768:	887b      	ldrh	r3, [r7, #2]
 800576a:	4013      	ands	r3, r2
 800576c:	2b00      	cmp	r3, #0
 800576e:	d002      	beq.n	8005776 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005770:	2301      	movs	r3, #1
 8005772:	73fb      	strb	r3, [r7, #15]
 8005774:	e001      	b.n	800577a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005776:	2300      	movs	r3, #0
 8005778:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800577a:	7bfb      	ldrb	r3, [r7, #15]
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	460b      	mov	r3, r1
 8005792:	807b      	strh	r3, [r7, #2]
 8005794:	4613      	mov	r3, r2
 8005796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005798:	787b      	ldrb	r3, [r7, #1]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800579e:	887a      	ldrh	r2, [r7, #2]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80057a4:	e003      	b.n	80057ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80057a6:	887b      	ldrh	r3, [r7, #2]
 80057a8:	041a      	lsls	r2, r3, #16
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	619a      	str	r2, [r3, #24]
}
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
	...

080057bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	4603      	mov	r3, r0
 80057c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80057c6:	4b08      	ldr	r3, [pc, #32]	; (80057e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057c8:	695a      	ldr	r2, [r3, #20]
 80057ca:	88fb      	ldrh	r3, [r7, #6]
 80057cc:	4013      	ands	r3, r2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d006      	beq.n	80057e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057d2:	4a05      	ldr	r2, [pc, #20]	; (80057e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057d4:	88fb      	ldrh	r3, [r7, #6]
 80057d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057d8:	88fb      	ldrh	r3, [r7, #6]
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 f806 	bl	80057ec <HAL_GPIO_EXTI_Callback>
  }
}
 80057e0:	bf00      	nop
 80057e2:	3708      	adds	r7, #8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40013c00 	.word	0x40013c00

080057ec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	4603      	mov	r3, r0
 80057f4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
	...

08005804 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800580c:	2300      	movs	r3, #0
 800580e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e29b      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	f000 8087 	beq.w	8005936 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005828:	4b96      	ldr	r3, [pc, #600]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f003 030c 	and.w	r3, r3, #12
 8005830:	2b04      	cmp	r3, #4
 8005832:	d00c      	beq.n	800584e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005834:	4b93      	ldr	r3, [pc, #588]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f003 030c 	and.w	r3, r3, #12
 800583c:	2b08      	cmp	r3, #8
 800583e:	d112      	bne.n	8005866 <HAL_RCC_OscConfig+0x62>
 8005840:	4b90      	ldr	r3, [pc, #576]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005848:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800584c:	d10b      	bne.n	8005866 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800584e:	4b8d      	ldr	r3, [pc, #564]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d06c      	beq.n	8005934 <HAL_RCC_OscConfig+0x130>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d168      	bne.n	8005934 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e275      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800586e:	d106      	bne.n	800587e <HAL_RCC_OscConfig+0x7a>
 8005870:	4b84      	ldr	r3, [pc, #528]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a83      	ldr	r2, [pc, #524]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005876:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800587a:	6013      	str	r3, [r2, #0]
 800587c:	e02e      	b.n	80058dc <HAL_RCC_OscConfig+0xd8>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10c      	bne.n	80058a0 <HAL_RCC_OscConfig+0x9c>
 8005886:	4b7f      	ldr	r3, [pc, #508]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a7e      	ldr	r2, [pc, #504]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 800588c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	4b7c      	ldr	r3, [pc, #496]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a7b      	ldr	r2, [pc, #492]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005898:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800589c:	6013      	str	r3, [r2, #0]
 800589e:	e01d      	b.n	80058dc <HAL_RCC_OscConfig+0xd8>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058a8:	d10c      	bne.n	80058c4 <HAL_RCC_OscConfig+0xc0>
 80058aa:	4b76      	ldr	r3, [pc, #472]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a75      	ldr	r2, [pc, #468]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058b4:	6013      	str	r3, [r2, #0]
 80058b6:	4b73      	ldr	r3, [pc, #460]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a72      	ldr	r2, [pc, #456]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058c0:	6013      	str	r3, [r2, #0]
 80058c2:	e00b      	b.n	80058dc <HAL_RCC_OscConfig+0xd8>
 80058c4:	4b6f      	ldr	r3, [pc, #444]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a6e      	ldr	r2, [pc, #440]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058ce:	6013      	str	r3, [r2, #0]
 80058d0:	4b6c      	ldr	r3, [pc, #432]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a6b      	ldr	r2, [pc, #428]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80058d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d013      	beq.n	800590c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e4:	f7fe f804 	bl	80038f0 <HAL_GetTick>
 80058e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ea:	e008      	b.n	80058fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058ec:	f7fe f800 	bl	80038f0 <HAL_GetTick>
 80058f0:	4602      	mov	r2, r0
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	2b64      	cmp	r3, #100	; 0x64
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e229      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058fe:	4b61      	ldr	r3, [pc, #388]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d0f0      	beq.n	80058ec <HAL_RCC_OscConfig+0xe8>
 800590a:	e014      	b.n	8005936 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800590c:	f7fd fff0 	bl	80038f0 <HAL_GetTick>
 8005910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005912:	e008      	b.n	8005926 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005914:	f7fd ffec 	bl	80038f0 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	2b64      	cmp	r3, #100	; 0x64
 8005920:	d901      	bls.n	8005926 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e215      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005926:	4b57      	ldr	r3, [pc, #348]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1f0      	bne.n	8005914 <HAL_RCC_OscConfig+0x110>
 8005932:	e000      	b.n	8005936 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005934:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b00      	cmp	r3, #0
 8005940:	d069      	beq.n	8005a16 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005942:	4b50      	ldr	r3, [pc, #320]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 030c 	and.w	r3, r3, #12
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00b      	beq.n	8005966 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800594e:	4b4d      	ldr	r3, [pc, #308]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 030c 	and.w	r3, r3, #12
 8005956:	2b08      	cmp	r3, #8
 8005958:	d11c      	bne.n	8005994 <HAL_RCC_OscConfig+0x190>
 800595a:	4b4a      	ldr	r3, [pc, #296]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d116      	bne.n	8005994 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005966:	4b47      	ldr	r3, [pc, #284]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d005      	beq.n	800597e <HAL_RCC_OscConfig+0x17a>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d001      	beq.n	800597e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e1e9      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800597e:	4b41      	ldr	r3, [pc, #260]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	493d      	ldr	r1, [pc, #244]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 800598e:	4313      	orrs	r3, r2
 8005990:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005992:	e040      	b.n	8005a16 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d023      	beq.n	80059e4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800599c:	4b39      	ldr	r3, [pc, #228]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a38      	ldr	r2, [pc, #224]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80059a2:	f043 0301 	orr.w	r3, r3, #1
 80059a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a8:	f7fd ffa2 	bl	80038f0 <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059b0:	f7fd ff9e 	bl	80038f0 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e1c7      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059c2:	4b30      	ldr	r3, [pc, #192]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0f0      	beq.n	80059b0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ce:	4b2d      	ldr	r3, [pc, #180]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	4929      	ldr	r1, [pc, #164]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	600b      	str	r3, [r1, #0]
 80059e2:	e018      	b.n	8005a16 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059e4:	4b27      	ldr	r3, [pc, #156]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a26      	ldr	r2, [pc, #152]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 80059ea:	f023 0301 	bic.w	r3, r3, #1
 80059ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f0:	f7fd ff7e 	bl	80038f0 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059f6:	e008      	b.n	8005a0a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059f8:	f7fd ff7a 	bl	80038f0 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e1a3      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a0a:	4b1e      	ldr	r3, [pc, #120]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1f0      	bne.n	80059f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 0308 	and.w	r3, r3, #8
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d038      	beq.n	8005a94 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d019      	beq.n	8005a5e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a2a:	4b16      	ldr	r3, [pc, #88]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005a2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a2e:	4a15      	ldr	r2, [pc, #84]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005a30:	f043 0301 	orr.w	r3, r3, #1
 8005a34:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a36:	f7fd ff5b 	bl	80038f0 <HAL_GetTick>
 8005a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a3c:	e008      	b.n	8005a50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a3e:	f7fd ff57 	bl	80038f0 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d901      	bls.n	8005a50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e180      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a50:	4b0c      	ldr	r3, [pc, #48]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005a52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a54:	f003 0302 	and.w	r3, r3, #2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d0f0      	beq.n	8005a3e <HAL_RCC_OscConfig+0x23a>
 8005a5c:	e01a      	b.n	8005a94 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a5e:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a62:	4a08      	ldr	r2, [pc, #32]	; (8005a84 <HAL_RCC_OscConfig+0x280>)
 8005a64:	f023 0301 	bic.w	r3, r3, #1
 8005a68:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a6a:	f7fd ff41 	bl	80038f0 <HAL_GetTick>
 8005a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a70:	e00a      	b.n	8005a88 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a72:	f7fd ff3d 	bl	80038f0 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d903      	bls.n	8005a88 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e166      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
 8005a84:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a88:	4b92      	ldr	r3, [pc, #584]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005a8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d1ee      	bne.n	8005a72 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 80a4 	beq.w	8005bea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aa2:	4b8c      	ldr	r3, [pc, #560]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10d      	bne.n	8005aca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aae:	4b89      	ldr	r3, [pc, #548]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	4a88      	ldr	r2, [pc, #544]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8005aba:	4b86      	ldr	r3, [pc, #536]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ac2:	60bb      	str	r3, [r7, #8]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005aca:	4b83      	ldr	r3, [pc, #524]	; (8005cd8 <HAL_RCC_OscConfig+0x4d4>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d118      	bne.n	8005b08 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005ad6:	4b80      	ldr	r3, [pc, #512]	; (8005cd8 <HAL_RCC_OscConfig+0x4d4>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a7f      	ldr	r2, [pc, #508]	; (8005cd8 <HAL_RCC_OscConfig+0x4d4>)
 8005adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ae2:	f7fd ff05 	bl	80038f0 <HAL_GetTick>
 8005ae6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ae8:	e008      	b.n	8005afc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aea:	f7fd ff01 	bl	80038f0 <HAL_GetTick>
 8005aee:	4602      	mov	r2, r0
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	2b64      	cmp	r3, #100	; 0x64
 8005af6:	d901      	bls.n	8005afc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e12a      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005afc:	4b76      	ldr	r3, [pc, #472]	; (8005cd8 <HAL_RCC_OscConfig+0x4d4>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0f0      	beq.n	8005aea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d106      	bne.n	8005b1e <HAL_RCC_OscConfig+0x31a>
 8005b10:	4b70      	ldr	r3, [pc, #448]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b14:	4a6f      	ldr	r2, [pc, #444]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b16:	f043 0301 	orr.w	r3, r3, #1
 8005b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b1c:	e02d      	b.n	8005b7a <HAL_RCC_OscConfig+0x376>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10c      	bne.n	8005b40 <HAL_RCC_OscConfig+0x33c>
 8005b26:	4b6b      	ldr	r3, [pc, #428]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b2a:	4a6a      	ldr	r2, [pc, #424]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b2c:	f023 0301 	bic.w	r3, r3, #1
 8005b30:	6713      	str	r3, [r2, #112]	; 0x70
 8005b32:	4b68      	ldr	r3, [pc, #416]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b36:	4a67      	ldr	r2, [pc, #412]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b38:	f023 0304 	bic.w	r3, r3, #4
 8005b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b3e:	e01c      	b.n	8005b7a <HAL_RCC_OscConfig+0x376>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2b05      	cmp	r3, #5
 8005b46:	d10c      	bne.n	8005b62 <HAL_RCC_OscConfig+0x35e>
 8005b48:	4b62      	ldr	r3, [pc, #392]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b4c:	4a61      	ldr	r2, [pc, #388]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b4e:	f043 0304 	orr.w	r3, r3, #4
 8005b52:	6713      	str	r3, [r2, #112]	; 0x70
 8005b54:	4b5f      	ldr	r3, [pc, #380]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b58:	4a5e      	ldr	r2, [pc, #376]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b5a:	f043 0301 	orr.w	r3, r3, #1
 8005b5e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b60:	e00b      	b.n	8005b7a <HAL_RCC_OscConfig+0x376>
 8005b62:	4b5c      	ldr	r3, [pc, #368]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b66:	4a5b      	ldr	r2, [pc, #364]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b68:	f023 0301 	bic.w	r3, r3, #1
 8005b6c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b6e:	4b59      	ldr	r3, [pc, #356]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b72:	4a58      	ldr	r2, [pc, #352]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005b74:	f023 0304 	bic.w	r3, r3, #4
 8005b78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d015      	beq.n	8005bae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b82:	f7fd feb5 	bl	80038f0 <HAL_GetTick>
 8005b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b88:	e00a      	b.n	8005ba0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b8a:	f7fd feb1 	bl	80038f0 <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d901      	bls.n	8005ba0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e0d8      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ba0:	4b4c      	ldr	r3, [pc, #304]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba4:	f003 0302 	and.w	r3, r3, #2
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d0ee      	beq.n	8005b8a <HAL_RCC_OscConfig+0x386>
 8005bac:	e014      	b.n	8005bd8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bae:	f7fd fe9f 	bl	80038f0 <HAL_GetTick>
 8005bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bb4:	e00a      	b.n	8005bcc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bb6:	f7fd fe9b 	bl	80038f0 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d901      	bls.n	8005bcc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e0c2      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bcc:	4b41      	ldr	r3, [pc, #260]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1ee      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bd8:	7dfb      	ldrb	r3, [r7, #23]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d105      	bne.n	8005bea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bde:	4b3d      	ldr	r3, [pc, #244]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be2:	4a3c      	ldr	r2, [pc, #240]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005be4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005be8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f000 80ae 	beq.w	8005d50 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bf4:	4b37      	ldr	r3, [pc, #220]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f003 030c 	and.w	r3, r3, #12
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d06d      	beq.n	8005cdc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d14b      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c08:	4b32      	ldr	r3, [pc, #200]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a31      	ldr	r2, [pc, #196]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005c0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c14:	f7fd fe6c 	bl	80038f0 <HAL_GetTick>
 8005c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c1a:	e008      	b.n	8005c2e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c1c:	f7fd fe68 	bl	80038f0 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d901      	bls.n	8005c2e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e091      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c2e:	4b29      	ldr	r3, [pc, #164]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1f0      	bne.n	8005c1c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69da      	ldr	r2, [r3, #28]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c48:	019b      	lsls	r3, r3, #6
 8005c4a:	431a      	orrs	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c50:	085b      	lsrs	r3, r3, #1
 8005c52:	3b01      	subs	r3, #1
 8005c54:	041b      	lsls	r3, r3, #16
 8005c56:	431a      	orrs	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5c:	061b      	lsls	r3, r3, #24
 8005c5e:	431a      	orrs	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c64:	071b      	lsls	r3, r3, #28
 8005c66:	491b      	ldr	r1, [pc, #108]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c6c:	4b19      	ldr	r3, [pc, #100]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a18      	ldr	r2, [pc, #96]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005c72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c78:	f7fd fe3a 	bl	80038f0 <HAL_GetTick>
 8005c7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c7e:	e008      	b.n	8005c92 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c80:	f7fd fe36 	bl	80038f0 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e05f      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c92:	4b10      	ldr	r3, [pc, #64]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d0f0      	beq.n	8005c80 <HAL_RCC_OscConfig+0x47c>
 8005c9e:	e057      	b.n	8005d50 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ca0:	4b0c      	ldr	r3, [pc, #48]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a0b      	ldr	r2, [pc, #44]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005caa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cac:	f7fd fe20 	bl	80038f0 <HAL_GetTick>
 8005cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cb2:	e008      	b.n	8005cc6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cb4:	f7fd fe1c 	bl	80038f0 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e045      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cc6:	4b03      	ldr	r3, [pc, #12]	; (8005cd4 <HAL_RCC_OscConfig+0x4d0>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1f0      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x4b0>
 8005cd2:	e03d      	b.n	8005d50 <HAL_RCC_OscConfig+0x54c>
 8005cd4:	40023800 	.word	0x40023800
 8005cd8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005cdc:	4b1f      	ldr	r3, [pc, #124]	; (8005d5c <HAL_RCC_OscConfig+0x558>)
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d030      	beq.n	8005d4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d129      	bne.n	8005d4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d122      	bne.n	8005d4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d12:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d119      	bne.n	8005d4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d22:	085b      	lsrs	r3, r3, #1
 8005d24:	3b01      	subs	r3, #1
 8005d26:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d10f      	bne.n	8005d4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d36:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d107      	bne.n	8005d4c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d46:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d001      	beq.n	8005d50 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e000      	b.n	8005d52 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3718      	adds	r7, #24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	40023800 	.word	0x40023800

08005d60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e0d0      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d78:	4b6a      	ldr	r3, [pc, #424]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 030f 	and.w	r3, r3, #15
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d910      	bls.n	8005da8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d86:	4b67      	ldr	r3, [pc, #412]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f023 020f 	bic.w	r2, r3, #15
 8005d8e:	4965      	ldr	r1, [pc, #404]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d96:	4b63      	ldr	r3, [pc, #396]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 030f 	and.w	r3, r3, #15
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d001      	beq.n	8005da8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e0b8      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d020      	beq.n	8005df6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0304 	and.w	r3, r3, #4
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d005      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dc0:	4b59      	ldr	r3, [pc, #356]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	4a58      	ldr	r2, [pc, #352]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005dc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0308 	and.w	r3, r3, #8
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d005      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dd8:	4b53      	ldr	r3, [pc, #332]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	4a52      	ldr	r2, [pc, #328]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005dde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005de2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005de4:	4b50      	ldr	r3, [pc, #320]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	494d      	ldr	r1, [pc, #308]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d040      	beq.n	8005e84 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d107      	bne.n	8005e1a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e0a:	4b47      	ldr	r3, [pc, #284]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d115      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e07f      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d107      	bne.n	8005e32 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e22:	4b41      	ldr	r3, [pc, #260]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d109      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e073      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e32:	4b3d      	ldr	r3, [pc, #244]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0302 	and.w	r3, r3, #2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e06b      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e42:	4b39      	ldr	r3, [pc, #228]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f023 0203 	bic.w	r2, r3, #3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	4936      	ldr	r1, [pc, #216]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005e50:	4313      	orrs	r3, r2
 8005e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e54:	f7fd fd4c 	bl	80038f0 <HAL_GetTick>
 8005e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e5a:	e00a      	b.n	8005e72 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e5c:	f7fd fd48 	bl	80038f0 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e053      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e72:	4b2d      	ldr	r3, [pc, #180]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f003 020c 	and.w	r2, r3, #12
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d1eb      	bne.n	8005e5c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e84:	4b27      	ldr	r3, [pc, #156]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 030f 	and.w	r3, r3, #15
 8005e8c:	683a      	ldr	r2, [r7, #0]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d210      	bcs.n	8005eb4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e92:	4b24      	ldr	r3, [pc, #144]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f023 020f 	bic.w	r2, r3, #15
 8005e9a:	4922      	ldr	r1, [pc, #136]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ea2:	4b20      	ldr	r3, [pc, #128]	; (8005f24 <HAL_RCC_ClockConfig+0x1c4>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 030f 	and.w	r3, r3, #15
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d001      	beq.n	8005eb4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e032      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0304 	and.w	r3, r3, #4
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d008      	beq.n	8005ed2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ec0:	4b19      	ldr	r3, [pc, #100]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	4916      	ldr	r1, [pc, #88]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0308 	and.w	r3, r3, #8
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d009      	beq.n	8005ef2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ede:	4b12      	ldr	r3, [pc, #72]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	490e      	ldr	r1, [pc, #56]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ef2:	f000 f821 	bl	8005f38 <HAL_RCC_GetSysClockFreq>
 8005ef6:	4601      	mov	r1, r0
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	; (8005f28 <HAL_RCC_ClockConfig+0x1c8>)
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	091b      	lsrs	r3, r3, #4
 8005efe:	f003 030f 	and.w	r3, r3, #15
 8005f02:	4a0a      	ldr	r2, [pc, #40]	; (8005f2c <HAL_RCC_ClockConfig+0x1cc>)
 8005f04:	5cd3      	ldrb	r3, [r2, r3]
 8005f06:	fa21 f303 	lsr.w	r3, r1, r3
 8005f0a:	4a09      	ldr	r2, [pc, #36]	; (8005f30 <HAL_RCC_ClockConfig+0x1d0>)
 8005f0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005f0e:	4b09      	ldr	r3, [pc, #36]	; (8005f34 <HAL_RCC_ClockConfig+0x1d4>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fd fb2a 	bl	800356c <HAL_InitTick>

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	40023c00 	.word	0x40023c00
 8005f28:	40023800 	.word	0x40023800
 8005f2c:	0800bda0 	.word	0x0800bda0
 8005f30:	20000030 	.word	0x20000030
 8005f34:	20000034 	.word	0x20000034

08005f38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	607b      	str	r3, [r7, #4]
 8005f42:	2300      	movs	r3, #0
 8005f44:	60fb      	str	r3, [r7, #12]
 8005f46:	2300      	movs	r3, #0
 8005f48:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f4e:	4b50      	ldr	r3, [pc, #320]	; (8006090 <HAL_RCC_GetSysClockFreq+0x158>)
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f003 030c 	and.w	r3, r3, #12
 8005f56:	2b04      	cmp	r3, #4
 8005f58:	d007      	beq.n	8005f6a <HAL_RCC_GetSysClockFreq+0x32>
 8005f5a:	2b08      	cmp	r3, #8
 8005f5c:	d008      	beq.n	8005f70 <HAL_RCC_GetSysClockFreq+0x38>
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f040 808d 	bne.w	800607e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f64:	4b4b      	ldr	r3, [pc, #300]	; (8006094 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005f66:	60bb      	str	r3, [r7, #8]
      break;
 8005f68:	e08c      	b.n	8006084 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f6a:	4b4b      	ldr	r3, [pc, #300]	; (8006098 <HAL_RCC_GetSysClockFreq+0x160>)
 8005f6c:	60bb      	str	r3, [r7, #8]
      break;
 8005f6e:	e089      	b.n	8006084 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f70:	4b47      	ldr	r3, [pc, #284]	; (8006090 <HAL_RCC_GetSysClockFreq+0x158>)
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f78:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005f7a:	4b45      	ldr	r3, [pc, #276]	; (8006090 <HAL_RCC_GetSysClockFreq+0x158>)
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d023      	beq.n	8005fce <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f86:	4b42      	ldr	r3, [pc, #264]	; (8006090 <HAL_RCC_GetSysClockFreq+0x158>)
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	099b      	lsrs	r3, r3, #6
 8005f8c:	f04f 0400 	mov.w	r4, #0
 8005f90:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	ea03 0501 	and.w	r5, r3, r1
 8005f9c:	ea04 0602 	and.w	r6, r4, r2
 8005fa0:	4a3d      	ldr	r2, [pc, #244]	; (8006098 <HAL_RCC_GetSysClockFreq+0x160>)
 8005fa2:	fb02 f106 	mul.w	r1, r2, r6
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	fb02 f205 	mul.w	r2, r2, r5
 8005fac:	440a      	add	r2, r1
 8005fae:	493a      	ldr	r1, [pc, #232]	; (8006098 <HAL_RCC_GetSysClockFreq+0x160>)
 8005fb0:	fba5 0101 	umull	r0, r1, r5, r1
 8005fb4:	1853      	adds	r3, r2, r1
 8005fb6:	4619      	mov	r1, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f04f 0400 	mov.w	r4, #0
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	4623      	mov	r3, r4
 8005fc2:	f7fa f995 	bl	80002f0 <__aeabi_uldivmod>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	460c      	mov	r4, r1
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	e049      	b.n	8006062 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fce:	4b30      	ldr	r3, [pc, #192]	; (8006090 <HAL_RCC_GetSysClockFreq+0x158>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	099b      	lsrs	r3, r3, #6
 8005fd4:	f04f 0400 	mov.w	r4, #0
 8005fd8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005fdc:	f04f 0200 	mov.w	r2, #0
 8005fe0:	ea03 0501 	and.w	r5, r3, r1
 8005fe4:	ea04 0602 	and.w	r6, r4, r2
 8005fe8:	4629      	mov	r1, r5
 8005fea:	4632      	mov	r2, r6
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	f04f 0400 	mov.w	r4, #0
 8005ff4:	0154      	lsls	r4, r2, #5
 8005ff6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005ffa:	014b      	lsls	r3, r1, #5
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	4622      	mov	r2, r4
 8006000:	1b49      	subs	r1, r1, r5
 8006002:	eb62 0206 	sbc.w	r2, r2, r6
 8006006:	f04f 0300 	mov.w	r3, #0
 800600a:	f04f 0400 	mov.w	r4, #0
 800600e:	0194      	lsls	r4, r2, #6
 8006010:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006014:	018b      	lsls	r3, r1, #6
 8006016:	1a5b      	subs	r3, r3, r1
 8006018:	eb64 0402 	sbc.w	r4, r4, r2
 800601c:	f04f 0100 	mov.w	r1, #0
 8006020:	f04f 0200 	mov.w	r2, #0
 8006024:	00e2      	lsls	r2, r4, #3
 8006026:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800602a:	00d9      	lsls	r1, r3, #3
 800602c:	460b      	mov	r3, r1
 800602e:	4614      	mov	r4, r2
 8006030:	195b      	adds	r3, r3, r5
 8006032:	eb44 0406 	adc.w	r4, r4, r6
 8006036:	f04f 0100 	mov.w	r1, #0
 800603a:	f04f 0200 	mov.w	r2, #0
 800603e:	02a2      	lsls	r2, r4, #10
 8006040:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006044:	0299      	lsls	r1, r3, #10
 8006046:	460b      	mov	r3, r1
 8006048:	4614      	mov	r4, r2
 800604a:	4618      	mov	r0, r3
 800604c:	4621      	mov	r1, r4
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f04f 0400 	mov.w	r4, #0
 8006054:	461a      	mov	r2, r3
 8006056:	4623      	mov	r3, r4
 8006058:	f7fa f94a 	bl	80002f0 <__aeabi_uldivmod>
 800605c:	4603      	mov	r3, r0
 800605e:	460c      	mov	r4, r1
 8006060:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006062:	4b0b      	ldr	r3, [pc, #44]	; (8006090 <HAL_RCC_GetSysClockFreq+0x158>)
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	0c1b      	lsrs	r3, r3, #16
 8006068:	f003 0303 	and.w	r3, r3, #3
 800606c:	3301      	adds	r3, #1
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	fbb2 f3f3 	udiv	r3, r2, r3
 800607a:	60bb      	str	r3, [r7, #8]
      break;
 800607c:	e002      	b.n	8006084 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800607e:	4b05      	ldr	r3, [pc, #20]	; (8006094 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006080:	60bb      	str	r3, [r7, #8]
      break;
 8006082:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006084:	68bb      	ldr	r3, [r7, #8]
}
 8006086:	4618      	mov	r0, r3
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800608e:	bf00      	nop
 8006090:	40023800 	.word	0x40023800
 8006094:	00f42400 	.word	0x00f42400
 8006098:	017d7840 	.word	0x017d7840

0800609c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800609c:	b480      	push	{r7}
 800609e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060a0:	4b03      	ldr	r3, [pc, #12]	; (80060b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80060a2:	681b      	ldr	r3, [r3, #0]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	20000030 	.word	0x20000030

080060b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060b8:	f7ff fff0 	bl	800609c <HAL_RCC_GetHCLKFreq>
 80060bc:	4601      	mov	r1, r0
 80060be:	4b05      	ldr	r3, [pc, #20]	; (80060d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	0a9b      	lsrs	r3, r3, #10
 80060c4:	f003 0307 	and.w	r3, r3, #7
 80060c8:	4a03      	ldr	r2, [pc, #12]	; (80060d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060ca:	5cd3      	ldrb	r3, [r2, r3]
 80060cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	40023800 	.word	0x40023800
 80060d8:	0800bdb0 	.word	0x0800bdb0

080060dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80060e0:	f7ff ffdc 	bl	800609c <HAL_RCC_GetHCLKFreq>
 80060e4:	4601      	mov	r1, r0
 80060e6:	4b05      	ldr	r3, [pc, #20]	; (80060fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	0b5b      	lsrs	r3, r3, #13
 80060ec:	f003 0307 	and.w	r3, r3, #7
 80060f0:	4a03      	ldr	r2, [pc, #12]	; (8006100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060f2:	5cd3      	ldrb	r3, [r2, r3]
 80060f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	40023800 	.word	0x40023800
 8006100:	0800bdb0 	.word	0x0800bdb0

08006104 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	220f      	movs	r2, #15
 8006112:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006114:	4b12      	ldr	r3, [pc, #72]	; (8006160 <HAL_RCC_GetClockConfig+0x5c>)
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f003 0203 	and.w	r2, r3, #3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006120:	4b0f      	ldr	r3, [pc, #60]	; (8006160 <HAL_RCC_GetClockConfig+0x5c>)
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800612c:	4b0c      	ldr	r3, [pc, #48]	; (8006160 <HAL_RCC_GetClockConfig+0x5c>)
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006138:	4b09      	ldr	r3, [pc, #36]	; (8006160 <HAL_RCC_GetClockConfig+0x5c>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	08db      	lsrs	r3, r3, #3
 800613e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006146:	4b07      	ldr	r3, [pc, #28]	; (8006164 <HAL_RCC_GetClockConfig+0x60>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 020f 	and.w	r2, r3, #15
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	601a      	str	r2, [r3, #0]
}
 8006152:	bf00      	nop
 8006154:	370c      	adds	r7, #12
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	40023800 	.word	0x40023800
 8006164:	40023c00 	.word	0x40023c00

08006168 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006170:	2300      	movs	r3, #0
 8006172:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006178:	2300      	movs	r3, #0
 800617a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800617c:	2300      	movs	r3, #0
 800617e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006180:	2300      	movs	r3, #0
 8006182:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b00      	cmp	r3, #0
 800618e:	d012      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006190:	4b69      	ldr	r3, [pc, #420]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	4a68      	ldr	r2, [pc, #416]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006196:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800619a:	6093      	str	r3, [r2, #8]
 800619c:	4b66      	ldr	r3, [pc, #408]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a4:	4964      	ldr	r1, [pc, #400]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061a6:	4313      	orrs	r3, r2
 80061a8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80061b2:	2301      	movs	r3, #1
 80061b4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d017      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80061c2:	4b5d      	ldr	r3, [pc, #372]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d0:	4959      	ldr	r1, [pc, #356]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061d2:	4313      	orrs	r3, r2
 80061d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061e0:	d101      	bne.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80061e2:	2301      	movs	r3, #1
 80061e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80061ee:	2301      	movs	r3, #1
 80061f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d017      	beq.n	800622e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80061fe:	4b4e      	ldr	r3, [pc, #312]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006200:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006204:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620c:	494a      	ldr	r1, [pc, #296]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800620e:	4313      	orrs	r3, r2
 8006210:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006218:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800621c:	d101      	bne.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800621e:	2301      	movs	r3, #1
 8006220:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800622a:	2301      	movs	r3, #1
 800622c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006236:	2b00      	cmp	r3, #0
 8006238:	d001      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800623a:	2301      	movs	r3, #1
 800623c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0320 	and.w	r3, r3, #32
 8006246:	2b00      	cmp	r3, #0
 8006248:	f000 808b 	beq.w	8006362 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800624c:	4b3a      	ldr	r3, [pc, #232]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800624e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006250:	4a39      	ldr	r2, [pc, #228]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006252:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006256:	6413      	str	r3, [r2, #64]	; 0x40
 8006258:	4b37      	ldr	r3, [pc, #220]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800625a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006260:	60bb      	str	r3, [r7, #8]
 8006262:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006264:	4b35      	ldr	r3, [pc, #212]	; (800633c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a34      	ldr	r2, [pc, #208]	; (800633c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800626a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800626e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006270:	f7fd fb3e 	bl	80038f0 <HAL_GetTick>
 8006274:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006276:	e008      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006278:	f7fd fb3a 	bl	80038f0 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	2b64      	cmp	r3, #100	; 0x64
 8006284:	d901      	bls.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e356      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800628a:	4b2c      	ldr	r3, [pc, #176]	; (800633c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0f0      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006296:	4b28      	ldr	r3, [pc, #160]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800629a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800629e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d035      	beq.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d02e      	beq.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80062b4:	4b20      	ldr	r3, [pc, #128]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062bc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80062be:	4b1e      	ldr	r3, [pc, #120]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062c2:	4a1d      	ldr	r2, [pc, #116]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062c8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80062ca:	4b1b      	ldr	r3, [pc, #108]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ce:	4a1a      	ldr	r2, [pc, #104]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80062d6:	4a18      	ldr	r2, [pc, #96]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80062dc:	4b16      	ldr	r3, [pc, #88]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e0:	f003 0301 	and.w	r3, r3, #1
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d114      	bne.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062e8:	f7fd fb02 	bl	80038f0 <HAL_GetTick>
 80062ec:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ee:	e00a      	b.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062f0:	f7fd fafe 	bl	80038f0 <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80062fe:	4293      	cmp	r3, r2
 8006300:	d901      	bls.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e318      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006306:	4b0c      	ldr	r3, [pc, #48]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d0ee      	beq.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800631a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800631e:	d111      	bne.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006320:	4b05      	ldr	r3, [pc, #20]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800632c:	4b04      	ldr	r3, [pc, #16]	; (8006340 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800632e:	400b      	ands	r3, r1
 8006330:	4901      	ldr	r1, [pc, #4]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006332:	4313      	orrs	r3, r2
 8006334:	608b      	str	r3, [r1, #8]
 8006336:	e00b      	b.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006338:	40023800 	.word	0x40023800
 800633c:	40007000 	.word	0x40007000
 8006340:	0ffffcff 	.word	0x0ffffcff
 8006344:	4bb1      	ldr	r3, [pc, #708]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	4ab0      	ldr	r2, [pc, #704]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800634a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800634e:	6093      	str	r3, [r2, #8]
 8006350:	4bae      	ldr	r3, [pc, #696]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006352:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800635c:	49ab      	ldr	r1, [pc, #684]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800635e:	4313      	orrs	r3, r2
 8006360:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0310 	and.w	r3, r3, #16
 800636a:	2b00      	cmp	r3, #0
 800636c:	d010      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800636e:	4ba7      	ldr	r3, [pc, #668]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006370:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006374:	4aa5      	ldr	r2, [pc, #660]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006376:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800637a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800637e:	4ba3      	ldr	r3, [pc, #652]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006380:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006388:	49a0      	ldr	r1, [pc, #640]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800638a:	4313      	orrs	r3, r2
 800638c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006398:	2b00      	cmp	r3, #0
 800639a:	d00a      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800639c:	4b9b      	ldr	r3, [pc, #620]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800639e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063aa:	4998      	ldr	r1, [pc, #608]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00a      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063be:	4b93      	ldr	r3, [pc, #588]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80063c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063cc:	498f      	ldr	r1, [pc, #572]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00a      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063e0:	4b8a      	ldr	r3, [pc, #552]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80063e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063ee:	4987      	ldr	r1, [pc, #540]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00a      	beq.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006402:	4b82      	ldr	r3, [pc, #520]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006408:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006410:	497e      	ldr	r1, [pc, #504]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006412:	4313      	orrs	r3, r2
 8006414:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006420:	2b00      	cmp	r3, #0
 8006422:	d00a      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006424:	4b79      	ldr	r3, [pc, #484]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800642a:	f023 0203 	bic.w	r2, r3, #3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006432:	4976      	ldr	r1, [pc, #472]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006434:	4313      	orrs	r3, r2
 8006436:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00a      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006446:	4b71      	ldr	r3, [pc, #452]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800644c:	f023 020c 	bic.w	r2, r3, #12
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006454:	496d      	ldr	r1, [pc, #436]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006456:	4313      	orrs	r3, r2
 8006458:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00a      	beq.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006468:	4b68      	ldr	r3, [pc, #416]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800646a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800646e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006476:	4965      	ldr	r1, [pc, #404]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006478:	4313      	orrs	r3, r2
 800647a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00a      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800648a:	4b60      	ldr	r3, [pc, #384]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800648c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006490:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006498:	495c      	ldr	r1, [pc, #368]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800649a:	4313      	orrs	r3, r2
 800649c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00a      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80064ac:	4b57      	ldr	r3, [pc, #348]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80064ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ba:	4954      	ldr	r1, [pc, #336]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80064bc:	4313      	orrs	r3, r2
 80064be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00a      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80064ce:	4b4f      	ldr	r3, [pc, #316]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80064d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064dc:	494b      	ldr	r1, [pc, #300]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80064de:	4313      	orrs	r3, r2
 80064e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00a      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80064f0:	4b46      	ldr	r3, [pc, #280]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80064f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064fe:	4943      	ldr	r1, [pc, #268]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006500:	4313      	orrs	r3, r2
 8006502:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00a      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006512:	4b3e      	ldr	r3, [pc, #248]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006518:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006520:	493a      	ldr	r1, [pc, #232]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006522:	4313      	orrs	r3, r2
 8006524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00a      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006534:	4b35      	ldr	r3, [pc, #212]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800653a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006542:	4932      	ldr	r1, [pc, #200]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006544:	4313      	orrs	r3, r2
 8006546:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006552:	2b00      	cmp	r3, #0
 8006554:	d011      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006556:	4b2d      	ldr	r3, [pc, #180]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800655c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006564:	4929      	ldr	r1, [pc, #164]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006566:	4313      	orrs	r3, r2
 8006568:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006570:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006574:	d101      	bne.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006576:	2301      	movs	r3, #1
 8006578:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00a      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006586:	4b21      	ldr	r3, [pc, #132]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800658c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006594:	491d      	ldr	r1, [pc, #116]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006596:	4313      	orrs	r3, r2
 8006598:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00b      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80065a8:	4b18      	ldr	r3, [pc, #96]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80065aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065b8:	4914      	ldr	r1, [pc, #80]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00b      	beq.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80065cc:	4b0f      	ldr	r3, [pc, #60]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80065ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065dc:	490b      	ldr	r1, [pc, #44]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00f      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80065f0:	4b06      	ldr	r3, [pc, #24]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80065f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065f6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006600:	4902      	ldr	r1, [pc, #8]	; (800660c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006602:	4313      	orrs	r3, r2
 8006604:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8006608:	e002      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800660a:	bf00      	nop
 800660c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00b      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800661c:	4b80      	ldr	r3, [pc, #512]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800661e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006622:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800662c:	497c      	ldr	r1, [pc, #496]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800662e:	4313      	orrs	r3, r2
 8006630:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d005      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006642:	f040 80d6 	bne.w	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006646:	4b76      	ldr	r3, [pc, #472]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a75      	ldr	r2, [pc, #468]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800664c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006652:	f7fd f94d 	bl	80038f0 <HAL_GetTick>
 8006656:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006658:	e008      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800665a:	f7fd f949 	bl	80038f0 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b64      	cmp	r3, #100	; 0x64
 8006666:	d901      	bls.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e165      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800666c:	4b6c      	ldr	r3, [pc, #432]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1f0      	bne.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 0301 	and.w	r3, r3, #1
 8006680:	2b00      	cmp	r3, #0
 8006682:	d021      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006688:	2b00      	cmp	r3, #0
 800668a:	d11d      	bne.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x560>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800668c:	4b64      	ldr	r3, [pc, #400]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800668e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006692:	0c1b      	lsrs	r3, r3, #16
 8006694:	f003 0303 	and.w	r3, r3, #3
 8006698:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800669a:	4b61      	ldr	r3, [pc, #388]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800669c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066a0:	0e1b      	lsrs	r3, r3, #24
 80066a2:	f003 030f 	and.w	r3, r3, #15
 80066a6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	019a      	lsls	r2, r3, #6
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	041b      	lsls	r3, r3, #16
 80066b2:	431a      	orrs	r2, r3
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	061b      	lsls	r3, r3, #24
 80066b8:	431a      	orrs	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	071b      	lsls	r3, r3, #28
 80066c0:	4957      	ldr	r1, [pc, #348]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d004      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x576>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066dc:	d00a      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x58c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d02e      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066f2:	d129      	bne.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80066f4:	4b4a      	ldr	r3, [pc, #296]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80066f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066fa:	0c1b      	lsrs	r3, r3, #16
 80066fc:	f003 0303 	and.w	r3, r3, #3
 8006700:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006702:	4b47      	ldr	r3, [pc, #284]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006708:	0f1b      	lsrs	r3, r3, #28
 800670a:	f003 0307 	and.w	r3, r3, #7
 800670e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	019a      	lsls	r2, r3, #6
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	041b      	lsls	r3, r3, #16
 800671a:	431a      	orrs	r2, r3
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	061b      	lsls	r3, r3, #24
 8006722:	431a      	orrs	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	071b      	lsls	r3, r3, #28
 8006728:	493d      	ldr	r1, [pc, #244]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800672a:	4313      	orrs	r3, r2
 800672c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006730:	4b3b      	ldr	r3, [pc, #236]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006732:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006736:	f023 021f 	bic.w	r2, r3, #31
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673e:	3b01      	subs	r3, #1
 8006740:	4937      	ldr	r1, [pc, #220]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006742:	4313      	orrs	r3, r2
 8006744:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006750:	2b00      	cmp	r3, #0
 8006752:	d01d      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x628>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006754:	4b32      	ldr	r3, [pc, #200]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006756:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800675a:	0e1b      	lsrs	r3, r3, #24
 800675c:	f003 030f 	and.w	r3, r3, #15
 8006760:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006762:	4b2f      	ldr	r3, [pc, #188]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006764:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006768:	0f1b      	lsrs	r3, r3, #28
 800676a:	f003 0307 	and.w	r3, r3, #7
 800676e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	019a      	lsls	r2, r3, #6
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	041b      	lsls	r3, r3, #16
 800677c:	431a      	orrs	r2, r3
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	061b      	lsls	r3, r3, #24
 8006782:	431a      	orrs	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	071b      	lsls	r3, r3, #28
 8006788:	4925      	ldr	r1, [pc, #148]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800678a:	4313      	orrs	r3, r2
 800678c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d011      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x658>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	019a      	lsls	r2, r3, #6
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	041b      	lsls	r3, r3, #16
 80067a8:	431a      	orrs	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	061b      	lsls	r3, r3, #24
 80067b0:	431a      	orrs	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	071b      	lsls	r3, r3, #28
 80067b8:	4919      	ldr	r1, [pc, #100]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80067c0:	4b17      	ldr	r3, [pc, #92]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a16      	ldr	r2, [pc, #88]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80067c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80067ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067cc:	f7fd f890 	bl	80038f0 <HAL_GetTick>
 80067d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80067d2:	e008      	b.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80067d4:	f7fd f88c 	bl	80038f0 <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	2b64      	cmp	r3, #100	; 0x64
 80067e0:	d901      	bls.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e0a8      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80067e6:	4b0e      	ldr	r3, [pc, #56]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d0f0      	beq.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	f040 809e 	bne.w	8006936 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80067fa:	4b09      	ldr	r3, [pc, #36]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a08      	ldr	r2, [pc, #32]	; (8006820 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006800:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006804:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006806:	f7fd f873 	bl	80038f0 <HAL_GetTick>
 800680a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800680c:	e00a      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800680e:	f7fd f86f 	bl	80038f0 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b64      	cmp	r3, #100	; 0x64
 800681a:	d903      	bls.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e08b      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 8006820:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006824:	4b46      	ldr	r3, [pc, #280]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800682c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006830:	d0ed      	beq.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x6a6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006842:	2b00      	cmp	r3, #0
 8006844:	d009      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800684e:	2b00      	cmp	r3, #0
 8006850:	d02e      	beq.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x748>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006856:	2b00      	cmp	r3, #0
 8006858:	d12a      	bne.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800685a:	4b39      	ldr	r3, [pc, #228]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800685c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006860:	0c1b      	lsrs	r3, r3, #16
 8006862:	f003 0303 	and.w	r3, r3, #3
 8006866:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006868:	4b35      	ldr	r3, [pc, #212]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800686a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800686e:	0f1b      	lsrs	r3, r3, #28
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	019a      	lsls	r2, r3, #6
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	041b      	lsls	r3, r3, #16
 8006880:	431a      	orrs	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	061b      	lsls	r3, r3, #24
 8006888:	431a      	orrs	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	071b      	lsls	r3, r3, #28
 800688e:	492c      	ldr	r1, [pc, #176]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006890:	4313      	orrs	r3, r2
 8006892:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006896:	4b2a      	ldr	r3, [pc, #168]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006898:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800689c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a4:	3b01      	subs	r3, #1
 80068a6:	021b      	lsls	r3, r3, #8
 80068a8:	4925      	ldr	r1, [pc, #148]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d022      	beq.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80068c4:	d11d      	bne.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80068c6:	4b1e      	ldr	r3, [pc, #120]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80068c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068cc:	0e1b      	lsrs	r3, r3, #24
 80068ce:	f003 030f 	and.w	r3, r3, #15
 80068d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80068d4:	4b1a      	ldr	r3, [pc, #104]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80068d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068da:	0f1b      	lsrs	r3, r3, #28
 80068dc:	f003 0307 	and.w	r3, r3, #7
 80068e0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	019a      	lsls	r2, r3, #6
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a1b      	ldr	r3, [r3, #32]
 80068ec:	041b      	lsls	r3, r3, #16
 80068ee:	431a      	orrs	r2, r3
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	061b      	lsls	r3, r3, #24
 80068f4:	431a      	orrs	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	071b      	lsls	r3, r3, #28
 80068fa:	4911      	ldr	r1, [pc, #68]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80068fc:	4313      	orrs	r3, r2
 80068fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006902:	4b0f      	ldr	r3, [pc, #60]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a0e      	ldr	r2, [pc, #56]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800690c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800690e:	f7fc ffef 	bl	80038f0 <HAL_GetTick>
 8006912:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006914:	e008      	b.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006916:	f7fc ffeb 	bl	80038f0 <HAL_GetTick>
 800691a:	4602      	mov	r2, r0
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	1ad3      	subs	r3, r2, r3
 8006920:	2b64      	cmp	r3, #100	; 0x64
 8006922:	d901      	bls.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e007      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006928:	4b05      	ldr	r3, [pc, #20]	; (8006940 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006930:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006934:	d1ef      	bne.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      }
    }
  }
  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3720      	adds	r7, #32
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}
 8006940:	40023800 	.word	0x40023800

08006944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b082      	sub	sp, #8
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d101      	bne.n	8006956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e01d      	b.n	8006992 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b00      	cmp	r3, #0
 8006960:	d106      	bne.n	8006970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f815 	bl	800699a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2202      	movs	r2, #2
 8006974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	3304      	adds	r3, #4
 8006980:	4619      	mov	r1, r3
 8006982:	4610      	mov	r0, r2
 8006984:	f000 f986 	bl	8006c94 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3708      	adds	r7, #8
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}

0800699a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80069a2:	bf00      	nop
 80069a4:	370c      	adds	r7, #12
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr
	...

080069b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68da      	ldr	r2, [r3, #12]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f042 0201 	orr.w	r2, r2, #1
 80069c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689a      	ldr	r2, [r3, #8]
 80069ce:	4b0c      	ldr	r3, [pc, #48]	; (8006a00 <HAL_TIM_Base_Start_IT+0x50>)
 80069d0:	4013      	ands	r3, r2
 80069d2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2b06      	cmp	r3, #6
 80069d8:	d00b      	beq.n	80069f2 <HAL_TIM_Base_Start_IT+0x42>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069e0:	d007      	beq.n	80069f2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f042 0201 	orr.w	r2, r2, #1
 80069f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3714      	adds	r7, #20
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr
 8006a00:	00010007 	.word	0x00010007

08006a04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	f003 0302 	and.w	r3, r3, #2
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d122      	bne.n	8006a60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d11b      	bne.n	8006a60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f06f 0202 	mvn.w	r2, #2
 8006a30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2201      	movs	r2, #1
 8006a36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	f003 0303 	and.w	r3, r3, #3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f905 	bl	8006c56 <HAL_TIM_IC_CaptureCallback>
 8006a4c:	e005      	b.n	8006a5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f8f7 	bl	8006c42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 f908 	bl	8006c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b04      	cmp	r3, #4
 8006a6c:	d122      	bne.n	8006ab4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	f003 0304 	and.w	r3, r3, #4
 8006a78:	2b04      	cmp	r3, #4
 8006a7a:	d11b      	bne.n	8006ab4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f06f 0204 	mvn.w	r2, #4
 8006a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2202      	movs	r2, #2
 8006a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	699b      	ldr	r3, [r3, #24]
 8006a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d003      	beq.n	8006aa2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f000 f8db 	bl	8006c56 <HAL_TIM_IC_CaptureCallback>
 8006aa0:	e005      	b.n	8006aae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f8cd 	bl	8006c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 f8de 	bl	8006c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	691b      	ldr	r3, [r3, #16]
 8006aba:	f003 0308 	and.w	r3, r3, #8
 8006abe:	2b08      	cmp	r3, #8
 8006ac0:	d122      	bne.n	8006b08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f003 0308 	and.w	r3, r3, #8
 8006acc:	2b08      	cmp	r3, #8
 8006ace:	d11b      	bne.n	8006b08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f06f 0208 	mvn.w	r2, #8
 8006ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2204      	movs	r2, #4
 8006ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	69db      	ldr	r3, [r3, #28]
 8006ae6:	f003 0303 	and.w	r3, r3, #3
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f8b1 	bl	8006c56 <HAL_TIM_IC_CaptureCallback>
 8006af4:	e005      	b.n	8006b02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f8a3 	bl	8006c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 f8b4 	bl	8006c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	f003 0310 	and.w	r3, r3, #16
 8006b12:	2b10      	cmp	r3, #16
 8006b14:	d122      	bne.n	8006b5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	f003 0310 	and.w	r3, r3, #16
 8006b20:	2b10      	cmp	r3, #16
 8006b22:	d11b      	bne.n	8006b5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f06f 0210 	mvn.w	r2, #16
 8006b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2208      	movs	r2, #8
 8006b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 f887 	bl	8006c56 <HAL_TIM_IC_CaptureCallback>
 8006b48:	e005      	b.n	8006b56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f879 	bl	8006c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f000 f88a 	bl	8006c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d10e      	bne.n	8006b88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	f003 0301 	and.w	r3, r3, #1
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d107      	bne.n	8006b88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f06f 0201 	mvn.w	r2, #1
 8006b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7fc fcb4 	bl	80034f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b92:	2b80      	cmp	r3, #128	; 0x80
 8006b94:	d10e      	bne.n	8006bb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ba0:	2b80      	cmp	r3, #128	; 0x80
 8006ba2:	d107      	bne.n	8006bb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f000 f91a 	bl	8006de8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bc2:	d10e      	bne.n	8006be2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bce:	2b80      	cmp	r3, #128	; 0x80
 8006bd0:	d107      	bne.n	8006be2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 f90d 	bl	8006dfc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bec:	2b40      	cmp	r3, #64	; 0x40
 8006bee:	d10e      	bne.n	8006c0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bfa:	2b40      	cmp	r3, #64	; 0x40
 8006bfc:	d107      	bne.n	8006c0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f838 	bl	8006c7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	f003 0320 	and.w	r3, r3, #32
 8006c18:	2b20      	cmp	r3, #32
 8006c1a:	d10e      	bne.n	8006c3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	f003 0320 	and.w	r3, r3, #32
 8006c26:	2b20      	cmp	r3, #32
 8006c28:	d107      	bne.n	8006c3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f06f 0220 	mvn.w	r2, #32
 8006c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 f8cd 	bl	8006dd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c3a:	bf00      	nop
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b083      	sub	sp, #12
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c4a:	bf00      	nop
 8006c4c:	370c      	adds	r7, #12
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b083      	sub	sp, #12
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c5e:	bf00      	nop
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr

08006c6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b083      	sub	sp, #12
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c72:	bf00      	nop
 8006c74:	370c      	adds	r7, #12
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c7e:	b480      	push	{r7}
 8006c80:	b083      	sub	sp, #12
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c86:	bf00      	nop
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
	...

08006c94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a40      	ldr	r2, [pc, #256]	; (8006da8 <TIM_Base_SetConfig+0x114>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d013      	beq.n	8006cd4 <TIM_Base_SetConfig+0x40>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cb2:	d00f      	beq.n	8006cd4 <TIM_Base_SetConfig+0x40>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4a3d      	ldr	r2, [pc, #244]	; (8006dac <TIM_Base_SetConfig+0x118>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d00b      	beq.n	8006cd4 <TIM_Base_SetConfig+0x40>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a3c      	ldr	r2, [pc, #240]	; (8006db0 <TIM_Base_SetConfig+0x11c>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d007      	beq.n	8006cd4 <TIM_Base_SetConfig+0x40>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a3b      	ldr	r2, [pc, #236]	; (8006db4 <TIM_Base_SetConfig+0x120>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d003      	beq.n	8006cd4 <TIM_Base_SetConfig+0x40>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a3a      	ldr	r2, [pc, #232]	; (8006db8 <TIM_Base_SetConfig+0x124>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d108      	bne.n	8006ce6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a2f      	ldr	r2, [pc, #188]	; (8006da8 <TIM_Base_SetConfig+0x114>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d02b      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cf4:	d027      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a2c      	ldr	r2, [pc, #176]	; (8006dac <TIM_Base_SetConfig+0x118>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d023      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a2b      	ldr	r2, [pc, #172]	; (8006db0 <TIM_Base_SetConfig+0x11c>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d01f      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a2a      	ldr	r2, [pc, #168]	; (8006db4 <TIM_Base_SetConfig+0x120>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d01b      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a29      	ldr	r2, [pc, #164]	; (8006db8 <TIM_Base_SetConfig+0x124>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d017      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a28      	ldr	r2, [pc, #160]	; (8006dbc <TIM_Base_SetConfig+0x128>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d013      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a27      	ldr	r2, [pc, #156]	; (8006dc0 <TIM_Base_SetConfig+0x12c>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d00f      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a26      	ldr	r2, [pc, #152]	; (8006dc4 <TIM_Base_SetConfig+0x130>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d00b      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a25      	ldr	r2, [pc, #148]	; (8006dc8 <TIM_Base_SetConfig+0x134>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d007      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a24      	ldr	r2, [pc, #144]	; (8006dcc <TIM_Base_SetConfig+0x138>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d003      	beq.n	8006d46 <TIM_Base_SetConfig+0xb2>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a23      	ldr	r2, [pc, #140]	; (8006dd0 <TIM_Base_SetConfig+0x13c>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d108      	bne.n	8006d58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	695b      	ldr	r3, [r3, #20]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	689a      	ldr	r2, [r3, #8]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a0a      	ldr	r2, [pc, #40]	; (8006da8 <TIM_Base_SetConfig+0x114>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d003      	beq.n	8006d8c <TIM_Base_SetConfig+0xf8>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a0c      	ldr	r2, [pc, #48]	; (8006db8 <TIM_Base_SetConfig+0x124>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d103      	bne.n	8006d94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	691a      	ldr	r2, [r3, #16]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	615a      	str	r2, [r3, #20]
}
 8006d9a:	bf00      	nop
 8006d9c:	3714      	adds	r7, #20
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	40010000 	.word	0x40010000
 8006dac:	40000400 	.word	0x40000400
 8006db0:	40000800 	.word	0x40000800
 8006db4:	40000c00 	.word	0x40000c00
 8006db8:	40010400 	.word	0x40010400
 8006dbc:	40014000 	.word	0x40014000
 8006dc0:	40014400 	.word	0x40014400
 8006dc4:	40014800 	.word	0x40014800
 8006dc8:	40001800 	.word	0x40001800
 8006dcc:	40001c00 	.word	0x40001c00
 8006dd0:	40002000 	.word	0x40002000

08006dd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e04:	bf00      	nop
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d101      	bne.n	8006e22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e040      	b.n	8006ea4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d106      	bne.n	8006e38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7fc fcce 	bl	80037d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2224      	movs	r2, #36	; 0x24
 8006e3c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f022 0201 	bic.w	r2, r2, #1
 8006e4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 f8be 	bl	8006fd0 <UART_SetConfig>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d101      	bne.n	8006e5e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e022      	b.n	8006ea4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d002      	beq.n	8006e6c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fb5c 	bl	8007524 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	689a      	ldr	r2, [r3, #8]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f042 0201 	orr.w	r2, r2, #1
 8006e9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 fbe3 	bl	8007668 <UART_CheckIdleState>
 8006ea2:	4603      	mov	r3, r0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3708      	adds	r7, #8
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b08a      	sub	sp, #40	; 0x28
 8006eb0:	af02      	add	r7, sp, #8
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	603b      	str	r3, [r7, #0]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ec0:	2b20      	cmp	r3, #32
 8006ec2:	d17f      	bne.n	8006fc4 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d002      	beq.n	8006ed0 <HAL_UART_Transmit+0x24>
 8006eca:	88fb      	ldrh	r3, [r7, #6]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d101      	bne.n	8006ed4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e078      	b.n	8006fc6 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d101      	bne.n	8006ee2 <HAL_UART_Transmit+0x36>
 8006ede:	2302      	movs	r3, #2
 8006ee0:	e071      	b.n	8006fc6 <HAL_UART_Transmit+0x11a>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2221      	movs	r2, #33	; 0x21
 8006ef4:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006ef6:	f7fc fcfb 	bl	80038f0 <HAL_GetTick>
 8006efa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	88fa      	ldrh	r2, [r7, #6]
 8006f00:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	88fa      	ldrh	r2, [r7, #6]
 8006f08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f14:	d108      	bne.n	8006f28 <HAL_UART_Transmit+0x7c>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	691b      	ldr	r3, [r3, #16]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d104      	bne.n	8006f28 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	61bb      	str	r3, [r7, #24]
 8006f26:	e003      	b.n	8006f30 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8006f38:	e02c      	b.n	8006f94 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	9300      	str	r3, [sp, #0]
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	2200      	movs	r2, #0
 8006f42:	2180      	movs	r1, #128	; 0x80
 8006f44:	68f8      	ldr	r0, [r7, #12]
 8006f46:	f000 fbd4 	bl	80076f2 <UART_WaitOnFlagUntilTimeout>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d001      	beq.n	8006f54 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e038      	b.n	8006fc6 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10b      	bne.n	8006f72 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	881b      	ldrh	r3, [r3, #0]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f68:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	3302      	adds	r3, #2
 8006f6e:	61bb      	str	r3, [r7, #24]
 8006f70:	e007      	b.n	8006f82 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	781a      	ldrb	r2, [r3, #0]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006f7c:	69fb      	ldr	r3, [r7, #28]
 8006f7e:	3301      	adds	r3, #1
 8006f80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1cc      	bne.n	8006f3a <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	9300      	str	r3, [sp, #0]
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	2140      	movs	r1, #64	; 0x40
 8006faa:	68f8      	ldr	r0, [r7, #12]
 8006fac:	f000 fba1 	bl	80076f2 <UART_WaitOnFlagUntilTimeout>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d001      	beq.n	8006fba <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e005      	b.n	8006fc6 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	e000      	b.n	8006fc6 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8006fc4:	2302      	movs	r3, #2
  }
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3720      	adds	r7, #32
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
	...

08006fd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b088      	sub	sp, #32
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	689a      	ldr	r2, [r3, #8]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	431a      	orrs	r2, r3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	431a      	orrs	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	69db      	ldr	r3, [r3, #28]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	4bb1      	ldr	r3, [pc, #708]	; (80072c4 <UART_SetConfig+0x2f4>)
 8007000:	4013      	ands	r3, r2
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	6812      	ldr	r2, [r2, #0]
 8007006:	6939      	ldr	r1, [r7, #16]
 8007008:	430b      	orrs	r3, r1
 800700a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	68da      	ldr	r2, [r3, #12]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	430a      	orrs	r2, r1
 8007020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	693a      	ldr	r2, [r7, #16]
 800702e:	4313      	orrs	r3, r2
 8007030:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	430a      	orrs	r2, r1
 8007044:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a9f      	ldr	r2, [pc, #636]	; (80072c8 <UART_SetConfig+0x2f8>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d121      	bne.n	8007094 <UART_SetConfig+0xc4>
 8007050:	4b9e      	ldr	r3, [pc, #632]	; (80072cc <UART_SetConfig+0x2fc>)
 8007052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007056:	f003 0303 	and.w	r3, r3, #3
 800705a:	2b03      	cmp	r3, #3
 800705c:	d816      	bhi.n	800708c <UART_SetConfig+0xbc>
 800705e:	a201      	add	r2, pc, #4	; (adr r2, 8007064 <UART_SetConfig+0x94>)
 8007060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007064:	08007075 	.word	0x08007075
 8007068:	08007081 	.word	0x08007081
 800706c:	0800707b 	.word	0x0800707b
 8007070:	08007087 	.word	0x08007087
 8007074:	2301      	movs	r3, #1
 8007076:	77fb      	strb	r3, [r7, #31]
 8007078:	e151      	b.n	800731e <UART_SetConfig+0x34e>
 800707a:	2302      	movs	r3, #2
 800707c:	77fb      	strb	r3, [r7, #31]
 800707e:	e14e      	b.n	800731e <UART_SetConfig+0x34e>
 8007080:	2304      	movs	r3, #4
 8007082:	77fb      	strb	r3, [r7, #31]
 8007084:	e14b      	b.n	800731e <UART_SetConfig+0x34e>
 8007086:	2308      	movs	r3, #8
 8007088:	77fb      	strb	r3, [r7, #31]
 800708a:	e148      	b.n	800731e <UART_SetConfig+0x34e>
 800708c:	2310      	movs	r3, #16
 800708e:	77fb      	strb	r3, [r7, #31]
 8007090:	bf00      	nop
 8007092:	e144      	b.n	800731e <UART_SetConfig+0x34e>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a8d      	ldr	r2, [pc, #564]	; (80072d0 <UART_SetConfig+0x300>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d134      	bne.n	8007108 <UART_SetConfig+0x138>
 800709e:	4b8b      	ldr	r3, [pc, #556]	; (80072cc <UART_SetConfig+0x2fc>)
 80070a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070a4:	f003 030c 	and.w	r3, r3, #12
 80070a8:	2b0c      	cmp	r3, #12
 80070aa:	d829      	bhi.n	8007100 <UART_SetConfig+0x130>
 80070ac:	a201      	add	r2, pc, #4	; (adr r2, 80070b4 <UART_SetConfig+0xe4>)
 80070ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b2:	bf00      	nop
 80070b4:	080070e9 	.word	0x080070e9
 80070b8:	08007101 	.word	0x08007101
 80070bc:	08007101 	.word	0x08007101
 80070c0:	08007101 	.word	0x08007101
 80070c4:	080070f5 	.word	0x080070f5
 80070c8:	08007101 	.word	0x08007101
 80070cc:	08007101 	.word	0x08007101
 80070d0:	08007101 	.word	0x08007101
 80070d4:	080070ef 	.word	0x080070ef
 80070d8:	08007101 	.word	0x08007101
 80070dc:	08007101 	.word	0x08007101
 80070e0:	08007101 	.word	0x08007101
 80070e4:	080070fb 	.word	0x080070fb
 80070e8:	2300      	movs	r3, #0
 80070ea:	77fb      	strb	r3, [r7, #31]
 80070ec:	e117      	b.n	800731e <UART_SetConfig+0x34e>
 80070ee:	2302      	movs	r3, #2
 80070f0:	77fb      	strb	r3, [r7, #31]
 80070f2:	e114      	b.n	800731e <UART_SetConfig+0x34e>
 80070f4:	2304      	movs	r3, #4
 80070f6:	77fb      	strb	r3, [r7, #31]
 80070f8:	e111      	b.n	800731e <UART_SetConfig+0x34e>
 80070fa:	2308      	movs	r3, #8
 80070fc:	77fb      	strb	r3, [r7, #31]
 80070fe:	e10e      	b.n	800731e <UART_SetConfig+0x34e>
 8007100:	2310      	movs	r3, #16
 8007102:	77fb      	strb	r3, [r7, #31]
 8007104:	bf00      	nop
 8007106:	e10a      	b.n	800731e <UART_SetConfig+0x34e>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a71      	ldr	r2, [pc, #452]	; (80072d4 <UART_SetConfig+0x304>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d120      	bne.n	8007154 <UART_SetConfig+0x184>
 8007112:	4b6e      	ldr	r3, [pc, #440]	; (80072cc <UART_SetConfig+0x2fc>)
 8007114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007118:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800711c:	2b10      	cmp	r3, #16
 800711e:	d00f      	beq.n	8007140 <UART_SetConfig+0x170>
 8007120:	2b10      	cmp	r3, #16
 8007122:	d802      	bhi.n	800712a <UART_SetConfig+0x15a>
 8007124:	2b00      	cmp	r3, #0
 8007126:	d005      	beq.n	8007134 <UART_SetConfig+0x164>
 8007128:	e010      	b.n	800714c <UART_SetConfig+0x17c>
 800712a:	2b20      	cmp	r3, #32
 800712c:	d005      	beq.n	800713a <UART_SetConfig+0x16a>
 800712e:	2b30      	cmp	r3, #48	; 0x30
 8007130:	d009      	beq.n	8007146 <UART_SetConfig+0x176>
 8007132:	e00b      	b.n	800714c <UART_SetConfig+0x17c>
 8007134:	2300      	movs	r3, #0
 8007136:	77fb      	strb	r3, [r7, #31]
 8007138:	e0f1      	b.n	800731e <UART_SetConfig+0x34e>
 800713a:	2302      	movs	r3, #2
 800713c:	77fb      	strb	r3, [r7, #31]
 800713e:	e0ee      	b.n	800731e <UART_SetConfig+0x34e>
 8007140:	2304      	movs	r3, #4
 8007142:	77fb      	strb	r3, [r7, #31]
 8007144:	e0eb      	b.n	800731e <UART_SetConfig+0x34e>
 8007146:	2308      	movs	r3, #8
 8007148:	77fb      	strb	r3, [r7, #31]
 800714a:	e0e8      	b.n	800731e <UART_SetConfig+0x34e>
 800714c:	2310      	movs	r3, #16
 800714e:	77fb      	strb	r3, [r7, #31]
 8007150:	bf00      	nop
 8007152:	e0e4      	b.n	800731e <UART_SetConfig+0x34e>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a5f      	ldr	r2, [pc, #380]	; (80072d8 <UART_SetConfig+0x308>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d120      	bne.n	80071a0 <UART_SetConfig+0x1d0>
 800715e:	4b5b      	ldr	r3, [pc, #364]	; (80072cc <UART_SetConfig+0x2fc>)
 8007160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007164:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007168:	2b40      	cmp	r3, #64	; 0x40
 800716a:	d00f      	beq.n	800718c <UART_SetConfig+0x1bc>
 800716c:	2b40      	cmp	r3, #64	; 0x40
 800716e:	d802      	bhi.n	8007176 <UART_SetConfig+0x1a6>
 8007170:	2b00      	cmp	r3, #0
 8007172:	d005      	beq.n	8007180 <UART_SetConfig+0x1b0>
 8007174:	e010      	b.n	8007198 <UART_SetConfig+0x1c8>
 8007176:	2b80      	cmp	r3, #128	; 0x80
 8007178:	d005      	beq.n	8007186 <UART_SetConfig+0x1b6>
 800717a:	2bc0      	cmp	r3, #192	; 0xc0
 800717c:	d009      	beq.n	8007192 <UART_SetConfig+0x1c2>
 800717e:	e00b      	b.n	8007198 <UART_SetConfig+0x1c8>
 8007180:	2300      	movs	r3, #0
 8007182:	77fb      	strb	r3, [r7, #31]
 8007184:	e0cb      	b.n	800731e <UART_SetConfig+0x34e>
 8007186:	2302      	movs	r3, #2
 8007188:	77fb      	strb	r3, [r7, #31]
 800718a:	e0c8      	b.n	800731e <UART_SetConfig+0x34e>
 800718c:	2304      	movs	r3, #4
 800718e:	77fb      	strb	r3, [r7, #31]
 8007190:	e0c5      	b.n	800731e <UART_SetConfig+0x34e>
 8007192:	2308      	movs	r3, #8
 8007194:	77fb      	strb	r3, [r7, #31]
 8007196:	e0c2      	b.n	800731e <UART_SetConfig+0x34e>
 8007198:	2310      	movs	r3, #16
 800719a:	77fb      	strb	r3, [r7, #31]
 800719c:	bf00      	nop
 800719e:	e0be      	b.n	800731e <UART_SetConfig+0x34e>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a4d      	ldr	r2, [pc, #308]	; (80072dc <UART_SetConfig+0x30c>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d124      	bne.n	80071f4 <UART_SetConfig+0x224>
 80071aa:	4b48      	ldr	r3, [pc, #288]	; (80072cc <UART_SetConfig+0x2fc>)
 80071ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071b8:	d012      	beq.n	80071e0 <UART_SetConfig+0x210>
 80071ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071be:	d802      	bhi.n	80071c6 <UART_SetConfig+0x1f6>
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d007      	beq.n	80071d4 <UART_SetConfig+0x204>
 80071c4:	e012      	b.n	80071ec <UART_SetConfig+0x21c>
 80071c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071ca:	d006      	beq.n	80071da <UART_SetConfig+0x20a>
 80071cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071d0:	d009      	beq.n	80071e6 <UART_SetConfig+0x216>
 80071d2:	e00b      	b.n	80071ec <UART_SetConfig+0x21c>
 80071d4:	2300      	movs	r3, #0
 80071d6:	77fb      	strb	r3, [r7, #31]
 80071d8:	e0a1      	b.n	800731e <UART_SetConfig+0x34e>
 80071da:	2302      	movs	r3, #2
 80071dc:	77fb      	strb	r3, [r7, #31]
 80071de:	e09e      	b.n	800731e <UART_SetConfig+0x34e>
 80071e0:	2304      	movs	r3, #4
 80071e2:	77fb      	strb	r3, [r7, #31]
 80071e4:	e09b      	b.n	800731e <UART_SetConfig+0x34e>
 80071e6:	2308      	movs	r3, #8
 80071e8:	77fb      	strb	r3, [r7, #31]
 80071ea:	e098      	b.n	800731e <UART_SetConfig+0x34e>
 80071ec:	2310      	movs	r3, #16
 80071ee:	77fb      	strb	r3, [r7, #31]
 80071f0:	bf00      	nop
 80071f2:	e094      	b.n	800731e <UART_SetConfig+0x34e>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a39      	ldr	r2, [pc, #228]	; (80072e0 <UART_SetConfig+0x310>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d124      	bne.n	8007248 <UART_SetConfig+0x278>
 80071fe:	4b33      	ldr	r3, [pc, #204]	; (80072cc <UART_SetConfig+0x2fc>)
 8007200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007204:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800720c:	d012      	beq.n	8007234 <UART_SetConfig+0x264>
 800720e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007212:	d802      	bhi.n	800721a <UART_SetConfig+0x24a>
 8007214:	2b00      	cmp	r3, #0
 8007216:	d007      	beq.n	8007228 <UART_SetConfig+0x258>
 8007218:	e012      	b.n	8007240 <UART_SetConfig+0x270>
 800721a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800721e:	d006      	beq.n	800722e <UART_SetConfig+0x25e>
 8007220:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007224:	d009      	beq.n	800723a <UART_SetConfig+0x26a>
 8007226:	e00b      	b.n	8007240 <UART_SetConfig+0x270>
 8007228:	2301      	movs	r3, #1
 800722a:	77fb      	strb	r3, [r7, #31]
 800722c:	e077      	b.n	800731e <UART_SetConfig+0x34e>
 800722e:	2302      	movs	r3, #2
 8007230:	77fb      	strb	r3, [r7, #31]
 8007232:	e074      	b.n	800731e <UART_SetConfig+0x34e>
 8007234:	2304      	movs	r3, #4
 8007236:	77fb      	strb	r3, [r7, #31]
 8007238:	e071      	b.n	800731e <UART_SetConfig+0x34e>
 800723a:	2308      	movs	r3, #8
 800723c:	77fb      	strb	r3, [r7, #31]
 800723e:	e06e      	b.n	800731e <UART_SetConfig+0x34e>
 8007240:	2310      	movs	r3, #16
 8007242:	77fb      	strb	r3, [r7, #31]
 8007244:	bf00      	nop
 8007246:	e06a      	b.n	800731e <UART_SetConfig+0x34e>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a25      	ldr	r2, [pc, #148]	; (80072e4 <UART_SetConfig+0x314>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d124      	bne.n	800729c <UART_SetConfig+0x2cc>
 8007252:	4b1e      	ldr	r3, [pc, #120]	; (80072cc <UART_SetConfig+0x2fc>)
 8007254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007258:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800725c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007260:	d012      	beq.n	8007288 <UART_SetConfig+0x2b8>
 8007262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007266:	d802      	bhi.n	800726e <UART_SetConfig+0x29e>
 8007268:	2b00      	cmp	r3, #0
 800726a:	d007      	beq.n	800727c <UART_SetConfig+0x2ac>
 800726c:	e012      	b.n	8007294 <UART_SetConfig+0x2c4>
 800726e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007272:	d006      	beq.n	8007282 <UART_SetConfig+0x2b2>
 8007274:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007278:	d009      	beq.n	800728e <UART_SetConfig+0x2be>
 800727a:	e00b      	b.n	8007294 <UART_SetConfig+0x2c4>
 800727c:	2300      	movs	r3, #0
 800727e:	77fb      	strb	r3, [r7, #31]
 8007280:	e04d      	b.n	800731e <UART_SetConfig+0x34e>
 8007282:	2302      	movs	r3, #2
 8007284:	77fb      	strb	r3, [r7, #31]
 8007286:	e04a      	b.n	800731e <UART_SetConfig+0x34e>
 8007288:	2304      	movs	r3, #4
 800728a:	77fb      	strb	r3, [r7, #31]
 800728c:	e047      	b.n	800731e <UART_SetConfig+0x34e>
 800728e:	2308      	movs	r3, #8
 8007290:	77fb      	strb	r3, [r7, #31]
 8007292:	e044      	b.n	800731e <UART_SetConfig+0x34e>
 8007294:	2310      	movs	r3, #16
 8007296:	77fb      	strb	r3, [r7, #31]
 8007298:	bf00      	nop
 800729a:	e040      	b.n	800731e <UART_SetConfig+0x34e>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a11      	ldr	r2, [pc, #68]	; (80072e8 <UART_SetConfig+0x318>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d139      	bne.n	800731a <UART_SetConfig+0x34a>
 80072a6:	4b09      	ldr	r3, [pc, #36]	; (80072cc <UART_SetConfig+0x2fc>)
 80072a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80072b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072b4:	d027      	beq.n	8007306 <UART_SetConfig+0x336>
 80072b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072ba:	d817      	bhi.n	80072ec <UART_SetConfig+0x31c>
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d01c      	beq.n	80072fa <UART_SetConfig+0x32a>
 80072c0:	e027      	b.n	8007312 <UART_SetConfig+0x342>
 80072c2:	bf00      	nop
 80072c4:	efff69f3 	.word	0xefff69f3
 80072c8:	40011000 	.word	0x40011000
 80072cc:	40023800 	.word	0x40023800
 80072d0:	40004400 	.word	0x40004400
 80072d4:	40004800 	.word	0x40004800
 80072d8:	40004c00 	.word	0x40004c00
 80072dc:	40005000 	.word	0x40005000
 80072e0:	40011400 	.word	0x40011400
 80072e4:	40007800 	.word	0x40007800
 80072e8:	40007c00 	.word	0x40007c00
 80072ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072f0:	d006      	beq.n	8007300 <UART_SetConfig+0x330>
 80072f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80072f6:	d009      	beq.n	800730c <UART_SetConfig+0x33c>
 80072f8:	e00b      	b.n	8007312 <UART_SetConfig+0x342>
 80072fa:	2300      	movs	r3, #0
 80072fc:	77fb      	strb	r3, [r7, #31]
 80072fe:	e00e      	b.n	800731e <UART_SetConfig+0x34e>
 8007300:	2302      	movs	r3, #2
 8007302:	77fb      	strb	r3, [r7, #31]
 8007304:	e00b      	b.n	800731e <UART_SetConfig+0x34e>
 8007306:	2304      	movs	r3, #4
 8007308:	77fb      	strb	r3, [r7, #31]
 800730a:	e008      	b.n	800731e <UART_SetConfig+0x34e>
 800730c:	2308      	movs	r3, #8
 800730e:	77fb      	strb	r3, [r7, #31]
 8007310:	e005      	b.n	800731e <UART_SetConfig+0x34e>
 8007312:	2310      	movs	r3, #16
 8007314:	77fb      	strb	r3, [r7, #31]
 8007316:	bf00      	nop
 8007318:	e001      	b.n	800731e <UART_SetConfig+0x34e>
 800731a:	2310      	movs	r3, #16
 800731c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	69db      	ldr	r3, [r3, #28]
 8007322:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007326:	d17f      	bne.n	8007428 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8007328:	7ffb      	ldrb	r3, [r7, #31]
 800732a:	2b08      	cmp	r3, #8
 800732c:	d85c      	bhi.n	80073e8 <UART_SetConfig+0x418>
 800732e:	a201      	add	r2, pc, #4	; (adr r2, 8007334 <UART_SetConfig+0x364>)
 8007330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007334:	08007359 	.word	0x08007359
 8007338:	08007379 	.word	0x08007379
 800733c:	08007399 	.word	0x08007399
 8007340:	080073e9 	.word	0x080073e9
 8007344:	080073b1 	.word	0x080073b1
 8007348:	080073e9 	.word	0x080073e9
 800734c:	080073e9 	.word	0x080073e9
 8007350:	080073e9 	.word	0x080073e9
 8007354:	080073d1 	.word	0x080073d1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007358:	f7fe feac 	bl	80060b4 <HAL_RCC_GetPCLK1Freq>
 800735c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	005a      	lsls	r2, r3, #1
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	085b      	lsrs	r3, r3, #1
 8007368:	441a      	add	r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007372:	b29b      	uxth	r3, r3
 8007374:	61bb      	str	r3, [r7, #24]
        break;
 8007376:	e03a      	b.n	80073ee <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007378:	f7fe feb0 	bl	80060dc <HAL_RCC_GetPCLK2Freq>
 800737c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	005a      	lsls	r2, r3, #1
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	085b      	lsrs	r3, r3, #1
 8007388:	441a      	add	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007392:	b29b      	uxth	r3, r3
 8007394:	61bb      	str	r3, [r7, #24]
        break;
 8007396:	e02a      	b.n	80073ee <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	085a      	lsrs	r2, r3, #1
 800739e:	4b5f      	ldr	r3, [pc, #380]	; (800751c <UART_SetConfig+0x54c>)
 80073a0:	4413      	add	r3, r2
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	6852      	ldr	r2, [r2, #4]
 80073a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	61bb      	str	r3, [r7, #24]
        break;
 80073ae:	e01e      	b.n	80073ee <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073b0:	f7fe fdc2 	bl	8005f38 <HAL_RCC_GetSysClockFreq>
 80073b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	005a      	lsls	r2, r3, #1
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	085b      	lsrs	r3, r3, #1
 80073c0:	441a      	add	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	61bb      	str	r3, [r7, #24]
        break;
 80073ce:	e00e      	b.n	80073ee <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	085b      	lsrs	r3, r3, #1
 80073d6:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	61bb      	str	r3, [r7, #24]
        break;
 80073e6:	e002      	b.n	80073ee <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	75fb      	strb	r3, [r7, #23]
        break;
 80073ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	2b0f      	cmp	r3, #15
 80073f2:	d916      	bls.n	8007422 <UART_SetConfig+0x452>
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073fa:	d212      	bcs.n	8007422 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	b29b      	uxth	r3, r3
 8007400:	f023 030f 	bic.w	r3, r3, #15
 8007404:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	085b      	lsrs	r3, r3, #1
 800740a:	b29b      	uxth	r3, r3
 800740c:	f003 0307 	and.w	r3, r3, #7
 8007410:	b29a      	uxth	r2, r3
 8007412:	897b      	ldrh	r3, [r7, #10]
 8007414:	4313      	orrs	r3, r2
 8007416:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	897a      	ldrh	r2, [r7, #10]
 800741e:	60da      	str	r2, [r3, #12]
 8007420:	e070      	b.n	8007504 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	75fb      	strb	r3, [r7, #23]
 8007426:	e06d      	b.n	8007504 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8007428:	7ffb      	ldrb	r3, [r7, #31]
 800742a:	2b08      	cmp	r3, #8
 800742c:	d859      	bhi.n	80074e2 <UART_SetConfig+0x512>
 800742e:	a201      	add	r2, pc, #4	; (adr r2, 8007434 <UART_SetConfig+0x464>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	08007459 	.word	0x08007459
 8007438:	08007477 	.word	0x08007477
 800743c:	08007495 	.word	0x08007495
 8007440:	080074e3 	.word	0x080074e3
 8007444:	080074ad 	.word	0x080074ad
 8007448:	080074e3 	.word	0x080074e3
 800744c:	080074e3 	.word	0x080074e3
 8007450:	080074e3 	.word	0x080074e3
 8007454:	080074cb 	.word	0x080074cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007458:	f7fe fe2c 	bl	80060b4 <HAL_RCC_GetPCLK1Freq>
 800745c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	085a      	lsrs	r2, r3, #1
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	441a      	add	r2, r3
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007470:	b29b      	uxth	r3, r3
 8007472:	61bb      	str	r3, [r7, #24]
        break;
 8007474:	e038      	b.n	80074e8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007476:	f7fe fe31 	bl	80060dc <HAL_RCC_GetPCLK2Freq>
 800747a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	085a      	lsrs	r2, r3, #1
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	441a      	add	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	fbb2 f3f3 	udiv	r3, r2, r3
 800748e:	b29b      	uxth	r3, r3
 8007490:	61bb      	str	r3, [r7, #24]
        break;
 8007492:	e029      	b.n	80074e8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	085a      	lsrs	r2, r3, #1
 800749a:	4b21      	ldr	r3, [pc, #132]	; (8007520 <UART_SetConfig+0x550>)
 800749c:	4413      	add	r3, r2
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	6852      	ldr	r2, [r2, #4]
 80074a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	61bb      	str	r3, [r7, #24]
        break;
 80074aa:	e01d      	b.n	80074e8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074ac:	f7fe fd44 	bl	8005f38 <HAL_RCC_GetSysClockFreq>
 80074b0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	085a      	lsrs	r2, r3, #1
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	441a      	add	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	61bb      	str	r3, [r7, #24]
        break;
 80074c8:	e00e      	b.n	80074e8 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	085b      	lsrs	r3, r3, #1
 80074d0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80074dc:	b29b      	uxth	r3, r3
 80074de:	61bb      	str	r3, [r7, #24]
        break;
 80074e0:	e002      	b.n	80074e8 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	75fb      	strb	r3, [r7, #23]
        break;
 80074e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	2b0f      	cmp	r3, #15
 80074ec:	d908      	bls.n	8007500 <UART_SetConfig+0x530>
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074f4:	d204      	bcs.n	8007500 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69ba      	ldr	r2, [r7, #24]
 80074fc:	60da      	str	r2, [r3, #12]
 80074fe:	e001      	b.n	8007504 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007510:	7dfb      	ldrb	r3, [r7, #23]
}
 8007512:	4618      	mov	r0, r3
 8007514:	3720      	adds	r7, #32
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}
 800751a:	bf00      	nop
 800751c:	01e84800 	.word	0x01e84800
 8007520:	00f42400 	.word	0x00f42400

08007524 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007530:	f003 0301 	and.w	r3, r3, #1
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00a      	beq.n	800754e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007552:	f003 0302 	and.w	r3, r3, #2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00a      	beq.n	8007570 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	f003 0304 	and.w	r3, r3, #4
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00a      	beq.n	8007592 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007596:	f003 0308 	and.w	r3, r3, #8
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00a      	beq.n	80075b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	430a      	orrs	r2, r1
 80075b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b8:	f003 0310 	and.w	r3, r3, #16
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d00a      	beq.n	80075d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	430a      	orrs	r2, r1
 80075d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075da:	f003 0320 	and.w	r3, r3, #32
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00a      	beq.n	80075f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007600:	2b00      	cmp	r3, #0
 8007602:	d01a      	beq.n	800763a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	430a      	orrs	r2, r1
 8007618:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007622:	d10a      	bne.n	800763a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00a      	beq.n	800765c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	430a      	orrs	r2, r1
 800765a:	605a      	str	r2, [r3, #4]
  }
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b086      	sub	sp, #24
 800766c:	af02      	add	r7, sp, #8
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007676:	f7fc f93b 	bl	80038f0 <HAL_GetTick>
 800767a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0308 	and.w	r3, r3, #8
 8007686:	2b08      	cmp	r3, #8
 8007688:	d10e      	bne.n	80076a8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800768a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 f82a 	bl	80076f2 <UART_WaitOnFlagUntilTimeout>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d001      	beq.n	80076a8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076a4:	2303      	movs	r3, #3
 80076a6:	e020      	b.n	80076ea <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 0304 	and.w	r3, r3, #4
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d10e      	bne.n	80076d4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2200      	movs	r2, #0
 80076c0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 f814 	bl	80076f2 <UART_WaitOnFlagUntilTimeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d001      	beq.n	80076d4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076d0:	2303      	movs	r3, #3
 80076d2:	e00a      	b.n	80076ea <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2220      	movs	r2, #32
 80076d8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2220      	movs	r2, #32
 80076de:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b084      	sub	sp, #16
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	60f8      	str	r0, [r7, #12]
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	603b      	str	r3, [r7, #0]
 80076fe:	4613      	mov	r3, r2
 8007700:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007702:	e05d      	b.n	80077c0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007704:	69bb      	ldr	r3, [r7, #24]
 8007706:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800770a:	d059      	beq.n	80077c0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800770c:	f7fc f8f0 	bl	80038f0 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	429a      	cmp	r2, r3
 800771a:	d302      	bcc.n	8007722 <UART_WaitOnFlagUntilTimeout+0x30>
 800771c:	69bb      	ldr	r3, [r7, #24]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d11b      	bne.n	800775a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007730:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	689a      	ldr	r2, [r3, #8]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f022 0201 	bic.w	r2, r2, #1
 8007740:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2220      	movs	r2, #32
 8007746:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2220      	movs	r2, #32
 800774c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	e042      	b.n	80077e0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 0304 	and.w	r3, r3, #4
 8007764:	2b00      	cmp	r3, #0
 8007766:	d02b      	beq.n	80077c0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	69db      	ldr	r3, [r3, #28]
 800776e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007772:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007776:	d123      	bne.n	80077c0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007780:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007790:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	689a      	ldr	r2, [r3, #8]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f022 0201 	bic.w	r2, r2, #1
 80077a0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2220      	movs	r2, #32
 80077a6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2220      	movs	r2, #32
 80077ac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2220      	movs	r2, #32
 80077b2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80077bc:	2303      	movs	r3, #3
 80077be:	e00f      	b.n	80077e0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	69da      	ldr	r2, [r3, #28]
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	4013      	ands	r3, r2
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	bf0c      	ite	eq
 80077d0:	2301      	moveq	r3, #1
 80077d2:	2300      	movne	r3, #0
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	461a      	mov	r2, r3
 80077d8:	79fb      	ldrb	r3, [r7, #7]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d092      	beq.n	8007704 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80077e8:	b480      	push	{r7}
 80077ea:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80077ec:	bf00      	nop
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
	...

080077f8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80077f8:	b480      	push	{r7}
 80077fa:	b085      	sub	sp, #20
 80077fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077fe:	f3ef 8305 	mrs	r3, IPSR
 8007802:	60bb      	str	r3, [r7, #8]
  return(result);
 8007804:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10f      	bne.n	800782a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800780a:	f3ef 8310 	mrs	r3, PRIMASK
 800780e:	607b      	str	r3, [r7, #4]
  return(result);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d105      	bne.n	8007822 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007816:	f3ef 8311 	mrs	r3, BASEPRI
 800781a:	603b      	str	r3, [r7, #0]
  return(result);
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d007      	beq.n	8007832 <osKernelInitialize+0x3a>
 8007822:	4b0e      	ldr	r3, [pc, #56]	; (800785c <osKernelInitialize+0x64>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2b02      	cmp	r3, #2
 8007828:	d103      	bne.n	8007832 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800782a:	f06f 0305 	mvn.w	r3, #5
 800782e:	60fb      	str	r3, [r7, #12]
 8007830:	e00c      	b.n	800784c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007832:	4b0a      	ldr	r3, [pc, #40]	; (800785c <osKernelInitialize+0x64>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d105      	bne.n	8007846 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800783a:	4b08      	ldr	r3, [pc, #32]	; (800785c <osKernelInitialize+0x64>)
 800783c:	2201      	movs	r2, #1
 800783e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007840:	2300      	movs	r3, #0
 8007842:	60fb      	str	r3, [r7, #12]
 8007844:	e002      	b.n	800784c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007846:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800784a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800784c:	68fb      	ldr	r3, [r7, #12]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	200000d0 	.word	0x200000d0

08007860 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007866:	f3ef 8305 	mrs	r3, IPSR
 800786a:	60bb      	str	r3, [r7, #8]
  return(result);
 800786c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800786e:	2b00      	cmp	r3, #0
 8007870:	d10f      	bne.n	8007892 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007872:	f3ef 8310 	mrs	r3, PRIMASK
 8007876:	607b      	str	r3, [r7, #4]
  return(result);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d105      	bne.n	800788a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800787e:	f3ef 8311 	mrs	r3, BASEPRI
 8007882:	603b      	str	r3, [r7, #0]
  return(result);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d007      	beq.n	800789a <osKernelStart+0x3a>
 800788a:	4b0f      	ldr	r3, [pc, #60]	; (80078c8 <osKernelStart+0x68>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2b02      	cmp	r3, #2
 8007890:	d103      	bne.n	800789a <osKernelStart+0x3a>
    stat = osErrorISR;
 8007892:	f06f 0305 	mvn.w	r3, #5
 8007896:	60fb      	str	r3, [r7, #12]
 8007898:	e010      	b.n	80078bc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800789a:	4b0b      	ldr	r3, [pc, #44]	; (80078c8 <osKernelStart+0x68>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d109      	bne.n	80078b6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80078a2:	f7ff ffa1 	bl	80077e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80078a6:	4b08      	ldr	r3, [pc, #32]	; (80078c8 <osKernelStart+0x68>)
 80078a8:	2202      	movs	r2, #2
 80078aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80078ac:	f001 ff10 	bl	80096d0 <vTaskStartScheduler>
      stat = osOK;
 80078b0:	2300      	movs	r3, #0
 80078b2:	60fb      	str	r3, [r7, #12]
 80078b4:	e002      	b.n	80078bc <osKernelStart+0x5c>
    } else {
      stat = osError;
 80078b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80078ba:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80078bc:	68fb      	ldr	r3, [r7, #12]
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3710      	adds	r7, #16
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	200000d0 	.word	0x200000d0

080078cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b090      	sub	sp, #64	; 0x40
 80078d0:	af04      	add	r7, sp, #16
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80078d8:	2300      	movs	r3, #0
 80078da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078dc:	f3ef 8305 	mrs	r3, IPSR
 80078e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80078e2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f040 808f 	bne.w	8007a08 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078ea:	f3ef 8310 	mrs	r3, PRIMASK
 80078ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d105      	bne.n	8007902 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80078f6:	f3ef 8311 	mrs	r3, BASEPRI
 80078fa:	617b      	str	r3, [r7, #20]
  return(result);
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <osThreadNew+0x3e>
 8007902:	4b44      	ldr	r3, [pc, #272]	; (8007a14 <osThreadNew+0x148>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2b02      	cmp	r3, #2
 8007908:	d07e      	beq.n	8007a08 <osThreadNew+0x13c>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d07b      	beq.n	8007a08 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007910:	2380      	movs	r3, #128	; 0x80
 8007912:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007914:	2318      	movs	r3, #24
 8007916:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007918:	2300      	movs	r3, #0
 800791a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800791c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007920:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d045      	beq.n	80079b4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d002      	beq.n	8007936 <osThreadNew+0x6a>
        name = attr->name;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	699b      	ldr	r3, [r3, #24]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d002      	beq.n	8007944 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007946:	2b00      	cmp	r3, #0
 8007948:	d008      	beq.n	800795c <osThreadNew+0x90>
 800794a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794c:	2b38      	cmp	r3, #56	; 0x38
 800794e:	d805      	bhi.n	800795c <osThreadNew+0x90>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <osThreadNew+0x94>
        return (NULL);
 800795c:	2300      	movs	r3, #0
 800795e:	e054      	b.n	8007a0a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	695b      	ldr	r3, [r3, #20]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	089b      	lsrs	r3, r3, #2
 800796e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00e      	beq.n	8007996 <osThreadNew+0xca>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	2b5b      	cmp	r3, #91	; 0x5b
 800797e:	d90a      	bls.n	8007996 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007984:	2b00      	cmp	r3, #0
 8007986:	d006      	beq.n	8007996 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d002      	beq.n	8007996 <osThreadNew+0xca>
        mem = 1;
 8007990:	2301      	movs	r3, #1
 8007992:	623b      	str	r3, [r7, #32]
 8007994:	e010      	b.n	80079b8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10c      	bne.n	80079b8 <osThreadNew+0xec>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d108      	bne.n	80079b8 <osThreadNew+0xec>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	691b      	ldr	r3, [r3, #16]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d104      	bne.n	80079b8 <osThreadNew+0xec>
          mem = 0;
 80079ae:	2300      	movs	r3, #0
 80079b0:	623b      	str	r3, [r7, #32]
 80079b2:	e001      	b.n	80079b8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80079b4:	2300      	movs	r3, #0
 80079b6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d110      	bne.n	80079e0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80079c6:	9202      	str	r2, [sp, #8]
 80079c8:	9301      	str	r3, [sp, #4]
 80079ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f001 fc9f 	bl	8009318 <xTaskCreateStatic>
 80079da:	4603      	mov	r3, r0
 80079dc:	613b      	str	r3, [r7, #16]
 80079de:	e013      	b.n	8007a08 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80079e0:	6a3b      	ldr	r3, [r7, #32]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d110      	bne.n	8007a08 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80079e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	f107 0310 	add.w	r3, r7, #16
 80079ee:	9301      	str	r3, [sp, #4]
 80079f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	f001 fced 	bl	80093d8 <xTaskCreate>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d001      	beq.n	8007a08 <osThreadNew+0x13c>
          hTask = NULL;
 8007a04:	2300      	movs	r3, #0
 8007a06:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007a08:	693b      	ldr	r3, [r7, #16]
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3730      	adds	r7, #48	; 0x30
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	200000d0 	.word	0x200000d0

08007a18 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a20:	f3ef 8305 	mrs	r3, IPSR
 8007a24:	613b      	str	r3, [r7, #16]
  return(result);
 8007a26:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d10f      	bne.n	8007a4c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8007a30:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d105      	bne.n	8007a44 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007a38:	f3ef 8311 	mrs	r3, BASEPRI
 8007a3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d007      	beq.n	8007a54 <osDelay+0x3c>
 8007a44:	4b0a      	ldr	r3, [pc, #40]	; (8007a70 <osDelay+0x58>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	d103      	bne.n	8007a54 <osDelay+0x3c>
    stat = osErrorISR;
 8007a4c:	f06f 0305 	mvn.w	r3, #5
 8007a50:	617b      	str	r3, [r7, #20]
 8007a52:	e007      	b.n	8007a64 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007a54:	2300      	movs	r3, #0
 8007a56:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <osDelay+0x4c>
      vTaskDelay(ticks);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f001 fe00 	bl	8009664 <vTaskDelay>
    }
  }

  return (stat);
 8007a64:	697b      	ldr	r3, [r7, #20]
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	200000d0 	.word	0x200000d0

08007a74 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b08c      	sub	sp, #48	; 0x30
 8007a78:	af02      	add	r7, sp, #8
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007a80:	2300      	movs	r3, #0
 8007a82:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a84:	f3ef 8305 	mrs	r3, IPSR
 8007a88:	61bb      	str	r3, [r7, #24]
  return(result);
 8007a8a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	f040 8087 	bne.w	8007ba0 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a92:	f3ef 8310 	mrs	r3, PRIMASK
 8007a96:	617b      	str	r3, [r7, #20]
  return(result);
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d105      	bne.n	8007aaa <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007a9e:	f3ef 8311 	mrs	r3, BASEPRI
 8007aa2:	613b      	str	r3, [r7, #16]
  return(result);
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d003      	beq.n	8007ab2 <osSemaphoreNew+0x3e>
 8007aaa:	4b40      	ldr	r3, [pc, #256]	; (8007bac <osSemaphoreNew+0x138>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d076      	beq.n	8007ba0 <osSemaphoreNew+0x12c>
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d073      	beq.n	8007ba0 <osSemaphoreNew+0x12c>
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d86f      	bhi.n	8007ba0 <osSemaphoreNew+0x12c>
    mem = -1;
 8007ac0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ac4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d015      	beq.n	8007af8 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d006      	beq.n	8007ae2 <osSemaphoreNew+0x6e>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	2b4f      	cmp	r3, #79	; 0x4f
 8007ada:	d902      	bls.n	8007ae2 <osSemaphoreNew+0x6e>
        mem = 1;
 8007adc:	2301      	movs	r3, #1
 8007ade:	623b      	str	r3, [r7, #32]
 8007ae0:	e00c      	b.n	8007afc <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d108      	bne.n	8007afc <osSemaphoreNew+0x88>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d104      	bne.n	8007afc <osSemaphoreNew+0x88>
          mem = 0;
 8007af2:	2300      	movs	r3, #0
 8007af4:	623b      	str	r3, [r7, #32]
 8007af6:	e001      	b.n	8007afc <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8007af8:	2300      	movs	r3, #0
 8007afa:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8007afc:	6a3b      	ldr	r3, [r7, #32]
 8007afe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b02:	d04d      	beq.n	8007ba0 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d129      	bne.n	8007b5e <osSemaphoreNew+0xea>
        if (mem == 1) {
 8007b0a:	6a3b      	ldr	r3, [r7, #32]
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d10b      	bne.n	8007b28 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689a      	ldr	r2, [r3, #8]
 8007b14:	2303      	movs	r3, #3
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	4613      	mov	r3, r2
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	2100      	movs	r1, #0
 8007b1e:	2001      	movs	r0, #1
 8007b20:	f000 fbf4 	bl	800830c <xQueueGenericCreateStatic>
 8007b24:	6278      	str	r0, [r7, #36]	; 0x24
 8007b26:	e005      	b.n	8007b34 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8007b28:	2203      	movs	r2, #3
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	2001      	movs	r0, #1
 8007b2e:	f000 fc6a 	bl	8008406 <xQueueGenericCreate>
 8007b32:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d022      	beq.n	8007b80 <osSemaphoreNew+0x10c>
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d01f      	beq.n	8007b80 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007b40:	2300      	movs	r3, #0
 8007b42:	2200      	movs	r2, #0
 8007b44:	2100      	movs	r1, #0
 8007b46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b48:	f000 fd30 	bl	80085ac <xQueueGenericSend>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d016      	beq.n	8007b80 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 8007b52:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b54:	f001 fa0d 	bl	8008f72 <vQueueDelete>
            hSemaphore = NULL;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8007b5c:	e010      	b.n	8007b80 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 8007b5e:	6a3b      	ldr	r3, [r7, #32]
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d108      	bne.n	8007b76 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	689b      	ldr	r3, [r3, #8]
 8007b68:	461a      	mov	r2, r3
 8007b6a:	68b9      	ldr	r1, [r7, #8]
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f000 fcae 	bl	80084ce <xQueueCreateCountingSemaphoreStatic>
 8007b72:	6278      	str	r0, [r7, #36]	; 0x24
 8007b74:	e004      	b.n	8007b80 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007b76:	68b9      	ldr	r1, [r7, #8]
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 fce1 	bl	8008540 <xQueueCreateCountingSemaphore>
 8007b7e:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d00c      	beq.n	8007ba0 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d003      	beq.n	8007b94 <osSemaphoreNew+0x120>
          name = attr->name;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	61fb      	str	r3, [r7, #28]
 8007b92:	e001      	b.n	8007b98 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8007b94:	2300      	movs	r3, #0
 8007b96:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007b98:	69f9      	ldr	r1, [r7, #28]
 8007b9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b9c:	f001 fb36 	bl	800920c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3728      	adds	r7, #40	; 0x28
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	200000d0 	.word	0x200000d0

08007bb0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b088      	sub	sp, #32
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d103      	bne.n	8007bd0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007bc8:	f06f 0303 	mvn.w	r3, #3
 8007bcc:	61fb      	str	r3, [r7, #28]
 8007bce:	e04b      	b.n	8007c68 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007bd0:	f3ef 8305 	mrs	r3, IPSR
 8007bd4:	617b      	str	r3, [r7, #20]
  return(result);
 8007bd6:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10f      	bne.n	8007bfc <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bdc:	f3ef 8310 	mrs	r3, PRIMASK
 8007be0:	613b      	str	r3, [r7, #16]
  return(result);
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d105      	bne.n	8007bf4 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007be8:	f3ef 8311 	mrs	r3, BASEPRI
 8007bec:	60fb      	str	r3, [r7, #12]
  return(result);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d026      	beq.n	8007c42 <osSemaphoreAcquire+0x92>
 8007bf4:	4b1f      	ldr	r3, [pc, #124]	; (8007c74 <osSemaphoreAcquire+0xc4>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d122      	bne.n	8007c42 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d003      	beq.n	8007c0a <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8007c02:	f06f 0303 	mvn.w	r3, #3
 8007c06:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8007c08:	e02d      	b.n	8007c66 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007c0e:	f107 0308 	add.w	r3, r7, #8
 8007c12:	461a      	mov	r2, r3
 8007c14:	2100      	movs	r1, #0
 8007c16:	69b8      	ldr	r0, [r7, #24]
 8007c18:	f001 f8ea 	bl	8008df0 <xQueueReceiveFromISR>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d003      	beq.n	8007c2a <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8007c22:	f06f 0302 	mvn.w	r3, #2
 8007c26:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8007c28:	e01d      	b.n	8007c66 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d01a      	beq.n	8007c66 <osSemaphoreAcquire+0xb6>
 8007c30:	4b11      	ldr	r3, [pc, #68]	; (8007c78 <osSemaphoreAcquire+0xc8>)
 8007c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c36:	601a      	str	r2, [r3, #0]
 8007c38:	f3bf 8f4f 	dsb	sy
 8007c3c:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8007c40:	e011      	b.n	8007c66 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007c42:	6839      	ldr	r1, [r7, #0]
 8007c44:	69b8      	ldr	r0, [r7, #24]
 8007c46:	f000 ffc3 	bl	8008bd0 <xQueueSemaphoreTake>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d00b      	beq.n	8007c68 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d003      	beq.n	8007c5e <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8007c56:	f06f 0301 	mvn.w	r3, #1
 8007c5a:	61fb      	str	r3, [r7, #28]
 8007c5c:	e004      	b.n	8007c68 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8007c5e:	f06f 0302 	mvn.w	r3, #2
 8007c62:	61fb      	str	r3, [r7, #28]
 8007c64:	e000      	b.n	8007c68 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8007c66:	bf00      	nop
      }
    }
  }

  return (stat);
 8007c68:	69fb      	ldr	r3, [r7, #28]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3720      	adds	r7, #32
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop
 8007c74:	200000d0 	.word	0x200000d0
 8007c78:	e000ed04 	.word	0xe000ed04

08007c7c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b088      	sub	sp, #32
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d103      	bne.n	8007c9a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007c92:	f06f 0303 	mvn.w	r3, #3
 8007c96:	61fb      	str	r3, [r7, #28]
 8007c98:	e03e      	b.n	8007d18 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c9a:	f3ef 8305 	mrs	r3, IPSR
 8007c9e:	617b      	str	r3, [r7, #20]
  return(result);
 8007ca0:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10f      	bne.n	8007cc6 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ca6:	f3ef 8310 	mrs	r3, PRIMASK
 8007caa:	613b      	str	r3, [r7, #16]
  return(result);
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d105      	bne.n	8007cbe <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007cb2:	f3ef 8311 	mrs	r3, BASEPRI
 8007cb6:	60fb      	str	r3, [r7, #12]
  return(result);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d01e      	beq.n	8007cfc <osSemaphoreRelease+0x80>
 8007cbe:	4b19      	ldr	r3, [pc, #100]	; (8007d24 <osSemaphoreRelease+0xa8>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d11a      	bne.n	8007cfc <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007cca:	f107 0308 	add.w	r3, r7, #8
 8007cce:	4619      	mov	r1, r3
 8007cd0:	69b8      	ldr	r0, [r7, #24]
 8007cd2:	f000 fe09 	bl	80088e8 <xQueueGiveFromISR>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d003      	beq.n	8007ce4 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8007cdc:	f06f 0302 	mvn.w	r3, #2
 8007ce0:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007ce2:	e018      	b.n	8007d16 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d015      	beq.n	8007d16 <osSemaphoreRelease+0x9a>
 8007cea:	4b0f      	ldr	r3, [pc, #60]	; (8007d28 <osSemaphoreRelease+0xac>)
 8007cec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cf0:	601a      	str	r2, [r3, #0]
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007cfa:	e00c      	b.n	8007d16 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	2200      	movs	r2, #0
 8007d00:	2100      	movs	r1, #0
 8007d02:	69b8      	ldr	r0, [r7, #24]
 8007d04:	f000 fc52 	bl	80085ac <xQueueGenericSend>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d004      	beq.n	8007d18 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8007d0e:	f06f 0302 	mvn.w	r3, #2
 8007d12:	61fb      	str	r3, [r7, #28]
 8007d14:	e000      	b.n	8007d18 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007d16:	bf00      	nop
    }
  }

  return (stat);
 8007d18:	69fb      	ldr	r3, [r7, #28]
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3720      	adds	r7, #32
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	200000d0 	.word	0x200000d0
 8007d28:	e000ed04 	.word	0xe000ed04

08007d2c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b08c      	sub	sp, #48	; 0x30
 8007d30:	af02      	add	r7, sp, #8
 8007d32:	60f8      	str	r0, [r7, #12]
 8007d34:	60b9      	str	r1, [r7, #8]
 8007d36:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d3c:	f3ef 8305 	mrs	r3, IPSR
 8007d40:	61bb      	str	r3, [r7, #24]
  return(result);
 8007d42:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d170      	bne.n	8007e2a <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d48:	f3ef 8310 	mrs	r3, PRIMASK
 8007d4c:	617b      	str	r3, [r7, #20]
  return(result);
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d105      	bne.n	8007d60 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007d54:	f3ef 8311 	mrs	r3, BASEPRI
 8007d58:	613b      	str	r3, [r7, #16]
  return(result);
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d003      	beq.n	8007d68 <osMessageQueueNew+0x3c>
 8007d60:	4b34      	ldr	r3, [pc, #208]	; (8007e34 <osMessageQueueNew+0x108>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d060      	beq.n	8007e2a <osMessageQueueNew+0xfe>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d05d      	beq.n	8007e2a <osMessageQueueNew+0xfe>
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d05a      	beq.n	8007e2a <osMessageQueueNew+0xfe>
    mem = -1;
 8007d74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d78:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d029      	beq.n	8007dd4 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d012      	beq.n	8007dae <osMessageQueueNew+0x82>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	2b4f      	cmp	r3, #79	; 0x4f
 8007d8e:	d90e      	bls.n	8007dae <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d00a      	beq.n	8007dae <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	695a      	ldr	r2, [r3, #20]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	68b9      	ldr	r1, [r7, #8]
 8007da0:	fb01 f303 	mul.w	r3, r1, r3
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d302      	bcc.n	8007dae <osMessageQueueNew+0x82>
        mem = 1;
 8007da8:	2301      	movs	r3, #1
 8007daa:	623b      	str	r3, [r7, #32]
 8007dac:	e014      	b.n	8007dd8 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d110      	bne.n	8007dd8 <osMessageQueueNew+0xac>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	68db      	ldr	r3, [r3, #12]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d10c      	bne.n	8007dd8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d108      	bne.n	8007dd8 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	695b      	ldr	r3, [r3, #20]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d104      	bne.n	8007dd8 <osMessageQueueNew+0xac>
          mem = 0;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	623b      	str	r3, [r7, #32]
 8007dd2:	e001      	b.n	8007dd8 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007dd8:	6a3b      	ldr	r3, [r7, #32]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d10c      	bne.n	8007df8 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	691a      	ldr	r2, [r3, #16]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6899      	ldr	r1, [r3, #8]
 8007de6:	2300      	movs	r3, #0
 8007de8:	9300      	str	r3, [sp, #0]
 8007dea:	460b      	mov	r3, r1
 8007dec:	68b9      	ldr	r1, [r7, #8]
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f000 fa8c 	bl	800830c <xQueueGenericCreateStatic>
 8007df4:	6278      	str	r0, [r7, #36]	; 0x24
 8007df6:	e008      	b.n	8007e0a <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8007df8:	6a3b      	ldr	r3, [r7, #32]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d105      	bne.n	8007e0a <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8007dfe:	2200      	movs	r2, #0
 8007e00:	68b9      	ldr	r1, [r7, #8]
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f000 faff 	bl	8008406 <xQueueGenericCreate>
 8007e08:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00c      	beq.n	8007e2a <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d003      	beq.n	8007e1e <osMessageQueueNew+0xf2>
        name = attr->name;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	61fb      	str	r3, [r7, #28]
 8007e1c:	e001      	b.n	8007e22 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8007e22:	69f9      	ldr	r1, [r7, #28]
 8007e24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007e26:	f001 f9f1 	bl	800920c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3728      	adds	r7, #40	; 0x28
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	200000d0 	.word	0x200000d0

08007e38 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b08a      	sub	sp, #40	; 0x28
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60f8      	str	r0, [r7, #12]
 8007e40:	60b9      	str	r1, [r7, #8]
 8007e42:	603b      	str	r3, [r7, #0]
 8007e44:	4613      	mov	r3, r2
 8007e46:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e50:	f3ef 8305 	mrs	r3, IPSR
 8007e54:	61fb      	str	r3, [r7, #28]
  return(result);
 8007e56:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10f      	bne.n	8007e7c <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e5c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e60:	61bb      	str	r3, [r7, #24]
  return(result);
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d105      	bne.n	8007e74 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e68:	f3ef 8311 	mrs	r3, BASEPRI
 8007e6c:	617b      	str	r3, [r7, #20]
  return(result);
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d02c      	beq.n	8007ece <osMessageQueuePut+0x96>
 8007e74:	4b28      	ldr	r3, [pc, #160]	; (8007f18 <osMessageQueuePut+0xe0>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d128      	bne.n	8007ece <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007e7c:	6a3b      	ldr	r3, [r7, #32]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d005      	beq.n	8007e8e <osMessageQueuePut+0x56>
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <osMessageQueuePut+0x56>
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d003      	beq.n	8007e96 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8007e8e:	f06f 0303 	mvn.w	r3, #3
 8007e92:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007e94:	e039      	b.n	8007f0a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8007e96:	2300      	movs	r3, #0
 8007e98:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007e9a:	f107 0210 	add.w	r2, r7, #16
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	68b9      	ldr	r1, [r7, #8]
 8007ea2:	6a38      	ldr	r0, [r7, #32]
 8007ea4:	f000 fc84 	bl	80087b0 <xQueueGenericSendFromISR>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d003      	beq.n	8007eb6 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8007eae:	f06f 0302 	mvn.w	r3, #2
 8007eb2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007eb4:	e029      	b.n	8007f0a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d026      	beq.n	8007f0a <osMessageQueuePut+0xd2>
 8007ebc:	4b17      	ldr	r3, [pc, #92]	; (8007f1c <osMessageQueuePut+0xe4>)
 8007ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ec2:	601a      	str	r2, [r3, #0]
 8007ec4:	f3bf 8f4f 	dsb	sy
 8007ec8:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007ecc:	e01d      	b.n	8007f0a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d002      	beq.n	8007eda <osMessageQueuePut+0xa2>
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d103      	bne.n	8007ee2 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8007eda:	f06f 0303 	mvn.w	r3, #3
 8007ede:	627b      	str	r3, [r7, #36]	; 0x24
 8007ee0:	e014      	b.n	8007f0c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	683a      	ldr	r2, [r7, #0]
 8007ee6:	68b9      	ldr	r1, [r7, #8]
 8007ee8:	6a38      	ldr	r0, [r7, #32]
 8007eea:	f000 fb5f 	bl	80085ac <xQueueGenericSend>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d00b      	beq.n	8007f0c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d003      	beq.n	8007f02 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8007efa:	f06f 0301 	mvn.w	r3, #1
 8007efe:	627b      	str	r3, [r7, #36]	; 0x24
 8007f00:	e004      	b.n	8007f0c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8007f02:	f06f 0302 	mvn.w	r3, #2
 8007f06:	627b      	str	r3, [r7, #36]	; 0x24
 8007f08:	e000      	b.n	8007f0c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007f0a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3728      	adds	r7, #40	; 0x28
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	200000d0 	.word	0x200000d0
 8007f1c:	e000ed04 	.word	0xe000ed04

08007f20 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b08a      	sub	sp, #40	; 0x28
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	607a      	str	r2, [r7, #4]
 8007f2c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f36:	f3ef 8305 	mrs	r3, IPSR
 8007f3a:	61fb      	str	r3, [r7, #28]
  return(result);
 8007f3c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d10f      	bne.n	8007f62 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f42:	f3ef 8310 	mrs	r3, PRIMASK
 8007f46:	61bb      	str	r3, [r7, #24]
  return(result);
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d105      	bne.n	8007f5a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007f4e:	f3ef 8311 	mrs	r3, BASEPRI
 8007f52:	617b      	str	r3, [r7, #20]
  return(result);
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d02c      	beq.n	8007fb4 <osMessageQueueGet+0x94>
 8007f5a:	4b28      	ldr	r3, [pc, #160]	; (8007ffc <osMessageQueueGet+0xdc>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2b02      	cmp	r3, #2
 8007f60:	d128      	bne.n	8007fb4 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007f62:	6a3b      	ldr	r3, [r7, #32]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d005      	beq.n	8007f74 <osMessageQueueGet+0x54>
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d002      	beq.n	8007f74 <osMessageQueueGet+0x54>
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d003      	beq.n	8007f7c <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8007f74:	f06f 0303 	mvn.w	r3, #3
 8007f78:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007f7a:	e038      	b.n	8007fee <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007f80:	f107 0310 	add.w	r3, r7, #16
 8007f84:	461a      	mov	r2, r3
 8007f86:	68b9      	ldr	r1, [r7, #8]
 8007f88:	6a38      	ldr	r0, [r7, #32]
 8007f8a:	f000 ff31 	bl	8008df0 <xQueueReceiveFromISR>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d003      	beq.n	8007f9c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8007f94:	f06f 0302 	mvn.w	r3, #2
 8007f98:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007f9a:	e028      	b.n	8007fee <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d025      	beq.n	8007fee <osMessageQueueGet+0xce>
 8007fa2:	4b17      	ldr	r3, [pc, #92]	; (8008000 <osMessageQueueGet+0xe0>)
 8007fa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fa8:	601a      	str	r2, [r3, #0]
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007fb2:	e01c      	b.n	8007fee <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007fb4:	6a3b      	ldr	r3, [r7, #32]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d002      	beq.n	8007fc0 <osMessageQueueGet+0xa0>
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d103      	bne.n	8007fc8 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8007fc0:	f06f 0303 	mvn.w	r3, #3
 8007fc4:	627b      	str	r3, [r7, #36]	; 0x24
 8007fc6:	e013      	b.n	8007ff0 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007fc8:	683a      	ldr	r2, [r7, #0]
 8007fca:	68b9      	ldr	r1, [r7, #8]
 8007fcc:	6a38      	ldr	r0, [r7, #32]
 8007fce:	f000 fd1d 	bl	8008a0c <xQueueReceive>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d00b      	beq.n	8007ff0 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d003      	beq.n	8007fe6 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8007fde:	f06f 0301 	mvn.w	r3, #1
 8007fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8007fe4:	e004      	b.n	8007ff0 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8007fe6:	f06f 0302 	mvn.w	r3, #2
 8007fea:	627b      	str	r3, [r7, #36]	; 0x24
 8007fec:	e000      	b.n	8007ff0 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007fee:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3728      	adds	r7, #40	; 0x28
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	200000d0 	.word	0x200000d0
 8008000:	e000ed04 	.word	0xe000ed04

08008004 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8008004:	b580      	push	{r7, lr}
 8008006:	b088      	sub	sp, #32
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	61bb      	str	r3, [r7, #24]
  UBaseType_t count;

  if (hQueue == NULL) {
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d102      	bne.n	800801c <osMessageQueueGetCount+0x18>
    count = 0U;
 8008016:	2300      	movs	r3, #0
 8008018:	61fb      	str	r3, [r7, #28]
 800801a:	e01e      	b.n	800805a <osMessageQueueGetCount+0x56>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800801c:	f3ef 8305 	mrs	r3, IPSR
 8008020:	617b      	str	r3, [r7, #20]
  return(result);
 8008022:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8008024:	2b00      	cmp	r3, #0
 8008026:	d10f      	bne.n	8008048 <osMessageQueueGetCount+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008028:	f3ef 8310 	mrs	r3, PRIMASK
 800802c:	613b      	str	r3, [r7, #16]
  return(result);
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d105      	bne.n	8008040 <osMessageQueueGetCount+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008034:	f3ef 8311 	mrs	r3, BASEPRI
 8008038:	60fb      	str	r3, [r7, #12]
  return(result);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d008      	beq.n	8008052 <osMessageQueueGetCount+0x4e>
 8008040:	4b08      	ldr	r3, [pc, #32]	; (8008064 <osMessageQueueGetCount+0x60>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b02      	cmp	r3, #2
 8008046:	d104      	bne.n	8008052 <osMessageQueueGetCount+0x4e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8008048:	69b8      	ldr	r0, [r7, #24]
 800804a:	f000 ff73 	bl	8008f34 <uxQueueMessagesWaitingFromISR>
 800804e:	61f8      	str	r0, [r7, #28]
 8008050:	e003      	b.n	800805a <osMessageQueueGetCount+0x56>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8008052:	69b8      	ldr	r0, [r7, #24]
 8008054:	f000 ff4f 	bl	8008ef6 <uxQueueMessagesWaiting>
 8008058:	61f8      	str	r0, [r7, #28]
  }

  return ((uint32_t)count);
 800805a:	69fb      	ldr	r3, [r7, #28]
}
 800805c:	4618      	mov	r0, r3
 800805e:	3720      	adds	r7, #32
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	200000d0 	.word	0x200000d0

08008068 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008068:	b480      	push	{r7}
 800806a:	b085      	sub	sp, #20
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	4a07      	ldr	r2, [pc, #28]	; (8008094 <vApplicationGetIdleTaskMemory+0x2c>)
 8008078:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	4a06      	ldr	r2, [pc, #24]	; (8008098 <vApplicationGetIdleTaskMemory+0x30>)
 800807e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2280      	movs	r2, #128	; 0x80
 8008084:	601a      	str	r2, [r3, #0]
}
 8008086:	bf00      	nop
 8008088:	3714      	adds	r7, #20
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	200000d4 	.word	0x200000d4
 8008098:	20000130 	.word	0x20000130

0800809c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	4a07      	ldr	r2, [pc, #28]	; (80080c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80080ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	4a06      	ldr	r2, [pc, #24]	; (80080cc <vApplicationGetTimerTaskMemory+0x30>)
 80080b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80080ba:	601a      	str	r2, [r3, #0]
}
 80080bc:	bf00      	nop
 80080be:	3714      	adds	r7, #20
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr
 80080c8:	20000330 	.word	0x20000330
 80080cc:	2000038c 	.word	0x2000038c

080080d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f103 0208 	add.w	r2, r3, #8
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f103 0208 	add.w	r2, r3, #8
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f103 0208 	add.w	r2, r3, #8
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008104:	bf00      	nop
 8008106:	370c      	adds	r7, #12
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800811e:	bf00      	nop
 8008120:	370c      	adds	r7, #12
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr

0800812a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800812a:	b480      	push	{r7}
 800812c:	b085      	sub	sp, #20
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
 8008132:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	689a      	ldr	r2, [r3, #8]
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	683a      	ldr	r2, [r7, #0]
 800814e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	683a      	ldr	r2, [r7, #0]
 8008154:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	1c5a      	adds	r2, r3, #1
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	601a      	str	r2, [r3, #0]
}
 8008166:	bf00      	nop
 8008168:	3714      	adds	r7, #20
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr

08008172 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008172:	b480      	push	{r7}
 8008174:	b085      	sub	sp, #20
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
 800817a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008188:	d103      	bne.n	8008192 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	60fb      	str	r3, [r7, #12]
 8008190:	e00c      	b.n	80081ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	3308      	adds	r3, #8
 8008196:	60fb      	str	r3, [r7, #12]
 8008198:	e002      	b.n	80081a0 <vListInsert+0x2e>
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	60fb      	str	r3, [r7, #12]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	68ba      	ldr	r2, [r7, #8]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d2f6      	bcs.n	800819a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	683a      	ldr	r2, [r7, #0]
 80081ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	683a      	ldr	r2, [r7, #0]
 80081c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	1c5a      	adds	r2, r3, #1
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	601a      	str	r2, [r3, #0]
}
 80081d8:	bf00      	nop
 80081da:	3714      	adds	r7, #20
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	6892      	ldr	r2, [r2, #8]
 80081fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	6852      	ldr	r2, [r2, #4]
 8008204:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	429a      	cmp	r2, r3
 800820e:	d103      	bne.n	8008218 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	1e5a      	subs	r2, r3, #1
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3714      	adds	r7, #20
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d10b      	bne.n	8008264 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800824c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008250:	b672      	cpsid	i
 8008252:	f383 8811 	msr	BASEPRI, r3
 8008256:	f3bf 8f6f 	isb	sy
 800825a:	f3bf 8f4f 	dsb	sy
 800825e:	b662      	cpsie	i
 8008260:	60bb      	str	r3, [r7, #8]
 8008262:	e7fe      	b.n	8008262 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8008264:	f002 fcc0 	bl	800abe8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008270:	68f9      	ldr	r1, [r7, #12]
 8008272:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008274:	fb01 f303 	mul.w	r3, r1, r3
 8008278:	441a      	add	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008294:	3b01      	subs	r3, #1
 8008296:	68f9      	ldr	r1, [r7, #12]
 8008298:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800829a:	fb01 f303 	mul.w	r3, r1, r3
 800829e:	441a      	add	r2, r3
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	22ff      	movs	r2, #255	; 0xff
 80082a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	22ff      	movs	r2, #255	; 0xff
 80082b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d114      	bne.n	80082e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d01a      	beq.n	80082f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	3310      	adds	r3, #16
 80082c6:	4618      	mov	r0, r3
 80082c8:	f001 fc90 	bl	8009bec <xTaskRemoveFromEventList>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d012      	beq.n	80082f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80082d2:	4b0d      	ldr	r3, [pc, #52]	; (8008308 <xQueueGenericReset+0xd0>)
 80082d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	f3bf 8f6f 	isb	sy
 80082e2:	e009      	b.n	80082f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	3310      	adds	r3, #16
 80082e8:	4618      	mov	r0, r3
 80082ea:	f7ff fef1 	bl	80080d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	3324      	adds	r3, #36	; 0x24
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7ff feec 	bl	80080d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80082f8:	f002 fca8 	bl	800ac4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80082fc:	2301      	movs	r3, #1
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	e000ed04 	.word	0xe000ed04

0800830c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800830c:	b580      	push	{r7, lr}
 800830e:	b08e      	sub	sp, #56	; 0x38
 8008310:	af02      	add	r7, sp, #8
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10b      	bne.n	8008338 <xQueueGenericCreateStatic+0x2c>
 8008320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008324:	b672      	cpsid	i
 8008326:	f383 8811 	msr	BASEPRI, r3
 800832a:	f3bf 8f6f 	isb	sy
 800832e:	f3bf 8f4f 	dsb	sy
 8008332:	b662      	cpsie	i
 8008334:	62bb      	str	r3, [r7, #40]	; 0x28
 8008336:	e7fe      	b.n	8008336 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10b      	bne.n	8008356 <xQueueGenericCreateStatic+0x4a>
 800833e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008342:	b672      	cpsid	i
 8008344:	f383 8811 	msr	BASEPRI, r3
 8008348:	f3bf 8f6f 	isb	sy
 800834c:	f3bf 8f4f 	dsb	sy
 8008350:	b662      	cpsie	i
 8008352:	627b      	str	r3, [r7, #36]	; 0x24
 8008354:	e7fe      	b.n	8008354 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d002      	beq.n	8008362 <xQueueGenericCreateStatic+0x56>
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d001      	beq.n	8008366 <xQueueGenericCreateStatic+0x5a>
 8008362:	2301      	movs	r3, #1
 8008364:	e000      	b.n	8008368 <xQueueGenericCreateStatic+0x5c>
 8008366:	2300      	movs	r3, #0
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10b      	bne.n	8008384 <xQueueGenericCreateStatic+0x78>
 800836c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008370:	b672      	cpsid	i
 8008372:	f383 8811 	msr	BASEPRI, r3
 8008376:	f3bf 8f6f 	isb	sy
 800837a:	f3bf 8f4f 	dsb	sy
 800837e:	b662      	cpsie	i
 8008380:	623b      	str	r3, [r7, #32]
 8008382:	e7fe      	b.n	8008382 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d102      	bne.n	8008390 <xQueueGenericCreateStatic+0x84>
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d101      	bne.n	8008394 <xQueueGenericCreateStatic+0x88>
 8008390:	2301      	movs	r3, #1
 8008392:	e000      	b.n	8008396 <xQueueGenericCreateStatic+0x8a>
 8008394:	2300      	movs	r3, #0
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10b      	bne.n	80083b2 <xQueueGenericCreateStatic+0xa6>
 800839a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800839e:	b672      	cpsid	i
 80083a0:	f383 8811 	msr	BASEPRI, r3
 80083a4:	f3bf 8f6f 	isb	sy
 80083a8:	f3bf 8f4f 	dsb	sy
 80083ac:	b662      	cpsie	i
 80083ae:	61fb      	str	r3, [r7, #28]
 80083b0:	e7fe      	b.n	80083b0 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80083b2:	2350      	movs	r3, #80	; 0x50
 80083b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	2b50      	cmp	r3, #80	; 0x50
 80083ba:	d00b      	beq.n	80083d4 <xQueueGenericCreateStatic+0xc8>
 80083bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c0:	b672      	cpsid	i
 80083c2:	f383 8811 	msr	BASEPRI, r3
 80083c6:	f3bf 8f6f 	isb	sy
 80083ca:	f3bf 8f4f 	dsb	sy
 80083ce:	b662      	cpsie	i
 80083d0:	61bb      	str	r3, [r7, #24]
 80083d2:	e7fe      	b.n	80083d2 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80083d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80083da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00d      	beq.n	80083fc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80083e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e2:	2201      	movs	r2, #1
 80083e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80083e8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80083ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ee:	9300      	str	r3, [sp, #0]
 80083f0:	4613      	mov	r3, r2
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	68b9      	ldr	r1, [r7, #8]
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f000 f846 	bl	8008488 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80083fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80083fe:	4618      	mov	r0, r3
 8008400:	3730      	adds	r7, #48	; 0x30
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008406:	b580      	push	{r7, lr}
 8008408:	b08a      	sub	sp, #40	; 0x28
 800840a:	af02      	add	r7, sp, #8
 800840c:	60f8      	str	r0, [r7, #12]
 800840e:	60b9      	str	r1, [r7, #8]
 8008410:	4613      	mov	r3, r2
 8008412:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d10b      	bne.n	8008432 <xQueueGenericCreate+0x2c>
 800841a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841e:	b672      	cpsid	i
 8008420:	f383 8811 	msr	BASEPRI, r3
 8008424:	f3bf 8f6f 	isb	sy
 8008428:	f3bf 8f4f 	dsb	sy
 800842c:	b662      	cpsie	i
 800842e:	613b      	str	r3, [r7, #16]
 8008430:	e7fe      	b.n	8008430 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d102      	bne.n	800843e <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008438:	2300      	movs	r3, #0
 800843a:	61fb      	str	r3, [r7, #28]
 800843c:	e004      	b.n	8008448 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	68ba      	ldr	r2, [r7, #8]
 8008442:	fb02 f303 	mul.w	r3, r2, r3
 8008446:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008448:	69fb      	ldr	r3, [r7, #28]
 800844a:	3350      	adds	r3, #80	; 0x50
 800844c:	4618      	mov	r0, r3
 800844e:	f002 fced 	bl	800ae2c <pvPortMalloc>
 8008452:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d011      	beq.n	800847e <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	3350      	adds	r3, #80	; 0x50
 8008462:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	2200      	movs	r2, #0
 8008468:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800846c:	79fa      	ldrb	r2, [r7, #7]
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	4613      	mov	r3, r2
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	68b9      	ldr	r1, [r7, #8]
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f000 f805 	bl	8008488 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800847e:	69bb      	ldr	r3, [r7, #24]
	}
 8008480:	4618      	mov	r0, r3
 8008482:	3720      	adds	r7, #32
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
 8008494:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d103      	bne.n	80084a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	69ba      	ldr	r2, [r7, #24]
 80084a0:	601a      	str	r2, [r3, #0]
 80084a2:	e002      	b.n	80084aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	68fa      	ldr	r2, [r7, #12]
 80084ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	68ba      	ldr	r2, [r7, #8]
 80084b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80084b6:	2101      	movs	r1, #1
 80084b8:	69b8      	ldr	r0, [r7, #24]
 80084ba:	f7ff febd 	bl	8008238 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	78fa      	ldrb	r2, [r7, #3]
 80084c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80084c6:	bf00      	nop
 80084c8:	3710      	adds	r7, #16
 80084ca:	46bd      	mov	sp, r7
 80084cc:	bd80      	pop	{r7, pc}

080084ce <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80084ce:	b580      	push	{r7, lr}
 80084d0:	b08a      	sub	sp, #40	; 0x28
 80084d2:	af02      	add	r7, sp, #8
 80084d4:	60f8      	str	r0, [r7, #12]
 80084d6:	60b9      	str	r1, [r7, #8]
 80084d8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10b      	bne.n	80084f8 <xQueueCreateCountingSemaphoreStatic+0x2a>
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	b672      	cpsid	i
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	b662      	cpsie	i
 80084f4:	61bb      	str	r3, [r7, #24]
 80084f6:	e7fe      	b.n	80084f6 <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d90b      	bls.n	8008518 <xQueueCreateCountingSemaphoreStatic+0x4a>
 8008500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008504:	b672      	cpsid	i
 8008506:	f383 8811 	msr	BASEPRI, r3
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	b662      	cpsie	i
 8008514:	617b      	str	r3, [r7, #20]
 8008516:	e7fe      	b.n	8008516 <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008518:	2302      	movs	r3, #2
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	2100      	movs	r1, #0
 8008522:	68f8      	ldr	r0, [r7, #12]
 8008524:	f7ff fef2 	bl	800830c <xQueueGenericCreateStatic>
 8008528:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800852a:	69fb      	ldr	r3, [r7, #28]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d002      	beq.n	8008536 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008530:	69fb      	ldr	r3, [r7, #28]
 8008532:	68ba      	ldr	r2, [r7, #8]
 8008534:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008536:	69fb      	ldr	r3, [r7, #28]
	}
 8008538:	4618      	mov	r0, r3
 800853a:	3720      	adds	r7, #32
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d10b      	bne.n	8008568 <xQueueCreateCountingSemaphore+0x28>
 8008550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008554:	b672      	cpsid	i
 8008556:	f383 8811 	msr	BASEPRI, r3
 800855a:	f3bf 8f6f 	isb	sy
 800855e:	f3bf 8f4f 	dsb	sy
 8008562:	b662      	cpsie	i
 8008564:	613b      	str	r3, [r7, #16]
 8008566:	e7fe      	b.n	8008566 <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008568:	683a      	ldr	r2, [r7, #0]
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	429a      	cmp	r2, r3
 800856e:	d90b      	bls.n	8008588 <xQueueCreateCountingSemaphore+0x48>
 8008570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008574:	b672      	cpsid	i
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	b662      	cpsie	i
 8008584:	60fb      	str	r3, [r7, #12]
 8008586:	e7fe      	b.n	8008586 <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008588:	2202      	movs	r2, #2
 800858a:	2100      	movs	r1, #0
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f7ff ff3a 	bl	8008406 <xQueueGenericCreate>
 8008592:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	683a      	ldr	r2, [r7, #0]
 800859e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80085a0:	697b      	ldr	r3, [r7, #20]
	}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3718      	adds	r7, #24
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
	...

080085ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b08e      	sub	sp, #56	; 0x38
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	607a      	str	r2, [r7, #4]
 80085b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80085ba:	2300      	movs	r3, #0
 80085bc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80085c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d10b      	bne.n	80085e0 <xQueueGenericSend+0x34>
 80085c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085cc:	b672      	cpsid	i
 80085ce:	f383 8811 	msr	BASEPRI, r3
 80085d2:	f3bf 8f6f 	isb	sy
 80085d6:	f3bf 8f4f 	dsb	sy
 80085da:	b662      	cpsie	i
 80085dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80085de:	e7fe      	b.n	80085de <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d103      	bne.n	80085ee <xQueueGenericSend+0x42>
 80085e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d101      	bne.n	80085f2 <xQueueGenericSend+0x46>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e000      	b.n	80085f4 <xQueueGenericSend+0x48>
 80085f2:	2300      	movs	r3, #0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d10b      	bne.n	8008610 <xQueueGenericSend+0x64>
 80085f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085fc:	b672      	cpsid	i
 80085fe:	f383 8811 	msr	BASEPRI, r3
 8008602:	f3bf 8f6f 	isb	sy
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	b662      	cpsie	i
 800860c:	627b      	str	r3, [r7, #36]	; 0x24
 800860e:	e7fe      	b.n	800860e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2b02      	cmp	r3, #2
 8008614:	d103      	bne.n	800861e <xQueueGenericSend+0x72>
 8008616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800861a:	2b01      	cmp	r3, #1
 800861c:	d101      	bne.n	8008622 <xQueueGenericSend+0x76>
 800861e:	2301      	movs	r3, #1
 8008620:	e000      	b.n	8008624 <xQueueGenericSend+0x78>
 8008622:	2300      	movs	r3, #0
 8008624:	2b00      	cmp	r3, #0
 8008626:	d10b      	bne.n	8008640 <xQueueGenericSend+0x94>
 8008628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800862c:	b672      	cpsid	i
 800862e:	f383 8811 	msr	BASEPRI, r3
 8008632:	f3bf 8f6f 	isb	sy
 8008636:	f3bf 8f4f 	dsb	sy
 800863a:	b662      	cpsie	i
 800863c:	623b      	str	r3, [r7, #32]
 800863e:	e7fe      	b.n	800863e <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008640:	f001 fc92 	bl	8009f68 <xTaskGetSchedulerState>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d102      	bne.n	8008650 <xQueueGenericSend+0xa4>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d101      	bne.n	8008654 <xQueueGenericSend+0xa8>
 8008650:	2301      	movs	r3, #1
 8008652:	e000      	b.n	8008656 <xQueueGenericSend+0xaa>
 8008654:	2300      	movs	r3, #0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10b      	bne.n	8008672 <xQueueGenericSend+0xc6>
 800865a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800865e:	b672      	cpsid	i
 8008660:	f383 8811 	msr	BASEPRI, r3
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	b662      	cpsie	i
 800866e:	61fb      	str	r3, [r7, #28]
 8008670:	e7fe      	b.n	8008670 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008672:	f002 fab9 	bl	800abe8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800867a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800867e:	429a      	cmp	r2, r3
 8008680:	d302      	bcc.n	8008688 <xQueueGenericSend+0xdc>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b02      	cmp	r3, #2
 8008686:	d129      	bne.n	80086dc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008688:	683a      	ldr	r2, [r7, #0]
 800868a:	68b9      	ldr	r1, [r7, #8]
 800868c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800868e:	f000 fcac 	bl	8008fea <prvCopyDataToQueue>
 8008692:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008698:	2b00      	cmp	r3, #0
 800869a:	d010      	beq.n	80086be <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800869c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869e:	3324      	adds	r3, #36	; 0x24
 80086a0:	4618      	mov	r0, r3
 80086a2:	f001 faa3 	bl	8009bec <xTaskRemoveFromEventList>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d013      	beq.n	80086d4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80086ac:	4b3f      	ldr	r3, [pc, #252]	; (80087ac <xQueueGenericSend+0x200>)
 80086ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086b2:	601a      	str	r2, [r3, #0]
 80086b4:	f3bf 8f4f 	dsb	sy
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	e00a      	b.n	80086d4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80086be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d007      	beq.n	80086d4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80086c4:	4b39      	ldr	r3, [pc, #228]	; (80087ac <xQueueGenericSend+0x200>)
 80086c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80086d4:	f002 faba 	bl	800ac4c <vPortExitCritical>
				return pdPASS;
 80086d8:	2301      	movs	r3, #1
 80086da:	e063      	b.n	80087a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d103      	bne.n	80086ea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086e2:	f002 fab3 	bl	800ac4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80086e6:	2300      	movs	r3, #0
 80086e8:	e05c      	b.n	80087a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d106      	bne.n	80086fe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086f0:	f107 0314 	add.w	r3, r7, #20
 80086f4:	4618      	mov	r0, r3
 80086f6:	f001 fadd 	bl	8009cb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086fa:	2301      	movs	r3, #1
 80086fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086fe:	f002 faa5 	bl	800ac4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008702:	f001 f84d 	bl	80097a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008706:	f002 fa6f 	bl	800abe8 <vPortEnterCritical>
 800870a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800870c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008710:	b25b      	sxtb	r3, r3
 8008712:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008716:	d103      	bne.n	8008720 <xQueueGenericSend+0x174>
 8008718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008722:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008726:	b25b      	sxtb	r3, r3
 8008728:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800872c:	d103      	bne.n	8008736 <xQueueGenericSend+0x18a>
 800872e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008730:	2200      	movs	r2, #0
 8008732:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008736:	f002 fa89 	bl	800ac4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800873a:	1d3a      	adds	r2, r7, #4
 800873c:	f107 0314 	add.w	r3, r7, #20
 8008740:	4611      	mov	r1, r2
 8008742:	4618      	mov	r0, r3
 8008744:	f001 facc 	bl	8009ce0 <xTaskCheckForTimeOut>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	d124      	bne.n	8008798 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800874e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008750:	f000 fd43 	bl	80091da <prvIsQueueFull>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d018      	beq.n	800878c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800875a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875c:	3310      	adds	r3, #16
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	4611      	mov	r1, r2
 8008762:	4618      	mov	r0, r3
 8008764:	f001 f9f0 	bl	8009b48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008768:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800876a:	f000 fcce 	bl	800910a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800876e:	f001 f825 	bl	80097bc <xTaskResumeAll>
 8008772:	4603      	mov	r3, r0
 8008774:	2b00      	cmp	r3, #0
 8008776:	f47f af7c 	bne.w	8008672 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800877a:	4b0c      	ldr	r3, [pc, #48]	; (80087ac <xQueueGenericSend+0x200>)
 800877c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008780:	601a      	str	r2, [r3, #0]
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	e772      	b.n	8008672 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800878c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800878e:	f000 fcbc 	bl	800910a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008792:	f001 f813 	bl	80097bc <xTaskResumeAll>
 8008796:	e76c      	b.n	8008672 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008798:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800879a:	f000 fcb6 	bl	800910a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800879e:	f001 f80d 	bl	80097bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80087a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3738      	adds	r7, #56	; 0x38
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	e000ed04 	.word	0xe000ed04

080087b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b08e      	sub	sp, #56	; 0x38
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
 80087bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80087c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10b      	bne.n	80087e0 <xQueueGenericSendFromISR+0x30>
 80087c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087cc:	b672      	cpsid	i
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	b662      	cpsie	i
 80087dc:	627b      	str	r3, [r7, #36]	; 0x24
 80087de:	e7fe      	b.n	80087de <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d103      	bne.n	80087ee <xQueueGenericSendFromISR+0x3e>
 80087e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d101      	bne.n	80087f2 <xQueueGenericSendFromISR+0x42>
 80087ee:	2301      	movs	r3, #1
 80087f0:	e000      	b.n	80087f4 <xQueueGenericSendFromISR+0x44>
 80087f2:	2300      	movs	r3, #0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d10b      	bne.n	8008810 <xQueueGenericSendFromISR+0x60>
 80087f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087fc:	b672      	cpsid	i
 80087fe:	f383 8811 	msr	BASEPRI, r3
 8008802:	f3bf 8f6f 	isb	sy
 8008806:	f3bf 8f4f 	dsb	sy
 800880a:	b662      	cpsie	i
 800880c:	623b      	str	r3, [r7, #32]
 800880e:	e7fe      	b.n	800880e <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	2b02      	cmp	r3, #2
 8008814:	d103      	bne.n	800881e <xQueueGenericSendFromISR+0x6e>
 8008816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800881a:	2b01      	cmp	r3, #1
 800881c:	d101      	bne.n	8008822 <xQueueGenericSendFromISR+0x72>
 800881e:	2301      	movs	r3, #1
 8008820:	e000      	b.n	8008824 <xQueueGenericSendFromISR+0x74>
 8008822:	2300      	movs	r3, #0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10b      	bne.n	8008840 <xQueueGenericSendFromISR+0x90>
 8008828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800882c:	b672      	cpsid	i
 800882e:	f383 8811 	msr	BASEPRI, r3
 8008832:	f3bf 8f6f 	isb	sy
 8008836:	f3bf 8f4f 	dsb	sy
 800883a:	b662      	cpsie	i
 800883c:	61fb      	str	r3, [r7, #28]
 800883e:	e7fe      	b.n	800883e <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008840:	f002 fab2 	bl	800ada8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008844:	f3ef 8211 	mrs	r2, BASEPRI
 8008848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800884c:	b672      	cpsid	i
 800884e:	f383 8811 	msr	BASEPRI, r3
 8008852:	f3bf 8f6f 	isb	sy
 8008856:	f3bf 8f4f 	dsb	sy
 800885a:	b662      	cpsie	i
 800885c:	61ba      	str	r2, [r7, #24]
 800885e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008860:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008862:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800886c:	429a      	cmp	r2, r3
 800886e:	d302      	bcc.n	8008876 <xQueueGenericSendFromISR+0xc6>
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	2b02      	cmp	r3, #2
 8008874:	d12c      	bne.n	80088d0 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008878:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800887c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008880:	683a      	ldr	r2, [r7, #0]
 8008882:	68b9      	ldr	r1, [r7, #8]
 8008884:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008886:	f000 fbb0 	bl	8008fea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800888a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800888e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008892:	d112      	bne.n	80088ba <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008898:	2b00      	cmp	r3, #0
 800889a:	d016      	beq.n	80088ca <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800889c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800889e:	3324      	adds	r3, #36	; 0x24
 80088a0:	4618      	mov	r0, r3
 80088a2:	f001 f9a3 	bl	8009bec <xTaskRemoveFromEventList>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d00e      	beq.n	80088ca <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d00b      	beq.n	80088ca <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	601a      	str	r2, [r3, #0]
 80088b8:	e007      	b.n	80088ca <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80088ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80088be:	3301      	adds	r3, #1
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	b25a      	sxtb	r2, r3
 80088c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80088ca:	2301      	movs	r3, #1
 80088cc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80088ce:	e001      	b.n	80088d4 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80088d0:	2300      	movs	r3, #0
 80088d2:	637b      	str	r3, [r7, #52]	; 0x34
 80088d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088d6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80088de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3738      	adds	r7, #56	; 0x38
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b08e      	sub	sp, #56	; 0x38
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80088f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d10b      	bne.n	8008914 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80088fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008900:	b672      	cpsid	i
 8008902:	f383 8811 	msr	BASEPRI, r3
 8008906:	f3bf 8f6f 	isb	sy
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	b662      	cpsie	i
 8008910:	623b      	str	r3, [r7, #32]
 8008912:	e7fe      	b.n	8008912 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008918:	2b00      	cmp	r3, #0
 800891a:	d00b      	beq.n	8008934 <xQueueGiveFromISR+0x4c>
 800891c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008920:	b672      	cpsid	i
 8008922:	f383 8811 	msr	BASEPRI, r3
 8008926:	f3bf 8f6f 	isb	sy
 800892a:	f3bf 8f4f 	dsb	sy
 800892e:	b662      	cpsie	i
 8008930:	61fb      	str	r3, [r7, #28]
 8008932:	e7fe      	b.n	8008932 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d103      	bne.n	8008944 <xQueueGiveFromISR+0x5c>
 800893c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893e:	689b      	ldr	r3, [r3, #8]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d101      	bne.n	8008948 <xQueueGiveFromISR+0x60>
 8008944:	2301      	movs	r3, #1
 8008946:	e000      	b.n	800894a <xQueueGiveFromISR+0x62>
 8008948:	2300      	movs	r3, #0
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10b      	bne.n	8008966 <xQueueGiveFromISR+0x7e>
 800894e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008952:	b672      	cpsid	i
 8008954:	f383 8811 	msr	BASEPRI, r3
 8008958:	f3bf 8f6f 	isb	sy
 800895c:	f3bf 8f4f 	dsb	sy
 8008960:	b662      	cpsie	i
 8008962:	61bb      	str	r3, [r7, #24]
 8008964:	e7fe      	b.n	8008964 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008966:	f002 fa1f 	bl	800ada8 <vPortValidateInterruptPriority>
	__asm volatile
 800896a:	f3ef 8211 	mrs	r2, BASEPRI
 800896e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008972:	b672      	cpsid	i
 8008974:	f383 8811 	msr	BASEPRI, r3
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	b662      	cpsie	i
 8008982:	617a      	str	r2, [r7, #20]
 8008984:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008986:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008988:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800898a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800898c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800898e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008994:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008996:	429a      	cmp	r2, r3
 8008998:	d22b      	bcs.n	80089f2 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800899a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800899c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80089a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a6:	1c5a      	adds	r2, r3, #1
 80089a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089aa:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80089ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80089b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089b4:	d112      	bne.n	80089dc <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d016      	beq.n	80089ec <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c0:	3324      	adds	r3, #36	; 0x24
 80089c2:	4618      	mov	r0, r3
 80089c4:	f001 f912 	bl	8009bec <xTaskRemoveFromEventList>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00e      	beq.n	80089ec <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00b      	beq.n	80089ec <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	2201      	movs	r2, #1
 80089d8:	601a      	str	r2, [r3, #0]
 80089da:	e007      	b.n	80089ec <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80089dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089e0:	3301      	adds	r3, #1
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	b25a      	sxtb	r2, r3
 80089e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80089ec:	2301      	movs	r3, #1
 80089ee:	637b      	str	r3, [r7, #52]	; 0x34
 80089f0:	e001      	b.n	80089f6 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80089f2:	2300      	movs	r3, #0
 80089f4:	637b      	str	r3, [r7, #52]	; 0x34
 80089f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089f8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3738      	adds	r7, #56	; 0x38
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
	...

08008a0c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b08c      	sub	sp, #48	; 0x30
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d10b      	bne.n	8008a3e <xQueueReceive+0x32>
	__asm volatile
 8008a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2a:	b672      	cpsid	i
 8008a2c:	f383 8811 	msr	BASEPRI, r3
 8008a30:	f3bf 8f6f 	isb	sy
 8008a34:	f3bf 8f4f 	dsb	sy
 8008a38:	b662      	cpsie	i
 8008a3a:	623b      	str	r3, [r7, #32]
 8008a3c:	e7fe      	b.n	8008a3c <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d103      	bne.n	8008a4c <xQueueReceive+0x40>
 8008a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d101      	bne.n	8008a50 <xQueueReceive+0x44>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e000      	b.n	8008a52 <xQueueReceive+0x46>
 8008a50:	2300      	movs	r3, #0
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d10b      	bne.n	8008a6e <xQueueReceive+0x62>
 8008a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a5a:	b672      	cpsid	i
 8008a5c:	f383 8811 	msr	BASEPRI, r3
 8008a60:	f3bf 8f6f 	isb	sy
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	b662      	cpsie	i
 8008a6a:	61fb      	str	r3, [r7, #28]
 8008a6c:	e7fe      	b.n	8008a6c <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a6e:	f001 fa7b 	bl	8009f68 <xTaskGetSchedulerState>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d102      	bne.n	8008a7e <xQueueReceive+0x72>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d101      	bne.n	8008a82 <xQueueReceive+0x76>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e000      	b.n	8008a84 <xQueueReceive+0x78>
 8008a82:	2300      	movs	r3, #0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d10b      	bne.n	8008aa0 <xQueueReceive+0x94>
 8008a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8c:	b672      	cpsid	i
 8008a8e:	f383 8811 	msr	BASEPRI, r3
 8008a92:	f3bf 8f6f 	isb	sy
 8008a96:	f3bf 8f4f 	dsb	sy
 8008a9a:	b662      	cpsie	i
 8008a9c:	61bb      	str	r3, [r7, #24]
 8008a9e:	e7fe      	b.n	8008a9e <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008aa0:	f002 f8a2 	bl	800abe8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aa8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d01f      	beq.n	8008af0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ab0:	68b9      	ldr	r1, [r7, #8]
 8008ab2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ab4:	f000 fb03 	bl	80090be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aba:	1e5a      	subs	r2, r3, #1
 8008abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008abe:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d00f      	beq.n	8008ae8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aca:	3310      	adds	r3, #16
 8008acc:	4618      	mov	r0, r3
 8008ace:	f001 f88d 	bl	8009bec <xTaskRemoveFromEventList>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d007      	beq.n	8008ae8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008ad8:	4b3c      	ldr	r3, [pc, #240]	; (8008bcc <xQueueReceive+0x1c0>)
 8008ada:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ade:	601a      	str	r2, [r3, #0]
 8008ae0:	f3bf 8f4f 	dsb	sy
 8008ae4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008ae8:	f002 f8b0 	bl	800ac4c <vPortExitCritical>
				return pdPASS;
 8008aec:	2301      	movs	r3, #1
 8008aee:	e069      	b.n	8008bc4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d103      	bne.n	8008afe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008af6:	f002 f8a9 	bl	800ac4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008afa:	2300      	movs	r3, #0
 8008afc:	e062      	b.n	8008bc4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d106      	bne.n	8008b12 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008b04:	f107 0310 	add.w	r3, r7, #16
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f001 f8d3 	bl	8009cb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008b12:	f002 f89b 	bl	800ac4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008b16:	f000 fe43 	bl	80097a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008b1a:	f002 f865 	bl	800abe8 <vPortEnterCritical>
 8008b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b24:	b25b      	sxtb	r3, r3
 8008b26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b2a:	d103      	bne.n	8008b34 <xQueueReceive+0x128>
 8008b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b3a:	b25b      	sxtb	r3, r3
 8008b3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b40:	d103      	bne.n	8008b4a <xQueueReceive+0x13e>
 8008b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b4a:	f002 f87f 	bl	800ac4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b4e:	1d3a      	adds	r2, r7, #4
 8008b50:	f107 0310 	add.w	r3, r7, #16
 8008b54:	4611      	mov	r1, r2
 8008b56:	4618      	mov	r0, r3
 8008b58:	f001 f8c2 	bl	8009ce0 <xTaskCheckForTimeOut>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d123      	bne.n	8008baa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b64:	f000 fb23 	bl	80091ae <prvIsQueueEmpty>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d017      	beq.n	8008b9e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b70:	3324      	adds	r3, #36	; 0x24
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	4611      	mov	r1, r2
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 ffe6 	bl	8009b48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b7e:	f000 fac4 	bl	800910a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b82:	f000 fe1b 	bl	80097bc <xTaskResumeAll>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d189      	bne.n	8008aa0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008b8c:	4b0f      	ldr	r3, [pc, #60]	; (8008bcc <xQueueReceive+0x1c0>)
 8008b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b92:	601a      	str	r2, [r3, #0]
 8008b94:	f3bf 8f4f 	dsb	sy
 8008b98:	f3bf 8f6f 	isb	sy
 8008b9c:	e780      	b.n	8008aa0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008b9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ba0:	f000 fab3 	bl	800910a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ba4:	f000 fe0a 	bl	80097bc <xTaskResumeAll>
 8008ba8:	e77a      	b.n	8008aa0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008baa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bac:	f000 faad 	bl	800910a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008bb0:	f000 fe04 	bl	80097bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008bb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008bb6:	f000 fafa 	bl	80091ae <prvIsQueueEmpty>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	f43f af6f 	beq.w	8008aa0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008bc2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3730      	adds	r7, #48	; 0x30
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	e000ed04 	.word	0xe000ed04

08008bd0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b08e      	sub	sp, #56	; 0x38
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008be2:	2300      	movs	r3, #0
 8008be4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d10b      	bne.n	8008c04 <xQueueSemaphoreTake+0x34>
 8008bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf0:	b672      	cpsid	i
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	b662      	cpsie	i
 8008c00:	623b      	str	r3, [r7, #32]
 8008c02:	e7fe      	b.n	8008c02 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00b      	beq.n	8008c24 <xQueueSemaphoreTake+0x54>
 8008c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c10:	b672      	cpsid	i
 8008c12:	f383 8811 	msr	BASEPRI, r3
 8008c16:	f3bf 8f6f 	isb	sy
 8008c1a:	f3bf 8f4f 	dsb	sy
 8008c1e:	b662      	cpsie	i
 8008c20:	61fb      	str	r3, [r7, #28]
 8008c22:	e7fe      	b.n	8008c22 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c24:	f001 f9a0 	bl	8009f68 <xTaskGetSchedulerState>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d102      	bne.n	8008c34 <xQueueSemaphoreTake+0x64>
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d101      	bne.n	8008c38 <xQueueSemaphoreTake+0x68>
 8008c34:	2301      	movs	r3, #1
 8008c36:	e000      	b.n	8008c3a <xQueueSemaphoreTake+0x6a>
 8008c38:	2300      	movs	r3, #0
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d10b      	bne.n	8008c56 <xQueueSemaphoreTake+0x86>
 8008c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c42:	b672      	cpsid	i
 8008c44:	f383 8811 	msr	BASEPRI, r3
 8008c48:	f3bf 8f6f 	isb	sy
 8008c4c:	f3bf 8f4f 	dsb	sy
 8008c50:	b662      	cpsie	i
 8008c52:	61bb      	str	r3, [r7, #24]
 8008c54:	e7fe      	b.n	8008c54 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c56:	f001 ffc7 	bl	800abe8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c5e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d024      	beq.n	8008cb0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c68:	1e5a      	subs	r2, r3, #1
 8008c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c6c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d104      	bne.n	8008c80 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008c76:	f001 faf1 	bl	800a25c <pvTaskIncrementMutexHeldCount>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c7e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d00f      	beq.n	8008ca8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c8a:	3310      	adds	r3, #16
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f000 ffad 	bl	8009bec <xTaskRemoveFromEventList>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d007      	beq.n	8008ca8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c98:	4b54      	ldr	r3, [pc, #336]	; (8008dec <xQueueSemaphoreTake+0x21c>)
 8008c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c9e:	601a      	str	r2, [r3, #0]
 8008ca0:	f3bf 8f4f 	dsb	sy
 8008ca4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008ca8:	f001 ffd0 	bl	800ac4c <vPortExitCritical>
				return pdPASS;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e098      	b.n	8008de2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d112      	bne.n	8008cdc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d00b      	beq.n	8008cd4 <xQueueSemaphoreTake+0x104>
 8008cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc0:	b672      	cpsid	i
 8008cc2:	f383 8811 	msr	BASEPRI, r3
 8008cc6:	f3bf 8f6f 	isb	sy
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	b662      	cpsie	i
 8008cd0:	617b      	str	r3, [r7, #20]
 8008cd2:	e7fe      	b.n	8008cd2 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008cd4:	f001 ffba 	bl	800ac4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	e082      	b.n	8008de2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d106      	bne.n	8008cf0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ce2:	f107 030c 	add.w	r3, r7, #12
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 ffe4 	bl	8009cb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008cec:	2301      	movs	r3, #1
 8008cee:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008cf0:	f001 ffac 	bl	800ac4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cf4:	f000 fd54 	bl	80097a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cf8:	f001 ff76 	bl	800abe8 <vPortEnterCritical>
 8008cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d02:	b25b      	sxtb	r3, r3
 8008d04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d08:	d103      	bne.n	8008d12 <xQueueSemaphoreTake+0x142>
 8008d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d18:	b25b      	sxtb	r3, r3
 8008d1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d1e:	d103      	bne.n	8008d28 <xQueueSemaphoreTake+0x158>
 8008d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d22:	2200      	movs	r2, #0
 8008d24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d28:	f001 ff90 	bl	800ac4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d2c:	463a      	mov	r2, r7
 8008d2e:	f107 030c 	add.w	r3, r7, #12
 8008d32:	4611      	mov	r1, r2
 8008d34:	4618      	mov	r0, r3
 8008d36:	f000 ffd3 	bl	8009ce0 <xTaskCheckForTimeOut>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d132      	bne.n	8008da6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d40:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008d42:	f000 fa34 	bl	80091ae <prvIsQueueEmpty>
 8008d46:	4603      	mov	r3, r0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d026      	beq.n	8008d9a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d109      	bne.n	8008d68 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008d54:	f001 ff48 	bl	800abe8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f001 f921 	bl	8009fa4 <xTaskPriorityInherit>
 8008d62:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008d64:	f001 ff72 	bl	800ac4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d6a:	3324      	adds	r3, #36	; 0x24
 8008d6c:	683a      	ldr	r2, [r7, #0]
 8008d6e:	4611      	mov	r1, r2
 8008d70:	4618      	mov	r0, r3
 8008d72:	f000 fee9 	bl	8009b48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d76:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008d78:	f000 f9c7 	bl	800910a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d7c:	f000 fd1e 	bl	80097bc <xTaskResumeAll>
 8008d80:	4603      	mov	r3, r0
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	f47f af67 	bne.w	8008c56 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008d88:	4b18      	ldr	r3, [pc, #96]	; (8008dec <xQueueSemaphoreTake+0x21c>)
 8008d8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d8e:	601a      	str	r2, [r3, #0]
 8008d90:	f3bf 8f4f 	dsb	sy
 8008d94:	f3bf 8f6f 	isb	sy
 8008d98:	e75d      	b.n	8008c56 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008d9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008d9c:	f000 f9b5 	bl	800910a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008da0:	f000 fd0c 	bl	80097bc <xTaskResumeAll>
 8008da4:	e757      	b.n	8008c56 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008da6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008da8:	f000 f9af 	bl	800910a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008dac:	f000 fd06 	bl	80097bc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008db0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008db2:	f000 f9fc 	bl	80091ae <prvIsQueueEmpty>
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f43f af4c 	beq.w	8008c56 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d00d      	beq.n	8008de0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008dc4:	f001 ff10 	bl	800abe8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008dc8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008dca:	f000 f8f6 	bl	8008fba <prvGetDisinheritPriorityAfterTimeout>
 8008dce:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f001 f9bc 	bl	800a154 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008ddc:	f001 ff36 	bl	800ac4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008de0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3738      	adds	r7, #56	; 0x38
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	e000ed04 	.word	0xe000ed04

08008df0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b08e      	sub	sp, #56	; 0x38
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d10b      	bne.n	8008e1e <xQueueReceiveFromISR+0x2e>
 8008e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0a:	b672      	cpsid	i
 8008e0c:	f383 8811 	msr	BASEPRI, r3
 8008e10:	f3bf 8f6f 	isb	sy
 8008e14:	f3bf 8f4f 	dsb	sy
 8008e18:	b662      	cpsie	i
 8008e1a:	623b      	str	r3, [r7, #32]
 8008e1c:	e7fe      	b.n	8008e1c <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d103      	bne.n	8008e2c <xQueueReceiveFromISR+0x3c>
 8008e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d101      	bne.n	8008e30 <xQueueReceiveFromISR+0x40>
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	e000      	b.n	8008e32 <xQueueReceiveFromISR+0x42>
 8008e30:	2300      	movs	r3, #0
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d10b      	bne.n	8008e4e <xQueueReceiveFromISR+0x5e>
 8008e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e3a:	b672      	cpsid	i
 8008e3c:	f383 8811 	msr	BASEPRI, r3
 8008e40:	f3bf 8f6f 	isb	sy
 8008e44:	f3bf 8f4f 	dsb	sy
 8008e48:	b662      	cpsie	i
 8008e4a:	61fb      	str	r3, [r7, #28]
 8008e4c:	e7fe      	b.n	8008e4c <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e4e:	f001 ffab 	bl	800ada8 <vPortValidateInterruptPriority>
	__asm volatile
 8008e52:	f3ef 8211 	mrs	r2, BASEPRI
 8008e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e5a:	b672      	cpsid	i
 8008e5c:	f383 8811 	msr	BASEPRI, r3
 8008e60:	f3bf 8f6f 	isb	sy
 8008e64:	f3bf 8f4f 	dsb	sy
 8008e68:	b662      	cpsie	i
 8008e6a:	61ba      	str	r2, [r7, #24]
 8008e6c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008e6e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e70:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e76:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d02f      	beq.n	8008ede <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008e88:	68b9      	ldr	r1, [r7, #8]
 8008e8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e8c:	f000 f917 	bl	80090be <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e92:	1e5a      	subs	r2, r3, #1
 8008e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e96:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008e98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ea0:	d112      	bne.n	8008ec8 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea4:	691b      	ldr	r3, [r3, #16]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d016      	beq.n	8008ed8 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eac:	3310      	adds	r3, #16
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f000 fe9c 	bl	8009bec <xTaskRemoveFromEventList>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00e      	beq.n	8008ed8 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d00b      	beq.n	8008ed8 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	601a      	str	r2, [r3, #0]
 8008ec6:	e007      	b.n	8008ed8 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008ec8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ecc:	3301      	adds	r3, #1
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	b25a      	sxtb	r2, r3
 8008ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	637b      	str	r3, [r7, #52]	; 0x34
 8008edc:	e001      	b.n	8008ee2 <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	637b      	str	r3, [r7, #52]	; 0x34
 8008ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ee4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008eec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3738      	adds	r7, #56	; 0x38
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b084      	sub	sp, #16
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10b      	bne.n	8008f1c <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8008f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f08:	b672      	cpsid	i
 8008f0a:	f383 8811 	msr	BASEPRI, r3
 8008f0e:	f3bf 8f6f 	isb	sy
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	b662      	cpsie	i
 8008f18:	60bb      	str	r3, [r7, #8]
 8008f1a:	e7fe      	b.n	8008f1a <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 8008f1c:	f001 fe64 	bl	800abe8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f24:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8008f26:	f001 fe91 	bl	800ac4c <vPortExitCritical>

	return uxReturn;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008f34:	b480      	push	{r7}
 8008f36:	b087      	sub	sp, #28
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d10b      	bne.n	8008f5e <uxQueueMessagesWaitingFromISR+0x2a>
 8008f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4a:	b672      	cpsid	i
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	b662      	cpsie	i
 8008f5a:	60fb      	str	r3, [r7, #12]
 8008f5c:	e7fe      	b.n	8008f5c <uxQueueMessagesWaitingFromISR+0x28>
	uxReturn = pxQueue->uxMessagesWaiting;
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f62:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8008f64:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008f66:	4618      	mov	r0, r3
 8008f68:	371c      	adds	r7, #28
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008f72:	b580      	push	{r7, lr}
 8008f74:	b084      	sub	sp, #16
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d10b      	bne.n	8008f9c <vQueueDelete+0x2a>
 8008f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f88:	b672      	cpsid	i
 8008f8a:	f383 8811 	msr	BASEPRI, r3
 8008f8e:	f3bf 8f6f 	isb	sy
 8008f92:	f3bf 8f4f 	dsb	sy
 8008f96:	b662      	cpsie	i
 8008f98:	60bb      	str	r3, [r7, #8]
 8008f9a:	e7fe      	b.n	8008f9a <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008f9c:	68f8      	ldr	r0, [r7, #12]
 8008f9e:	f000 f95d 	bl	800925c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d102      	bne.n	8008fb2 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f002 f805 	bl	800afbc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008fb2:	bf00      	nop
 8008fb4:	3710      	adds	r7, #16
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008fba:	b480      	push	{r7}
 8008fbc:	b085      	sub	sp, #20
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d006      	beq.n	8008fd8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008fd4:	60fb      	str	r3, [r7, #12]
 8008fd6:	e001      	b.n	8008fdc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
	}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3714      	adds	r7, #20
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr

08008fea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b086      	sub	sp, #24
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	60f8      	str	r0, [r7, #12]
 8008ff2:	60b9      	str	r1, [r7, #8]
 8008ff4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ffe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009004:	2b00      	cmp	r3, #0
 8009006:	d10d      	bne.n	8009024 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d14d      	bne.n	80090ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	4618      	mov	r0, r3
 8009016:	f001 f82d 	bl	800a074 <xTaskPriorityDisinherit>
 800901a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2200      	movs	r2, #0
 8009020:	609a      	str	r2, [r3, #8]
 8009022:	e043      	b.n	80090ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d119      	bne.n	800905e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6858      	ldr	r0, [r3, #4]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009032:	461a      	mov	r2, r3
 8009034:	68b9      	ldr	r1, [r7, #8]
 8009036:	f002 f90b 	bl	800b250 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	685a      	ldr	r2, [r3, #4]
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009042:	441a      	add	r2, r3
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	429a      	cmp	r2, r3
 8009052:	d32b      	bcc.n	80090ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681a      	ldr	r2, [r3, #0]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	605a      	str	r2, [r3, #4]
 800905c:	e026      	b.n	80090ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	68d8      	ldr	r0, [r3, #12]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009066:	461a      	mov	r2, r3
 8009068:	68b9      	ldr	r1, [r7, #8]
 800906a:	f002 f8f1 	bl	800b250 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	68da      	ldr	r2, [r3, #12]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009076:	425b      	negs	r3, r3
 8009078:	441a      	add	r2, r3
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	68da      	ldr	r2, [r3, #12]
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	429a      	cmp	r2, r3
 8009088:	d207      	bcs.n	800909a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	689a      	ldr	r2, [r3, #8]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009092:	425b      	negs	r3, r3
 8009094:	441a      	add	r2, r3
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2b02      	cmp	r3, #2
 800909e:	d105      	bne.n	80090ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d002      	beq.n	80090ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	3b01      	subs	r3, #1
 80090aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	1c5a      	adds	r2, r3, #1
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80090b4:	697b      	ldr	r3, [r7, #20]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3718      	adds	r7, #24
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}

080090be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b082      	sub	sp, #8
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
 80090c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d018      	beq.n	8009102 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	68da      	ldr	r2, [r3, #12]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090d8:	441a      	add	r2, r3
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	68da      	ldr	r2, [r3, #12]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d303      	bcc.n	80090f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	68d9      	ldr	r1, [r3, #12]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090fa:	461a      	mov	r2, r3
 80090fc:	6838      	ldr	r0, [r7, #0]
 80090fe:	f002 f8a7 	bl	800b250 <memcpy>
	}
}
 8009102:	bf00      	nop
 8009104:	3708      	adds	r7, #8
 8009106:	46bd      	mov	sp, r7
 8009108:	bd80      	pop	{r7, pc}

0800910a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800910a:	b580      	push	{r7, lr}
 800910c:	b084      	sub	sp, #16
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009112:	f001 fd69 	bl	800abe8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800911c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800911e:	e011      	b.n	8009144 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009124:	2b00      	cmp	r3, #0
 8009126:	d012      	beq.n	800914e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	3324      	adds	r3, #36	; 0x24
 800912c:	4618      	mov	r0, r3
 800912e:	f000 fd5d 	bl	8009bec <xTaskRemoveFromEventList>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009138:	f000 fe36 	bl	8009da8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800913c:	7bfb      	ldrb	r3, [r7, #15]
 800913e:	3b01      	subs	r3, #1
 8009140:	b2db      	uxtb	r3, r3
 8009142:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009148:	2b00      	cmp	r3, #0
 800914a:	dce9      	bgt.n	8009120 <prvUnlockQueue+0x16>
 800914c:	e000      	b.n	8009150 <prvUnlockQueue+0x46>
					break;
 800914e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	22ff      	movs	r2, #255	; 0xff
 8009154:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009158:	f001 fd78 	bl	800ac4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800915c:	f001 fd44 	bl	800abe8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009166:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009168:	e011      	b.n	800918e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d012      	beq.n	8009198 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	3310      	adds	r3, #16
 8009176:	4618      	mov	r0, r3
 8009178:	f000 fd38 	bl	8009bec <xTaskRemoveFromEventList>
 800917c:	4603      	mov	r3, r0
 800917e:	2b00      	cmp	r3, #0
 8009180:	d001      	beq.n	8009186 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009182:	f000 fe11 	bl	8009da8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009186:	7bbb      	ldrb	r3, [r7, #14]
 8009188:	3b01      	subs	r3, #1
 800918a:	b2db      	uxtb	r3, r3
 800918c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800918e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009192:	2b00      	cmp	r3, #0
 8009194:	dce9      	bgt.n	800916a <prvUnlockQueue+0x60>
 8009196:	e000      	b.n	800919a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009198:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	22ff      	movs	r2, #255	; 0xff
 800919e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80091a2:	f001 fd53 	bl	800ac4c <vPortExitCritical>
}
 80091a6:	bf00      	nop
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}

080091ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80091ae:	b580      	push	{r7, lr}
 80091b0:	b084      	sub	sp, #16
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091b6:	f001 fd17 	bl	800abe8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d102      	bne.n	80091c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80091c2:	2301      	movs	r3, #1
 80091c4:	60fb      	str	r3, [r7, #12]
 80091c6:	e001      	b.n	80091cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80091c8:	2300      	movs	r3, #0
 80091ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091cc:	f001 fd3e 	bl	800ac4c <vPortExitCritical>

	return xReturn;
 80091d0:	68fb      	ldr	r3, [r7, #12]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091e2:	f001 fd01 	bl	800abe8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d102      	bne.n	80091f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80091f2:	2301      	movs	r3, #1
 80091f4:	60fb      	str	r3, [r7, #12]
 80091f6:	e001      	b.n	80091fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80091f8:	2300      	movs	r3, #0
 80091fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091fc:	f001 fd26 	bl	800ac4c <vPortExitCritical>

	return xReturn;
 8009200:	68fb      	ldr	r3, [r7, #12]
}
 8009202:	4618      	mov	r0, r3
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
	...

0800920c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800920c:	b480      	push	{r7}
 800920e:	b085      	sub	sp, #20
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009216:	2300      	movs	r3, #0
 8009218:	60fb      	str	r3, [r7, #12]
 800921a:	e014      	b.n	8009246 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800921c:	4a0e      	ldr	r2, [pc, #56]	; (8009258 <vQueueAddToRegistry+0x4c>)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10b      	bne.n	8009240 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009228:	490b      	ldr	r1, [pc, #44]	; (8009258 <vQueueAddToRegistry+0x4c>)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	683a      	ldr	r2, [r7, #0]
 800922e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009232:	4a09      	ldr	r2, [pc, #36]	; (8009258 <vQueueAddToRegistry+0x4c>)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	00db      	lsls	r3, r3, #3
 8009238:	4413      	add	r3, r2
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800923e:	e005      	b.n	800924c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	3301      	adds	r3, #1
 8009244:	60fb      	str	r3, [r7, #12]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2b07      	cmp	r3, #7
 800924a:	d9e7      	bls.n	800921c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800924c:	bf00      	nop
 800924e:	3714      	adds	r7, #20
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr
 8009258:	20004cbc 	.word	0x20004cbc

0800925c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800925c:	b480      	push	{r7}
 800925e:	b085      	sub	sp, #20
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009264:	2300      	movs	r3, #0
 8009266:	60fb      	str	r3, [r7, #12]
 8009268:	e016      	b.n	8009298 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800926a:	4a10      	ldr	r2, [pc, #64]	; (80092ac <vQueueUnregisterQueue+0x50>)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	00db      	lsls	r3, r3, #3
 8009270:	4413      	add	r3, r2
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	429a      	cmp	r2, r3
 8009278:	d10b      	bne.n	8009292 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800927a:	4a0c      	ldr	r2, [pc, #48]	; (80092ac <vQueueUnregisterQueue+0x50>)
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2100      	movs	r1, #0
 8009280:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009284:	4a09      	ldr	r2, [pc, #36]	; (80092ac <vQueueUnregisterQueue+0x50>)
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	00db      	lsls	r3, r3, #3
 800928a:	4413      	add	r3, r2
 800928c:	2200      	movs	r2, #0
 800928e:	605a      	str	r2, [r3, #4]
				break;
 8009290:	e005      	b.n	800929e <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	3301      	adds	r3, #1
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	2b07      	cmp	r3, #7
 800929c:	d9e5      	bls.n	800926a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800929e:	bf00      	nop
 80092a0:	3714      	adds	r7, #20
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr
 80092aa:	bf00      	nop
 80092ac:	20004cbc 	.word	0x20004cbc

080092b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b086      	sub	sp, #24
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80092c0:	f001 fc92 	bl	800abe8 <vPortEnterCritical>
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80092ca:	b25b      	sxtb	r3, r3
 80092cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092d0:	d103      	bne.n	80092da <vQueueWaitForMessageRestricted+0x2a>
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	2200      	movs	r2, #0
 80092d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80092e0:	b25b      	sxtb	r3, r3
 80092e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092e6:	d103      	bne.n	80092f0 <vQueueWaitForMessageRestricted+0x40>
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80092f0:	f001 fcac 	bl	800ac4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d106      	bne.n	800930a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	3324      	adds	r3, #36	; 0x24
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	68b9      	ldr	r1, [r7, #8]
 8009304:	4618      	mov	r0, r3
 8009306:	f000 fc45 	bl	8009b94 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800930a:	6978      	ldr	r0, [r7, #20]
 800930c:	f7ff fefd 	bl	800910a <prvUnlockQueue>
	}
 8009310:	bf00      	nop
 8009312:	3718      	adds	r7, #24
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009318:	b580      	push	{r7, lr}
 800931a:	b08e      	sub	sp, #56	; 0x38
 800931c:	af04      	add	r7, sp, #16
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	60b9      	str	r1, [r7, #8]
 8009322:	607a      	str	r2, [r7, #4]
 8009324:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009328:	2b00      	cmp	r3, #0
 800932a:	d10b      	bne.n	8009344 <xTaskCreateStatic+0x2c>
 800932c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009330:	b672      	cpsid	i
 8009332:	f383 8811 	msr	BASEPRI, r3
 8009336:	f3bf 8f6f 	isb	sy
 800933a:	f3bf 8f4f 	dsb	sy
 800933e:	b662      	cpsie	i
 8009340:	623b      	str	r3, [r7, #32]
 8009342:	e7fe      	b.n	8009342 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8009344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009346:	2b00      	cmp	r3, #0
 8009348:	d10b      	bne.n	8009362 <xTaskCreateStatic+0x4a>
 800934a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934e:	b672      	cpsid	i
 8009350:	f383 8811 	msr	BASEPRI, r3
 8009354:	f3bf 8f6f 	isb	sy
 8009358:	f3bf 8f4f 	dsb	sy
 800935c:	b662      	cpsie	i
 800935e:	61fb      	str	r3, [r7, #28]
 8009360:	e7fe      	b.n	8009360 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009362:	235c      	movs	r3, #92	; 0x5c
 8009364:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	2b5c      	cmp	r3, #92	; 0x5c
 800936a:	d00b      	beq.n	8009384 <xTaskCreateStatic+0x6c>
 800936c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009370:	b672      	cpsid	i
 8009372:	f383 8811 	msr	BASEPRI, r3
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	b662      	cpsie	i
 8009380:	61bb      	str	r3, [r7, #24]
 8009382:	e7fe      	b.n	8009382 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009384:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009388:	2b00      	cmp	r3, #0
 800938a:	d01e      	beq.n	80093ca <xTaskCreateStatic+0xb2>
 800938c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800938e:	2b00      	cmp	r3, #0
 8009390:	d01b      	beq.n	80093ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009394:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009398:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800939a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800939c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800939e:	2202      	movs	r2, #2
 80093a0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80093a4:	2300      	movs	r3, #0
 80093a6:	9303      	str	r3, [sp, #12]
 80093a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093aa:	9302      	str	r3, [sp, #8]
 80093ac:	f107 0314 	add.w	r3, r7, #20
 80093b0:	9301      	str	r3, [sp, #4]
 80093b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	68b9      	ldr	r1, [r7, #8]
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 f850 	bl	8009462 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80093c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80093c4:	f000 f8de 	bl	8009584 <prvAddNewTaskToReadyList>
 80093c8:	e001      	b.n	80093ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80093ca:	2300      	movs	r3, #0
 80093cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80093ce:	697b      	ldr	r3, [r7, #20]
	}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3728      	adds	r7, #40	; 0x28
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}

080093d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b08c      	sub	sp, #48	; 0x30
 80093dc:	af04      	add	r7, sp, #16
 80093de:	60f8      	str	r0, [r7, #12]
 80093e0:	60b9      	str	r1, [r7, #8]
 80093e2:	603b      	str	r3, [r7, #0]
 80093e4:	4613      	mov	r3, r2
 80093e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80093e8:	88fb      	ldrh	r3, [r7, #6]
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	4618      	mov	r0, r3
 80093ee:	f001 fd1d 	bl	800ae2c <pvPortMalloc>
 80093f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d00e      	beq.n	8009418 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80093fa:	205c      	movs	r0, #92	; 0x5c
 80093fc:	f001 fd16 	bl	800ae2c <pvPortMalloc>
 8009400:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d003      	beq.n	8009410 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	697a      	ldr	r2, [r7, #20]
 800940c:	631a      	str	r2, [r3, #48]	; 0x30
 800940e:	e005      	b.n	800941c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009410:	6978      	ldr	r0, [r7, #20]
 8009412:	f001 fdd3 	bl	800afbc <vPortFree>
 8009416:	e001      	b.n	800941c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009418:	2300      	movs	r3, #0
 800941a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800941c:	69fb      	ldr	r3, [r7, #28]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d017      	beq.n	8009452 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009422:	69fb      	ldr	r3, [r7, #28]
 8009424:	2200      	movs	r2, #0
 8009426:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800942a:	88fa      	ldrh	r2, [r7, #6]
 800942c:	2300      	movs	r3, #0
 800942e:	9303      	str	r3, [sp, #12]
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	9302      	str	r3, [sp, #8]
 8009434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009436:	9301      	str	r3, [sp, #4]
 8009438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800943a:	9300      	str	r3, [sp, #0]
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	68b9      	ldr	r1, [r7, #8]
 8009440:	68f8      	ldr	r0, [r7, #12]
 8009442:	f000 f80e 	bl	8009462 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009446:	69f8      	ldr	r0, [r7, #28]
 8009448:	f000 f89c 	bl	8009584 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800944c:	2301      	movs	r3, #1
 800944e:	61bb      	str	r3, [r7, #24]
 8009450:	e002      	b.n	8009458 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009456:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009458:	69bb      	ldr	r3, [r7, #24]
	}
 800945a:	4618      	mov	r0, r3
 800945c:	3720      	adds	r7, #32
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}

08009462 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009462:	b580      	push	{r7, lr}
 8009464:	b088      	sub	sp, #32
 8009466:	af00      	add	r7, sp, #0
 8009468:	60f8      	str	r0, [r7, #12]
 800946a:	60b9      	str	r1, [r7, #8]
 800946c:	607a      	str	r2, [r7, #4]
 800946e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009472:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	009b      	lsls	r3, r3, #2
 8009478:	461a      	mov	r2, r3
 800947a:	21a5      	movs	r1, #165	; 0xa5
 800947c:	f001 fef3 	bl	800b266 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009482:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009484:	6879      	ldr	r1, [r7, #4]
 8009486:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800948a:	440b      	add	r3, r1
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	4413      	add	r3, r2
 8009490:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009492:	69bb      	ldr	r3, [r7, #24]
 8009494:	f023 0307 	bic.w	r3, r3, #7
 8009498:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	f003 0307 	and.w	r3, r3, #7
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d00b      	beq.n	80094bc <prvInitialiseNewTask+0x5a>
 80094a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a8:	b672      	cpsid	i
 80094aa:	f383 8811 	msr	BASEPRI, r3
 80094ae:	f3bf 8f6f 	isb	sy
 80094b2:	f3bf 8f4f 	dsb	sy
 80094b6:	b662      	cpsie	i
 80094b8:	617b      	str	r3, [r7, #20]
 80094ba:	e7fe      	b.n	80094ba <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d01f      	beq.n	8009502 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094c2:	2300      	movs	r3, #0
 80094c4:	61fb      	str	r3, [r7, #28]
 80094c6:	e012      	b.n	80094ee <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80094c8:	68ba      	ldr	r2, [r7, #8]
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	4413      	add	r3, r2
 80094ce:	7819      	ldrb	r1, [r3, #0]
 80094d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094d2:	69fb      	ldr	r3, [r7, #28]
 80094d4:	4413      	add	r3, r2
 80094d6:	3334      	adds	r3, #52	; 0x34
 80094d8:	460a      	mov	r2, r1
 80094da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80094dc:	68ba      	ldr	r2, [r7, #8]
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	4413      	add	r3, r2
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d006      	beq.n	80094f6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	3301      	adds	r3, #1
 80094ec:	61fb      	str	r3, [r7, #28]
 80094ee:	69fb      	ldr	r3, [r7, #28]
 80094f0:	2b0f      	cmp	r3, #15
 80094f2:	d9e9      	bls.n	80094c8 <prvInitialiseNewTask+0x66>
 80094f4:	e000      	b.n	80094f8 <prvInitialiseNewTask+0x96>
			{
				break;
 80094f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80094f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fa:	2200      	movs	r2, #0
 80094fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009500:	e003      	b.n	800950a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009504:	2200      	movs	r2, #0
 8009506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800950a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800950c:	2b37      	cmp	r3, #55	; 0x37
 800950e:	d901      	bls.n	8009514 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009510:	2337      	movs	r3, #55	; 0x37
 8009512:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009516:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009518:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800951a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800951c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800951e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009522:	2200      	movs	r2, #0
 8009524:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009528:	3304      	adds	r3, #4
 800952a:	4618      	mov	r0, r3
 800952c:	f7fe fdf0 	bl	8008110 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009532:	3318      	adds	r3, #24
 8009534:	4618      	mov	r0, r3
 8009536:	f7fe fdeb 	bl	8008110 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800953a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800953c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800953e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009542:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009548:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800954a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800954c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800954e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009552:	2200      	movs	r2, #0
 8009554:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009558:	2200      	movs	r2, #0
 800955a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800955e:	683a      	ldr	r2, [r7, #0]
 8009560:	68f9      	ldr	r1, [r7, #12]
 8009562:	69b8      	ldr	r0, [r7, #24]
 8009564:	f001 fa36 	bl	800a9d4 <pxPortInitialiseStack>
 8009568:	4602      	mov	r2, r0
 800956a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800956c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800956e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009570:	2b00      	cmp	r3, #0
 8009572:	d002      	beq.n	800957a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009576:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009578:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800957a:	bf00      	nop
 800957c:	3720      	adds	r7, #32
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
	...

08009584 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800958c:	f001 fb2c 	bl	800abe8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009590:	4b2d      	ldr	r3, [pc, #180]	; (8009648 <prvAddNewTaskToReadyList+0xc4>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	3301      	adds	r3, #1
 8009596:	4a2c      	ldr	r2, [pc, #176]	; (8009648 <prvAddNewTaskToReadyList+0xc4>)
 8009598:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800959a:	4b2c      	ldr	r3, [pc, #176]	; (800964c <prvAddNewTaskToReadyList+0xc8>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d109      	bne.n	80095b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80095a2:	4a2a      	ldr	r2, [pc, #168]	; (800964c <prvAddNewTaskToReadyList+0xc8>)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80095a8:	4b27      	ldr	r3, [pc, #156]	; (8009648 <prvAddNewTaskToReadyList+0xc4>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d110      	bne.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80095b0:	f000 fc1e 	bl	8009df0 <prvInitialiseTaskLists>
 80095b4:	e00d      	b.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80095b6:	4b26      	ldr	r3, [pc, #152]	; (8009650 <prvAddNewTaskToReadyList+0xcc>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d109      	bne.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80095be:	4b23      	ldr	r3, [pc, #140]	; (800964c <prvAddNewTaskToReadyList+0xc8>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d802      	bhi.n	80095d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80095cc:	4a1f      	ldr	r2, [pc, #124]	; (800964c <prvAddNewTaskToReadyList+0xc8>)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80095d2:	4b20      	ldr	r3, [pc, #128]	; (8009654 <prvAddNewTaskToReadyList+0xd0>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	3301      	adds	r3, #1
 80095d8:	4a1e      	ldr	r2, [pc, #120]	; (8009654 <prvAddNewTaskToReadyList+0xd0>)
 80095da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80095dc:	4b1d      	ldr	r3, [pc, #116]	; (8009654 <prvAddNewTaskToReadyList+0xd0>)
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095e8:	4b1b      	ldr	r3, [pc, #108]	; (8009658 <prvAddNewTaskToReadyList+0xd4>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d903      	bls.n	80095f8 <prvAddNewTaskToReadyList+0x74>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095f4:	4a18      	ldr	r2, [pc, #96]	; (8009658 <prvAddNewTaskToReadyList+0xd4>)
 80095f6:	6013      	str	r3, [r2, #0]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095fc:	4613      	mov	r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	4413      	add	r3, r2
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	4a15      	ldr	r2, [pc, #84]	; (800965c <prvAddNewTaskToReadyList+0xd8>)
 8009606:	441a      	add	r2, r3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	3304      	adds	r3, #4
 800960c:	4619      	mov	r1, r3
 800960e:	4610      	mov	r0, r2
 8009610:	f7fe fd8b 	bl	800812a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009614:	f001 fb1a 	bl	800ac4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009618:	4b0d      	ldr	r3, [pc, #52]	; (8009650 <prvAddNewTaskToReadyList+0xcc>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d00e      	beq.n	800963e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009620:	4b0a      	ldr	r3, [pc, #40]	; (800964c <prvAddNewTaskToReadyList+0xc8>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800962a:	429a      	cmp	r2, r3
 800962c:	d207      	bcs.n	800963e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800962e:	4b0c      	ldr	r3, [pc, #48]	; (8009660 <prvAddNewTaskToReadyList+0xdc>)
 8009630:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009634:	601a      	str	r2, [r3, #0]
 8009636:	f3bf 8f4f 	dsb	sy
 800963a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800963e:	bf00      	nop
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
 8009646:	bf00      	nop
 8009648:	20000c60 	.word	0x20000c60
 800964c:	2000078c 	.word	0x2000078c
 8009650:	20000c6c 	.word	0x20000c6c
 8009654:	20000c7c 	.word	0x20000c7c
 8009658:	20000c68 	.word	0x20000c68
 800965c:	20000790 	.word	0x20000790
 8009660:	e000ed04 	.word	0xe000ed04

08009664 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800966c:	2300      	movs	r3, #0
 800966e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d018      	beq.n	80096a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009676:	4b14      	ldr	r3, [pc, #80]	; (80096c8 <vTaskDelay+0x64>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00b      	beq.n	8009696 <vTaskDelay+0x32>
 800967e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009682:	b672      	cpsid	i
 8009684:	f383 8811 	msr	BASEPRI, r3
 8009688:	f3bf 8f6f 	isb	sy
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	b662      	cpsie	i
 8009692:	60bb      	str	r3, [r7, #8]
 8009694:	e7fe      	b.n	8009694 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8009696:	f000 f883 	bl	80097a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800969a:	2100      	movs	r1, #0
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 fdf1 	bl	800a284 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80096a2:	f000 f88b 	bl	80097bc <xTaskResumeAll>
 80096a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d107      	bne.n	80096be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80096ae:	4b07      	ldr	r3, [pc, #28]	; (80096cc <vTaskDelay+0x68>)
 80096b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096b4:	601a      	str	r2, [r3, #0]
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80096be:	bf00      	nop
 80096c0:	3710      	adds	r7, #16
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}
 80096c6:	bf00      	nop
 80096c8:	20000c88 	.word	0x20000c88
 80096cc:	e000ed04 	.word	0xe000ed04

080096d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b08a      	sub	sp, #40	; 0x28
 80096d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80096d6:	2300      	movs	r3, #0
 80096d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80096da:	2300      	movs	r3, #0
 80096dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80096de:	463a      	mov	r2, r7
 80096e0:	1d39      	adds	r1, r7, #4
 80096e2:	f107 0308 	add.w	r3, r7, #8
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7fe fcbe 	bl	8008068 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80096ec:	6839      	ldr	r1, [r7, #0]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	68ba      	ldr	r2, [r7, #8]
 80096f2:	9202      	str	r2, [sp, #8]
 80096f4:	9301      	str	r3, [sp, #4]
 80096f6:	2300      	movs	r3, #0
 80096f8:	9300      	str	r3, [sp, #0]
 80096fa:	2300      	movs	r3, #0
 80096fc:	460a      	mov	r2, r1
 80096fe:	4922      	ldr	r1, [pc, #136]	; (8009788 <vTaskStartScheduler+0xb8>)
 8009700:	4822      	ldr	r0, [pc, #136]	; (800978c <vTaskStartScheduler+0xbc>)
 8009702:	f7ff fe09 	bl	8009318 <xTaskCreateStatic>
 8009706:	4602      	mov	r2, r0
 8009708:	4b21      	ldr	r3, [pc, #132]	; (8009790 <vTaskStartScheduler+0xc0>)
 800970a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800970c:	4b20      	ldr	r3, [pc, #128]	; (8009790 <vTaskStartScheduler+0xc0>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d002      	beq.n	800971a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009714:	2301      	movs	r3, #1
 8009716:	617b      	str	r3, [r7, #20]
 8009718:	e001      	b.n	800971e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800971a:	2300      	movs	r3, #0
 800971c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	2b01      	cmp	r3, #1
 8009722:	d102      	bne.n	800972a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009724:	f000 fe02 	bl	800a32c <xTimerCreateTimerTask>
 8009728:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2b01      	cmp	r3, #1
 800972e:	d117      	bne.n	8009760 <vTaskStartScheduler+0x90>
 8009730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009734:	b672      	cpsid	i
 8009736:	f383 8811 	msr	BASEPRI, r3
 800973a:	f3bf 8f6f 	isb	sy
 800973e:	f3bf 8f4f 	dsb	sy
 8009742:	b662      	cpsie	i
 8009744:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009746:	4b13      	ldr	r3, [pc, #76]	; (8009794 <vTaskStartScheduler+0xc4>)
 8009748:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800974c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800974e:	4b12      	ldr	r3, [pc, #72]	; (8009798 <vTaskStartScheduler+0xc8>)
 8009750:	2201      	movs	r2, #1
 8009752:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009754:	4b11      	ldr	r3, [pc, #68]	; (800979c <vTaskStartScheduler+0xcc>)
 8009756:	2200      	movs	r2, #0
 8009758:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800975a:	f001 f9c9 	bl	800aaf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800975e:	e00f      	b.n	8009780 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009766:	d10b      	bne.n	8009780 <vTaskStartScheduler+0xb0>
 8009768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800976c:	b672      	cpsid	i
 800976e:	f383 8811 	msr	BASEPRI, r3
 8009772:	f3bf 8f6f 	isb	sy
 8009776:	f3bf 8f4f 	dsb	sy
 800977a:	b662      	cpsie	i
 800977c:	60fb      	str	r3, [r7, #12]
 800977e:	e7fe      	b.n	800977e <vTaskStartScheduler+0xae>
}
 8009780:	bf00      	nop
 8009782:	3718      	adds	r7, #24
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}
 8009788:	0800bd40 	.word	0x0800bd40
 800978c:	08009dc1 	.word	0x08009dc1
 8009790:	20000c84 	.word	0x20000c84
 8009794:	20000c80 	.word	0x20000c80
 8009798:	20000c6c 	.word	0x20000c6c
 800979c:	20000c64 	.word	0x20000c64

080097a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80097a0:	b480      	push	{r7}
 80097a2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80097a4:	4b04      	ldr	r3, [pc, #16]	; (80097b8 <vTaskSuspendAll+0x18>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	3301      	adds	r3, #1
 80097aa:	4a03      	ldr	r2, [pc, #12]	; (80097b8 <vTaskSuspendAll+0x18>)
 80097ac:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80097ae:	bf00      	nop
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	20000c88 	.word	0x20000c88

080097bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80097c2:	2300      	movs	r3, #0
 80097c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80097c6:	2300      	movs	r3, #0
 80097c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80097ca:	4b42      	ldr	r3, [pc, #264]	; (80098d4 <xTaskResumeAll+0x118>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10b      	bne.n	80097ea <xTaskResumeAll+0x2e>
 80097d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097d6:	b672      	cpsid	i
 80097d8:	f383 8811 	msr	BASEPRI, r3
 80097dc:	f3bf 8f6f 	isb	sy
 80097e0:	f3bf 8f4f 	dsb	sy
 80097e4:	b662      	cpsie	i
 80097e6:	603b      	str	r3, [r7, #0]
 80097e8:	e7fe      	b.n	80097e8 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80097ea:	f001 f9fd 	bl	800abe8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80097ee:	4b39      	ldr	r3, [pc, #228]	; (80098d4 <xTaskResumeAll+0x118>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	3b01      	subs	r3, #1
 80097f4:	4a37      	ldr	r2, [pc, #220]	; (80098d4 <xTaskResumeAll+0x118>)
 80097f6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097f8:	4b36      	ldr	r3, [pc, #216]	; (80098d4 <xTaskResumeAll+0x118>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d162      	bne.n	80098c6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009800:	4b35      	ldr	r3, [pc, #212]	; (80098d8 <xTaskResumeAll+0x11c>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d05e      	beq.n	80098c6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009808:	e02f      	b.n	800986a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800980a:	4b34      	ldr	r3, [pc, #208]	; (80098dc <xTaskResumeAll+0x120>)
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	3318      	adds	r3, #24
 8009816:	4618      	mov	r0, r3
 8009818:	f7fe fce4 	bl	80081e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	3304      	adds	r3, #4
 8009820:	4618      	mov	r0, r3
 8009822:	f7fe fcdf 	bl	80081e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800982a:	4b2d      	ldr	r3, [pc, #180]	; (80098e0 <xTaskResumeAll+0x124>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	429a      	cmp	r2, r3
 8009830:	d903      	bls.n	800983a <xTaskResumeAll+0x7e>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009836:	4a2a      	ldr	r2, [pc, #168]	; (80098e0 <xTaskResumeAll+0x124>)
 8009838:	6013      	str	r3, [r2, #0]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800983e:	4613      	mov	r3, r2
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	4413      	add	r3, r2
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	4a27      	ldr	r2, [pc, #156]	; (80098e4 <xTaskResumeAll+0x128>)
 8009848:	441a      	add	r2, r3
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	3304      	adds	r3, #4
 800984e:	4619      	mov	r1, r3
 8009850:	4610      	mov	r0, r2
 8009852:	f7fe fc6a 	bl	800812a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800985a:	4b23      	ldr	r3, [pc, #140]	; (80098e8 <xTaskResumeAll+0x12c>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009860:	429a      	cmp	r2, r3
 8009862:	d302      	bcc.n	800986a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009864:	4b21      	ldr	r3, [pc, #132]	; (80098ec <xTaskResumeAll+0x130>)
 8009866:	2201      	movs	r2, #1
 8009868:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800986a:	4b1c      	ldr	r3, [pc, #112]	; (80098dc <xTaskResumeAll+0x120>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1cb      	bne.n	800980a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d001      	beq.n	800987c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009878:	f000 fb56 	bl	8009f28 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800987c:	4b1c      	ldr	r3, [pc, #112]	; (80098f0 <xTaskResumeAll+0x134>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d010      	beq.n	80098aa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009888:	f000 f846 	bl	8009918 <xTaskIncrementTick>
 800988c:	4603      	mov	r3, r0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d002      	beq.n	8009898 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009892:	4b16      	ldr	r3, [pc, #88]	; (80098ec <xTaskResumeAll+0x130>)
 8009894:	2201      	movs	r2, #1
 8009896:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	3b01      	subs	r3, #1
 800989c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d1f1      	bne.n	8009888 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80098a4:	4b12      	ldr	r3, [pc, #72]	; (80098f0 <xTaskResumeAll+0x134>)
 80098a6:	2200      	movs	r2, #0
 80098a8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80098aa:	4b10      	ldr	r3, [pc, #64]	; (80098ec <xTaskResumeAll+0x130>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d009      	beq.n	80098c6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80098b2:	2301      	movs	r3, #1
 80098b4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80098b6:	4b0f      	ldr	r3, [pc, #60]	; (80098f4 <xTaskResumeAll+0x138>)
 80098b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098bc:	601a      	str	r2, [r3, #0]
 80098be:	f3bf 8f4f 	dsb	sy
 80098c2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098c6:	f001 f9c1 	bl	800ac4c <vPortExitCritical>

	return xAlreadyYielded;
 80098ca:	68bb      	ldr	r3, [r7, #8]
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	20000c88 	.word	0x20000c88
 80098d8:	20000c60 	.word	0x20000c60
 80098dc:	20000c20 	.word	0x20000c20
 80098e0:	20000c68 	.word	0x20000c68
 80098e4:	20000790 	.word	0x20000790
 80098e8:	2000078c 	.word	0x2000078c
 80098ec:	20000c74 	.word	0x20000c74
 80098f0:	20000c70 	.word	0x20000c70
 80098f4:	e000ed04 	.word	0xe000ed04

080098f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80098f8:	b480      	push	{r7}
 80098fa:	b083      	sub	sp, #12
 80098fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80098fe:	4b05      	ldr	r3, [pc, #20]	; (8009914 <xTaskGetTickCount+0x1c>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009904:	687b      	ldr	r3, [r7, #4]
}
 8009906:	4618      	mov	r0, r3
 8009908:	370c      	adds	r7, #12
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
 8009912:	bf00      	nop
 8009914:	20000c64 	.word	0x20000c64

08009918 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b086      	sub	sp, #24
 800991c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800991e:	2300      	movs	r3, #0
 8009920:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009922:	4b4f      	ldr	r3, [pc, #316]	; (8009a60 <xTaskIncrementTick+0x148>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	2b00      	cmp	r3, #0
 8009928:	f040 808a 	bne.w	8009a40 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800992c:	4b4d      	ldr	r3, [pc, #308]	; (8009a64 <xTaskIncrementTick+0x14c>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	3301      	adds	r3, #1
 8009932:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009934:	4a4b      	ldr	r2, [pc, #300]	; (8009a64 <xTaskIncrementTick+0x14c>)
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d121      	bne.n	8009984 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009940:	4b49      	ldr	r3, [pc, #292]	; (8009a68 <xTaskIncrementTick+0x150>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00b      	beq.n	8009962 <xTaskIncrementTick+0x4a>
 800994a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800994e:	b672      	cpsid	i
 8009950:	f383 8811 	msr	BASEPRI, r3
 8009954:	f3bf 8f6f 	isb	sy
 8009958:	f3bf 8f4f 	dsb	sy
 800995c:	b662      	cpsie	i
 800995e:	603b      	str	r3, [r7, #0]
 8009960:	e7fe      	b.n	8009960 <xTaskIncrementTick+0x48>
 8009962:	4b41      	ldr	r3, [pc, #260]	; (8009a68 <xTaskIncrementTick+0x150>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	60fb      	str	r3, [r7, #12]
 8009968:	4b40      	ldr	r3, [pc, #256]	; (8009a6c <xTaskIncrementTick+0x154>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a3e      	ldr	r2, [pc, #248]	; (8009a68 <xTaskIncrementTick+0x150>)
 800996e:	6013      	str	r3, [r2, #0]
 8009970:	4a3e      	ldr	r2, [pc, #248]	; (8009a6c <xTaskIncrementTick+0x154>)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	6013      	str	r3, [r2, #0]
 8009976:	4b3e      	ldr	r3, [pc, #248]	; (8009a70 <xTaskIncrementTick+0x158>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	3301      	adds	r3, #1
 800997c:	4a3c      	ldr	r2, [pc, #240]	; (8009a70 <xTaskIncrementTick+0x158>)
 800997e:	6013      	str	r3, [r2, #0]
 8009980:	f000 fad2 	bl	8009f28 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009984:	4b3b      	ldr	r3, [pc, #236]	; (8009a74 <xTaskIncrementTick+0x15c>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	693a      	ldr	r2, [r7, #16]
 800998a:	429a      	cmp	r2, r3
 800998c:	d349      	bcc.n	8009a22 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800998e:	4b36      	ldr	r3, [pc, #216]	; (8009a68 <xTaskIncrementTick+0x150>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d104      	bne.n	80099a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009998:	4b36      	ldr	r3, [pc, #216]	; (8009a74 <xTaskIncrementTick+0x15c>)
 800999a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800999e:	601a      	str	r2, [r3, #0]
					break;
 80099a0:	e03f      	b.n	8009a22 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099a2:	4b31      	ldr	r3, [pc, #196]	; (8009a68 <xTaskIncrementTick+0x150>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	68db      	ldr	r3, [r3, #12]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80099b2:	693a      	ldr	r2, [r7, #16]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d203      	bcs.n	80099c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80099ba:	4a2e      	ldr	r2, [pc, #184]	; (8009a74 <xTaskIncrementTick+0x15c>)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80099c0:	e02f      	b.n	8009a22 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	3304      	adds	r3, #4
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fe fc0c 	bl	80081e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d004      	beq.n	80099de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	3318      	adds	r3, #24
 80099d8:	4618      	mov	r0, r3
 80099da:	f7fe fc03 	bl	80081e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099e2:	4b25      	ldr	r3, [pc, #148]	; (8009a78 <xTaskIncrementTick+0x160>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d903      	bls.n	80099f2 <xTaskIncrementTick+0xda>
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ee:	4a22      	ldr	r2, [pc, #136]	; (8009a78 <xTaskIncrementTick+0x160>)
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099f6:	4613      	mov	r3, r2
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4413      	add	r3, r2
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	4a1f      	ldr	r2, [pc, #124]	; (8009a7c <xTaskIncrementTick+0x164>)
 8009a00:	441a      	add	r2, r3
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	3304      	adds	r3, #4
 8009a06:	4619      	mov	r1, r3
 8009a08:	4610      	mov	r0, r2
 8009a0a:	f7fe fb8e 	bl	800812a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a12:	4b1b      	ldr	r3, [pc, #108]	; (8009a80 <xTaskIncrementTick+0x168>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d3b8      	bcc.n	800998e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a20:	e7b5      	b.n	800998e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a22:	4b17      	ldr	r3, [pc, #92]	; (8009a80 <xTaskIncrementTick+0x168>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a28:	4914      	ldr	r1, [pc, #80]	; (8009a7c <xTaskIncrementTick+0x164>)
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	4413      	add	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	440b      	add	r3, r1
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d907      	bls.n	8009a4a <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	617b      	str	r3, [r7, #20]
 8009a3e:	e004      	b.n	8009a4a <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009a40:	4b10      	ldr	r3, [pc, #64]	; (8009a84 <xTaskIncrementTick+0x16c>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	3301      	adds	r3, #1
 8009a46:	4a0f      	ldr	r2, [pc, #60]	; (8009a84 <xTaskIncrementTick+0x16c>)
 8009a48:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009a4a:	4b0f      	ldr	r3, [pc, #60]	; (8009a88 <xTaskIncrementTick+0x170>)
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d001      	beq.n	8009a56 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 8009a52:	2301      	movs	r3, #1
 8009a54:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009a56:	697b      	ldr	r3, [r7, #20]
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3718      	adds	r7, #24
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	20000c88 	.word	0x20000c88
 8009a64:	20000c64 	.word	0x20000c64
 8009a68:	20000c18 	.word	0x20000c18
 8009a6c:	20000c1c 	.word	0x20000c1c
 8009a70:	20000c78 	.word	0x20000c78
 8009a74:	20000c80 	.word	0x20000c80
 8009a78:	20000c68 	.word	0x20000c68
 8009a7c:	20000790 	.word	0x20000790
 8009a80:	2000078c 	.word	0x2000078c
 8009a84:	20000c70 	.word	0x20000c70
 8009a88:	20000c74 	.word	0x20000c74

08009a8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b085      	sub	sp, #20
 8009a90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009a92:	4b28      	ldr	r3, [pc, #160]	; (8009b34 <vTaskSwitchContext+0xa8>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d003      	beq.n	8009aa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a9a:	4b27      	ldr	r3, [pc, #156]	; (8009b38 <vTaskSwitchContext+0xac>)
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009aa0:	e042      	b.n	8009b28 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8009aa2:	4b25      	ldr	r3, [pc, #148]	; (8009b38 <vTaskSwitchContext+0xac>)
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aa8:	4b24      	ldr	r3, [pc, #144]	; (8009b3c <vTaskSwitchContext+0xb0>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	60fb      	str	r3, [r7, #12]
 8009aae:	e011      	b.n	8009ad4 <vTaskSwitchContext+0x48>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10b      	bne.n	8009ace <vTaskSwitchContext+0x42>
 8009ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aba:	b672      	cpsid	i
 8009abc:	f383 8811 	msr	BASEPRI, r3
 8009ac0:	f3bf 8f6f 	isb	sy
 8009ac4:	f3bf 8f4f 	dsb	sy
 8009ac8:	b662      	cpsie	i
 8009aca:	607b      	str	r3, [r7, #4]
 8009acc:	e7fe      	b.n	8009acc <vTaskSwitchContext+0x40>
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	60fb      	str	r3, [r7, #12]
 8009ad4:	491a      	ldr	r1, [pc, #104]	; (8009b40 <vTaskSwitchContext+0xb4>)
 8009ad6:	68fa      	ldr	r2, [r7, #12]
 8009ad8:	4613      	mov	r3, r2
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	4413      	add	r3, r2
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	440b      	add	r3, r1
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d0e3      	beq.n	8009ab0 <vTaskSwitchContext+0x24>
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	4613      	mov	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	4413      	add	r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	4a13      	ldr	r2, [pc, #76]	; (8009b40 <vTaskSwitchContext+0xb4>)
 8009af4:	4413      	add	r3, r2
 8009af6:	60bb      	str	r3, [r7, #8]
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	685a      	ldr	r2, [r3, #4]
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	605a      	str	r2, [r3, #4]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	685a      	ldr	r2, [r3, #4]
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	3308      	adds	r3, #8
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d104      	bne.n	8009b18 <vTaskSwitchContext+0x8c>
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	685a      	ldr	r2, [r3, #4]
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	605a      	str	r2, [r3, #4]
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	68db      	ldr	r3, [r3, #12]
 8009b1e:	4a09      	ldr	r2, [pc, #36]	; (8009b44 <vTaskSwitchContext+0xb8>)
 8009b20:	6013      	str	r3, [r2, #0]
 8009b22:	4a06      	ldr	r2, [pc, #24]	; (8009b3c <vTaskSwitchContext+0xb0>)
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6013      	str	r3, [r2, #0]
}
 8009b28:	bf00      	nop
 8009b2a:	3714      	adds	r7, #20
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr
 8009b34:	20000c88 	.word	0x20000c88
 8009b38:	20000c74 	.word	0x20000c74
 8009b3c:	20000c68 	.word	0x20000c68
 8009b40:	20000790 	.word	0x20000790
 8009b44:	2000078c 	.word	0x2000078c

08009b48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d10b      	bne.n	8009b70 <vTaskPlaceOnEventList+0x28>
 8009b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5c:	b672      	cpsid	i
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
 8009b6a:	b662      	cpsie	i
 8009b6c:	60fb      	str	r3, [r7, #12]
 8009b6e:	e7fe      	b.n	8009b6e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b70:	4b07      	ldr	r3, [pc, #28]	; (8009b90 <vTaskPlaceOnEventList+0x48>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	3318      	adds	r3, #24
 8009b76:	4619      	mov	r1, r3
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f7fe fafa 	bl	8008172 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009b7e:	2101      	movs	r1, #1
 8009b80:	6838      	ldr	r0, [r7, #0]
 8009b82:	f000 fb7f 	bl	800a284 <prvAddCurrentTaskToDelayedList>
}
 8009b86:	bf00      	nop
 8009b88:	3710      	adds	r7, #16
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bd80      	pop	{r7, pc}
 8009b8e:	bf00      	nop
 8009b90:	2000078c 	.word	0x2000078c

08009b94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d10b      	bne.n	8009bbe <vTaskPlaceOnEventListRestricted+0x2a>
 8009ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009baa:	b672      	cpsid	i
 8009bac:	f383 8811 	msr	BASEPRI, r3
 8009bb0:	f3bf 8f6f 	isb	sy
 8009bb4:	f3bf 8f4f 	dsb	sy
 8009bb8:	b662      	cpsie	i
 8009bba:	617b      	str	r3, [r7, #20]
 8009bbc:	e7fe      	b.n	8009bbc <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009bbe:	4b0a      	ldr	r3, [pc, #40]	; (8009be8 <vTaskPlaceOnEventListRestricted+0x54>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	3318      	adds	r3, #24
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	68f8      	ldr	r0, [r7, #12]
 8009bc8:	f7fe faaf 	bl	800812a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d002      	beq.n	8009bd8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009bd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009bd6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009bd8:	6879      	ldr	r1, [r7, #4]
 8009bda:	68b8      	ldr	r0, [r7, #8]
 8009bdc:	f000 fb52 	bl	800a284 <prvAddCurrentTaskToDelayedList>
	}
 8009be0:	bf00      	nop
 8009be2:	3718      	adds	r7, #24
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	2000078c 	.word	0x2000078c

08009bec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b086      	sub	sp, #24
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	68db      	ldr	r3, [r3, #12]
 8009bfa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d10b      	bne.n	8009c1a <xTaskRemoveFromEventList+0x2e>
 8009c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c06:	b672      	cpsid	i
 8009c08:	f383 8811 	msr	BASEPRI, r3
 8009c0c:	f3bf 8f6f 	isb	sy
 8009c10:	f3bf 8f4f 	dsb	sy
 8009c14:	b662      	cpsie	i
 8009c16:	60fb      	str	r3, [r7, #12]
 8009c18:	e7fe      	b.n	8009c18 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009c1a:	693b      	ldr	r3, [r7, #16]
 8009c1c:	3318      	adds	r3, #24
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7fe fae0 	bl	80081e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c24:	4b1d      	ldr	r3, [pc, #116]	; (8009c9c <xTaskRemoveFromEventList+0xb0>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d11d      	bne.n	8009c68 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	3304      	adds	r3, #4
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7fe fad7 	bl	80081e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c3a:	4b19      	ldr	r3, [pc, #100]	; (8009ca0 <xTaskRemoveFromEventList+0xb4>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d903      	bls.n	8009c4a <xTaskRemoveFromEventList+0x5e>
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c46:	4a16      	ldr	r2, [pc, #88]	; (8009ca0 <xTaskRemoveFromEventList+0xb4>)
 8009c48:	6013      	str	r3, [r2, #0]
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c4e:	4613      	mov	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4a13      	ldr	r2, [pc, #76]	; (8009ca4 <xTaskRemoveFromEventList+0xb8>)
 8009c58:	441a      	add	r2, r3
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4619      	mov	r1, r3
 8009c60:	4610      	mov	r0, r2
 8009c62:	f7fe fa62 	bl	800812a <vListInsertEnd>
 8009c66:	e005      	b.n	8009c74 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	3318      	adds	r3, #24
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	480e      	ldr	r0, [pc, #56]	; (8009ca8 <xTaskRemoveFromEventList+0xbc>)
 8009c70:	f7fe fa5b 	bl	800812a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c78:	4b0c      	ldr	r3, [pc, #48]	; (8009cac <xTaskRemoveFromEventList+0xc0>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d905      	bls.n	8009c8e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009c82:	2301      	movs	r3, #1
 8009c84:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009c86:	4b0a      	ldr	r3, [pc, #40]	; (8009cb0 <xTaskRemoveFromEventList+0xc4>)
 8009c88:	2201      	movs	r2, #1
 8009c8a:	601a      	str	r2, [r3, #0]
 8009c8c:	e001      	b.n	8009c92 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009c92:	697b      	ldr	r3, [r7, #20]
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3718      	adds	r7, #24
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	20000c88 	.word	0x20000c88
 8009ca0:	20000c68 	.word	0x20000c68
 8009ca4:	20000790 	.word	0x20000790
 8009ca8:	20000c20 	.word	0x20000c20
 8009cac:	2000078c 	.word	0x2000078c
 8009cb0:	20000c74 	.word	0x20000c74

08009cb4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b083      	sub	sp, #12
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009cbc:	4b06      	ldr	r3, [pc, #24]	; (8009cd8 <vTaskInternalSetTimeOutState+0x24>)
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009cc4:	4b05      	ldr	r3, [pc, #20]	; (8009cdc <vTaskInternalSetTimeOutState+0x28>)
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	605a      	str	r2, [r3, #4]
}
 8009ccc:	bf00      	nop
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr
 8009cd8:	20000c78 	.word	0x20000c78
 8009cdc:	20000c64 	.word	0x20000c64

08009ce0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b088      	sub	sp, #32
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d10b      	bne.n	8009d08 <xTaskCheckForTimeOut+0x28>
 8009cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf4:	b672      	cpsid	i
 8009cf6:	f383 8811 	msr	BASEPRI, r3
 8009cfa:	f3bf 8f6f 	isb	sy
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	b662      	cpsie	i
 8009d04:	613b      	str	r3, [r7, #16]
 8009d06:	e7fe      	b.n	8009d06 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d10b      	bne.n	8009d26 <xTaskCheckForTimeOut+0x46>
 8009d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d12:	b672      	cpsid	i
 8009d14:	f383 8811 	msr	BASEPRI, r3
 8009d18:	f3bf 8f6f 	isb	sy
 8009d1c:	f3bf 8f4f 	dsb	sy
 8009d20:	b662      	cpsie	i
 8009d22:	60fb      	str	r3, [r7, #12]
 8009d24:	e7fe      	b.n	8009d24 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8009d26:	f000 ff5f 	bl	800abe8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009d2a:	4b1d      	ldr	r3, [pc, #116]	; (8009da0 <xTaskCheckForTimeOut+0xc0>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	69ba      	ldr	r2, [r7, #24]
 8009d36:	1ad3      	subs	r3, r2, r3
 8009d38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d42:	d102      	bne.n	8009d4a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009d44:	2300      	movs	r3, #0
 8009d46:	61fb      	str	r3, [r7, #28]
 8009d48:	e023      	b.n	8009d92 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	4b15      	ldr	r3, [pc, #84]	; (8009da4 <xTaskCheckForTimeOut+0xc4>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d007      	beq.n	8009d66 <xTaskCheckForTimeOut+0x86>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	69ba      	ldr	r2, [r7, #24]
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d302      	bcc.n	8009d66 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009d60:	2301      	movs	r3, #1
 8009d62:	61fb      	str	r3, [r7, #28]
 8009d64:	e015      	b.n	8009d92 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	697a      	ldr	r2, [r7, #20]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d20b      	bcs.n	8009d88 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	1ad2      	subs	r2, r2, r3
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f7ff ff99 	bl	8009cb4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009d82:	2300      	movs	r3, #0
 8009d84:	61fb      	str	r3, [r7, #28]
 8009d86:	e004      	b.n	8009d92 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009d92:	f000 ff5b 	bl	800ac4c <vPortExitCritical>

	return xReturn;
 8009d96:	69fb      	ldr	r3, [r7, #28]
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3720      	adds	r7, #32
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}
 8009da0:	20000c64 	.word	0x20000c64
 8009da4:	20000c78 	.word	0x20000c78

08009da8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009da8:	b480      	push	{r7}
 8009daa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009dac:	4b03      	ldr	r3, [pc, #12]	; (8009dbc <vTaskMissedYield+0x14>)
 8009dae:	2201      	movs	r2, #1
 8009db0:	601a      	str	r2, [r3, #0]
}
 8009db2:	bf00      	nop
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr
 8009dbc:	20000c74 	.word	0x20000c74

08009dc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009dc8:	f000 f852 	bl	8009e70 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009dcc:	4b06      	ldr	r3, [pc, #24]	; (8009de8 <prvIdleTask+0x28>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d9f9      	bls.n	8009dc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009dd4:	4b05      	ldr	r3, [pc, #20]	; (8009dec <prvIdleTask+0x2c>)
 8009dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dda:	601a      	str	r2, [r3, #0]
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009de4:	e7f0      	b.n	8009dc8 <prvIdleTask+0x8>
 8009de6:	bf00      	nop
 8009de8:	20000790 	.word	0x20000790
 8009dec:	e000ed04 	.word	0xe000ed04

08009df0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b082      	sub	sp, #8
 8009df4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009df6:	2300      	movs	r3, #0
 8009df8:	607b      	str	r3, [r7, #4]
 8009dfa:	e00c      	b.n	8009e16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009dfc:	687a      	ldr	r2, [r7, #4]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	009b      	lsls	r3, r3, #2
 8009e06:	4a12      	ldr	r2, [pc, #72]	; (8009e50 <prvInitialiseTaskLists+0x60>)
 8009e08:	4413      	add	r3, r2
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7fe f960 	bl	80080d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	3301      	adds	r3, #1
 8009e14:	607b      	str	r3, [r7, #4]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2b37      	cmp	r3, #55	; 0x37
 8009e1a:	d9ef      	bls.n	8009dfc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009e1c:	480d      	ldr	r0, [pc, #52]	; (8009e54 <prvInitialiseTaskLists+0x64>)
 8009e1e:	f7fe f957 	bl	80080d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009e22:	480d      	ldr	r0, [pc, #52]	; (8009e58 <prvInitialiseTaskLists+0x68>)
 8009e24:	f7fe f954 	bl	80080d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009e28:	480c      	ldr	r0, [pc, #48]	; (8009e5c <prvInitialiseTaskLists+0x6c>)
 8009e2a:	f7fe f951 	bl	80080d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009e2e:	480c      	ldr	r0, [pc, #48]	; (8009e60 <prvInitialiseTaskLists+0x70>)
 8009e30:	f7fe f94e 	bl	80080d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009e34:	480b      	ldr	r0, [pc, #44]	; (8009e64 <prvInitialiseTaskLists+0x74>)
 8009e36:	f7fe f94b 	bl	80080d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009e3a:	4b0b      	ldr	r3, [pc, #44]	; (8009e68 <prvInitialiseTaskLists+0x78>)
 8009e3c:	4a05      	ldr	r2, [pc, #20]	; (8009e54 <prvInitialiseTaskLists+0x64>)
 8009e3e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009e40:	4b0a      	ldr	r3, [pc, #40]	; (8009e6c <prvInitialiseTaskLists+0x7c>)
 8009e42:	4a05      	ldr	r2, [pc, #20]	; (8009e58 <prvInitialiseTaskLists+0x68>)
 8009e44:	601a      	str	r2, [r3, #0]
}
 8009e46:	bf00      	nop
 8009e48:	3708      	adds	r7, #8
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}
 8009e4e:	bf00      	nop
 8009e50:	20000790 	.word	0x20000790
 8009e54:	20000bf0 	.word	0x20000bf0
 8009e58:	20000c04 	.word	0x20000c04
 8009e5c:	20000c20 	.word	0x20000c20
 8009e60:	20000c34 	.word	0x20000c34
 8009e64:	20000c4c 	.word	0x20000c4c
 8009e68:	20000c18 	.word	0x20000c18
 8009e6c:	20000c1c 	.word	0x20000c1c

08009e70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009e76:	e019      	b.n	8009eac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009e78:	f000 feb6 	bl	800abe8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e7c:	4b0f      	ldr	r3, [pc, #60]	; (8009ebc <prvCheckTasksWaitingTermination+0x4c>)
 8009e7e:	68db      	ldr	r3, [r3, #12]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	3304      	adds	r3, #4
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f7fe f9ab 	bl	80081e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009e8e:	4b0c      	ldr	r3, [pc, #48]	; (8009ec0 <prvCheckTasksWaitingTermination+0x50>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3b01      	subs	r3, #1
 8009e94:	4a0a      	ldr	r2, [pc, #40]	; (8009ec0 <prvCheckTasksWaitingTermination+0x50>)
 8009e96:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009e98:	4b0a      	ldr	r3, [pc, #40]	; (8009ec4 <prvCheckTasksWaitingTermination+0x54>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	3b01      	subs	r3, #1
 8009e9e:	4a09      	ldr	r2, [pc, #36]	; (8009ec4 <prvCheckTasksWaitingTermination+0x54>)
 8009ea0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009ea2:	f000 fed3 	bl	800ac4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 f80e 	bl	8009ec8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009eac:	4b05      	ldr	r3, [pc, #20]	; (8009ec4 <prvCheckTasksWaitingTermination+0x54>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d1e1      	bne.n	8009e78 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009eb4:	bf00      	nop
 8009eb6:	3708      	adds	r7, #8
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}
 8009ebc:	20000c34 	.word	0x20000c34
 8009ec0:	20000c60 	.word	0x20000c60
 8009ec4:	20000c48 	.word	0x20000c48

08009ec8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b084      	sub	sp, #16
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d108      	bne.n	8009eec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f001 f86c 	bl	800afbc <vPortFree>
				vPortFree( pxTCB );
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f001 f869 	bl	800afbc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009eea:	e019      	b.n	8009f20 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009ef2:	2b01      	cmp	r3, #1
 8009ef4:	d103      	bne.n	8009efe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f001 f860 	bl	800afbc <vPortFree>
	}
 8009efc:	e010      	b.n	8009f20 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009f04:	2b02      	cmp	r3, #2
 8009f06:	d00b      	beq.n	8009f20 <prvDeleteTCB+0x58>
 8009f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0c:	b672      	cpsid	i
 8009f0e:	f383 8811 	msr	BASEPRI, r3
 8009f12:	f3bf 8f6f 	isb	sy
 8009f16:	f3bf 8f4f 	dsb	sy
 8009f1a:	b662      	cpsie	i
 8009f1c:	60fb      	str	r3, [r7, #12]
 8009f1e:	e7fe      	b.n	8009f1e <prvDeleteTCB+0x56>
	}
 8009f20:	bf00      	nop
 8009f22:	3710      	adds	r7, #16
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f2e:	4b0c      	ldr	r3, [pc, #48]	; (8009f60 <prvResetNextTaskUnblockTime+0x38>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d104      	bne.n	8009f42 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f38:	4b0a      	ldr	r3, [pc, #40]	; (8009f64 <prvResetNextTaskUnblockTime+0x3c>)
 8009f3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f3e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009f40:	e008      	b.n	8009f54 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f42:	4b07      	ldr	r3, [pc, #28]	; (8009f60 <prvResetNextTaskUnblockTime+0x38>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	68db      	ldr	r3, [r3, #12]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	4a04      	ldr	r2, [pc, #16]	; (8009f64 <prvResetNextTaskUnblockTime+0x3c>)
 8009f52:	6013      	str	r3, [r2, #0]
}
 8009f54:	bf00      	nop
 8009f56:	370c      	adds	r7, #12
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr
 8009f60:	20000c18 	.word	0x20000c18
 8009f64:	20000c80 	.word	0x20000c80

08009f68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009f6e:	4b0b      	ldr	r3, [pc, #44]	; (8009f9c <xTaskGetSchedulerState+0x34>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d102      	bne.n	8009f7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009f76:	2301      	movs	r3, #1
 8009f78:	607b      	str	r3, [r7, #4]
 8009f7a:	e008      	b.n	8009f8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f7c:	4b08      	ldr	r3, [pc, #32]	; (8009fa0 <xTaskGetSchedulerState+0x38>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d102      	bne.n	8009f8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009f84:	2302      	movs	r3, #2
 8009f86:	607b      	str	r3, [r7, #4]
 8009f88:	e001      	b.n	8009f8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009f8e:	687b      	ldr	r3, [r7, #4]
	}
 8009f90:	4618      	mov	r0, r3
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr
 8009f9c:	20000c6c 	.word	0x20000c6c
 8009fa0:	20000c88 	.word	0x20000c88

08009fa4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d051      	beq.n	800a05e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fbe:	4b2a      	ldr	r3, [pc, #168]	; (800a068 <xTaskPriorityInherit+0xc4>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	d241      	bcs.n	800a04c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	699b      	ldr	r3, [r3, #24]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	db06      	blt.n	8009fde <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fd0:	4b25      	ldr	r3, [pc, #148]	; (800a068 <xTaskPriorityInherit+0xc4>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	6959      	ldr	r1, [r3, #20]
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fe6:	4613      	mov	r3, r2
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	4413      	add	r3, r2
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	4a1f      	ldr	r2, [pc, #124]	; (800a06c <xTaskPriorityInherit+0xc8>)
 8009ff0:	4413      	add	r3, r2
 8009ff2:	4299      	cmp	r1, r3
 8009ff4:	d122      	bne.n	800a03c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	3304      	adds	r3, #4
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fe f8f2 	bl	80081e4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a000:	4b19      	ldr	r3, [pc, #100]	; (800a068 <xTaskPriorityInherit+0xc4>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a00e:	4b18      	ldr	r3, [pc, #96]	; (800a070 <xTaskPriorityInherit+0xcc>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	429a      	cmp	r2, r3
 800a014:	d903      	bls.n	800a01e <xTaskPriorityInherit+0x7a>
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a01a:	4a15      	ldr	r2, [pc, #84]	; (800a070 <xTaskPriorityInherit+0xcc>)
 800a01c:	6013      	str	r3, [r2, #0]
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a022:	4613      	mov	r3, r2
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	4413      	add	r3, r2
 800a028:	009b      	lsls	r3, r3, #2
 800a02a:	4a10      	ldr	r2, [pc, #64]	; (800a06c <xTaskPriorityInherit+0xc8>)
 800a02c:	441a      	add	r2, r3
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	3304      	adds	r3, #4
 800a032:	4619      	mov	r1, r3
 800a034:	4610      	mov	r0, r2
 800a036:	f7fe f878 	bl	800812a <vListInsertEnd>
 800a03a:	e004      	b.n	800a046 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a03c:	4b0a      	ldr	r3, [pc, #40]	; (800a068 <xTaskPriorityInherit+0xc4>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a046:	2301      	movs	r3, #1
 800a048:	60fb      	str	r3, [r7, #12]
 800a04a:	e008      	b.n	800a05e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a050:	4b05      	ldr	r3, [pc, #20]	; (800a068 <xTaskPriorityInherit+0xc4>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a056:	429a      	cmp	r2, r3
 800a058:	d201      	bcs.n	800a05e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a05a:	2301      	movs	r3, #1
 800a05c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a05e:	68fb      	ldr	r3, [r7, #12]
	}
 800a060:	4618      	mov	r0, r3
 800a062:	3710      	adds	r7, #16
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}
 800a068:	2000078c 	.word	0x2000078c
 800a06c:	20000790 	.word	0x20000790
 800a070:	20000c68 	.word	0x20000c68

0800a074 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a074:	b580      	push	{r7, lr}
 800a076:	b086      	sub	sp, #24
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a080:	2300      	movs	r3, #0
 800a082:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d058      	beq.n	800a13c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a08a:	4b2f      	ldr	r3, [pc, #188]	; (800a148 <xTaskPriorityDisinherit+0xd4>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	693a      	ldr	r2, [r7, #16]
 800a090:	429a      	cmp	r2, r3
 800a092:	d00b      	beq.n	800a0ac <xTaskPriorityDisinherit+0x38>
 800a094:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a098:	b672      	cpsid	i
 800a09a:	f383 8811 	msr	BASEPRI, r3
 800a09e:	f3bf 8f6f 	isb	sy
 800a0a2:	f3bf 8f4f 	dsb	sy
 800a0a6:	b662      	cpsie	i
 800a0a8:	60fb      	str	r3, [r7, #12]
 800a0aa:	e7fe      	b.n	800a0aa <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d10b      	bne.n	800a0cc <xTaskPriorityDisinherit+0x58>
 800a0b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b8:	b672      	cpsid	i
 800a0ba:	f383 8811 	msr	BASEPRI, r3
 800a0be:	f3bf 8f6f 	isb	sy
 800a0c2:	f3bf 8f4f 	dsb	sy
 800a0c6:	b662      	cpsie	i
 800a0c8:	60bb      	str	r3, [r7, #8]
 800a0ca:	e7fe      	b.n	800a0ca <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0d0:	1e5a      	subs	r2, r3, #1
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d02c      	beq.n	800a13c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d128      	bne.n	800a13c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	3304      	adds	r3, #4
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7fe f878 	bl	80081e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a100:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a10c:	4b0f      	ldr	r3, [pc, #60]	; (800a14c <xTaskPriorityDisinherit+0xd8>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	429a      	cmp	r2, r3
 800a112:	d903      	bls.n	800a11c <xTaskPriorityDisinherit+0xa8>
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a118:	4a0c      	ldr	r2, [pc, #48]	; (800a14c <xTaskPriorityDisinherit+0xd8>)
 800a11a:	6013      	str	r3, [r2, #0]
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a120:	4613      	mov	r3, r2
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4413      	add	r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	4a09      	ldr	r2, [pc, #36]	; (800a150 <xTaskPriorityDisinherit+0xdc>)
 800a12a:	441a      	add	r2, r3
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	3304      	adds	r3, #4
 800a130:	4619      	mov	r1, r3
 800a132:	4610      	mov	r0, r2
 800a134:	f7fd fff9 	bl	800812a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a138:	2301      	movs	r3, #1
 800a13a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a13c:	697b      	ldr	r3, [r7, #20]
	}
 800a13e:	4618      	mov	r0, r3
 800a140:	3718      	adds	r7, #24
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	2000078c 	.word	0x2000078c
 800a14c:	20000c68 	.word	0x20000c68
 800a150:	20000790 	.word	0x20000790

0800a154 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a154:	b580      	push	{r7, lr}
 800a156:	b088      	sub	sp, #32
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a162:	2301      	movs	r3, #1
 800a164:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d06c      	beq.n	800a246 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a170:	2b00      	cmp	r3, #0
 800a172:	d10b      	bne.n	800a18c <vTaskPriorityDisinheritAfterTimeout+0x38>
 800a174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a178:	b672      	cpsid	i
 800a17a:	f383 8811 	msr	BASEPRI, r3
 800a17e:	f3bf 8f6f 	isb	sy
 800a182:	f3bf 8f4f 	dsb	sy
 800a186:	b662      	cpsie	i
 800a188:	60fb      	str	r3, [r7, #12]
 800a18a:	e7fe      	b.n	800a18a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a190:	683a      	ldr	r2, [r7, #0]
 800a192:	429a      	cmp	r2, r3
 800a194:	d902      	bls.n	800a19c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	61fb      	str	r3, [r7, #28]
 800a19a:	e002      	b.n	800a1a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a19c:	69bb      	ldr	r3, [r7, #24]
 800a19e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1a0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a1a2:	69bb      	ldr	r3, [r7, #24]
 800a1a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1a6:	69fa      	ldr	r2, [r7, #28]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d04c      	beq.n	800a246 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a1ac:	69bb      	ldr	r3, [r7, #24]
 800a1ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1b0:	697a      	ldr	r2, [r7, #20]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d147      	bne.n	800a246 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a1b6:	4b26      	ldr	r3, [pc, #152]	; (800a250 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	69ba      	ldr	r2, [r7, #24]
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	d10b      	bne.n	800a1d8 <vTaskPriorityDisinheritAfterTimeout+0x84>
 800a1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c4:	b672      	cpsid	i
 800a1c6:	f383 8811 	msr	BASEPRI, r3
 800a1ca:	f3bf 8f6f 	isb	sy
 800a1ce:	f3bf 8f4f 	dsb	sy
 800a1d2:	b662      	cpsie	i
 800a1d4:	60bb      	str	r3, [r7, #8]
 800a1d6:	e7fe      	b.n	800a1d6 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a1d8:	69bb      	ldr	r3, [r7, #24]
 800a1da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a1de:	69bb      	ldr	r3, [r7, #24]
 800a1e0:	69fa      	ldr	r2, [r7, #28]
 800a1e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a1e4:	69bb      	ldr	r3, [r7, #24]
 800a1e6:	699b      	ldr	r3, [r3, #24]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	db04      	blt.n	800a1f6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1ec:	69fb      	ldr	r3, [r7, #28]
 800a1ee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a1f2:	69bb      	ldr	r3, [r7, #24]
 800a1f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a1f6:	69bb      	ldr	r3, [r7, #24]
 800a1f8:	6959      	ldr	r1, [r3, #20]
 800a1fa:	693a      	ldr	r2, [r7, #16]
 800a1fc:	4613      	mov	r3, r2
 800a1fe:	009b      	lsls	r3, r3, #2
 800a200:	4413      	add	r3, r2
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	4a13      	ldr	r2, [pc, #76]	; (800a254 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a206:	4413      	add	r3, r2
 800a208:	4299      	cmp	r1, r3
 800a20a:	d11c      	bne.n	800a246 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a20c:	69bb      	ldr	r3, [r7, #24]
 800a20e:	3304      	adds	r3, #4
 800a210:	4618      	mov	r0, r3
 800a212:	f7fd ffe7 	bl	80081e4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a21a:	4b0f      	ldr	r3, [pc, #60]	; (800a258 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	429a      	cmp	r2, r3
 800a220:	d903      	bls.n	800a22a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a222:	69bb      	ldr	r3, [r7, #24]
 800a224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a226:	4a0c      	ldr	r2, [pc, #48]	; (800a258 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a228:	6013      	str	r3, [r2, #0]
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a22e:	4613      	mov	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	4413      	add	r3, r2
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	4a07      	ldr	r2, [pc, #28]	; (800a254 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a238:	441a      	add	r2, r3
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	3304      	adds	r3, #4
 800a23e:	4619      	mov	r1, r3
 800a240:	4610      	mov	r0, r2
 800a242:	f7fd ff72 	bl	800812a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a246:	bf00      	nop
 800a248:	3720      	adds	r7, #32
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
 800a24e:	bf00      	nop
 800a250:	2000078c 	.word	0x2000078c
 800a254:	20000790 	.word	0x20000790
 800a258:	20000c68 	.word	0x20000c68

0800a25c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a25c:	b480      	push	{r7}
 800a25e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a260:	4b07      	ldr	r3, [pc, #28]	; (800a280 <pvTaskIncrementMutexHeldCount+0x24>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d004      	beq.n	800a272 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a268:	4b05      	ldr	r3, [pc, #20]	; (800a280 <pvTaskIncrementMutexHeldCount+0x24>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a26e:	3201      	adds	r2, #1
 800a270:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a272:	4b03      	ldr	r3, [pc, #12]	; (800a280 <pvTaskIncrementMutexHeldCount+0x24>)
 800a274:	681b      	ldr	r3, [r3, #0]
	}
 800a276:	4618      	mov	r0, r3
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr
 800a280:	2000078c 	.word	0x2000078c

0800a284 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b084      	sub	sp, #16
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a28e:	4b21      	ldr	r3, [pc, #132]	; (800a314 <prvAddCurrentTaskToDelayedList+0x90>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a294:	4b20      	ldr	r3, [pc, #128]	; (800a318 <prvAddCurrentTaskToDelayedList+0x94>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	3304      	adds	r3, #4
 800a29a:	4618      	mov	r0, r3
 800a29c:	f7fd ffa2 	bl	80081e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2a6:	d10a      	bne.n	800a2be <prvAddCurrentTaskToDelayedList+0x3a>
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d007      	beq.n	800a2be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2ae:	4b1a      	ldr	r3, [pc, #104]	; (800a318 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	3304      	adds	r3, #4
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	4819      	ldr	r0, [pc, #100]	; (800a31c <prvAddCurrentTaskToDelayedList+0x98>)
 800a2b8:	f7fd ff37 	bl	800812a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a2bc:	e026      	b.n	800a30c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a2be:	68fa      	ldr	r2, [r7, #12]
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	4413      	add	r3, r2
 800a2c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a2c6:	4b14      	ldr	r3, [pc, #80]	; (800a318 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a2ce:	68ba      	ldr	r2, [r7, #8]
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d209      	bcs.n	800a2ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2d6:	4b12      	ldr	r3, [pc, #72]	; (800a320 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a2d8:	681a      	ldr	r2, [r3, #0]
 800a2da:	4b0f      	ldr	r3, [pc, #60]	; (800a318 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	3304      	adds	r3, #4
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	4610      	mov	r0, r2
 800a2e4:	f7fd ff45 	bl	8008172 <vListInsert>
}
 800a2e8:	e010      	b.n	800a30c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2ea:	4b0e      	ldr	r3, [pc, #56]	; (800a324 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	4b0a      	ldr	r3, [pc, #40]	; (800a318 <prvAddCurrentTaskToDelayedList+0x94>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	3304      	adds	r3, #4
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	4610      	mov	r0, r2
 800a2f8:	f7fd ff3b 	bl	8008172 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2fc:	4b0a      	ldr	r3, [pc, #40]	; (800a328 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	68ba      	ldr	r2, [r7, #8]
 800a302:	429a      	cmp	r2, r3
 800a304:	d202      	bcs.n	800a30c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a306:	4a08      	ldr	r2, [pc, #32]	; (800a328 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	6013      	str	r3, [r2, #0]
}
 800a30c:	bf00      	nop
 800a30e:	3710      	adds	r7, #16
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}
 800a314:	20000c64 	.word	0x20000c64
 800a318:	2000078c 	.word	0x2000078c
 800a31c:	20000c4c 	.word	0x20000c4c
 800a320:	20000c1c 	.word	0x20000c1c
 800a324:	20000c18 	.word	0x20000c18
 800a328:	20000c80 	.word	0x20000c80

0800a32c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b08a      	sub	sp, #40	; 0x28
 800a330:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a332:	2300      	movs	r3, #0
 800a334:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a336:	f000 fb0d 	bl	800a954 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a33a:	4b1d      	ldr	r3, [pc, #116]	; (800a3b0 <xTimerCreateTimerTask+0x84>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d021      	beq.n	800a386 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a342:	2300      	movs	r3, #0
 800a344:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a346:	2300      	movs	r3, #0
 800a348:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a34a:	1d3a      	adds	r2, r7, #4
 800a34c:	f107 0108 	add.w	r1, r7, #8
 800a350:	f107 030c 	add.w	r3, r7, #12
 800a354:	4618      	mov	r0, r3
 800a356:	f7fd fea1 	bl	800809c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a35a:	6879      	ldr	r1, [r7, #4]
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	68fa      	ldr	r2, [r7, #12]
 800a360:	9202      	str	r2, [sp, #8]
 800a362:	9301      	str	r3, [sp, #4]
 800a364:	2332      	movs	r3, #50	; 0x32
 800a366:	9300      	str	r3, [sp, #0]
 800a368:	2300      	movs	r3, #0
 800a36a:	460a      	mov	r2, r1
 800a36c:	4911      	ldr	r1, [pc, #68]	; (800a3b4 <xTimerCreateTimerTask+0x88>)
 800a36e:	4812      	ldr	r0, [pc, #72]	; (800a3b8 <xTimerCreateTimerTask+0x8c>)
 800a370:	f7fe ffd2 	bl	8009318 <xTaskCreateStatic>
 800a374:	4602      	mov	r2, r0
 800a376:	4b11      	ldr	r3, [pc, #68]	; (800a3bc <xTimerCreateTimerTask+0x90>)
 800a378:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a37a:	4b10      	ldr	r3, [pc, #64]	; (800a3bc <xTimerCreateTimerTask+0x90>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d001      	beq.n	800a386 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a382:	2301      	movs	r3, #1
 800a384:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d10b      	bne.n	800a3a4 <xTimerCreateTimerTask+0x78>
 800a38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a390:	b672      	cpsid	i
 800a392:	f383 8811 	msr	BASEPRI, r3
 800a396:	f3bf 8f6f 	isb	sy
 800a39a:	f3bf 8f4f 	dsb	sy
 800a39e:	b662      	cpsie	i
 800a3a0:	613b      	str	r3, [r7, #16]
 800a3a2:	e7fe      	b.n	800a3a2 <xTimerCreateTimerTask+0x76>
	return xReturn;
 800a3a4:	697b      	ldr	r3, [r7, #20]
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3718      	adds	r7, #24
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	20000cbc 	.word	0x20000cbc
 800a3b4:	0800bd48 	.word	0x0800bd48
 800a3b8:	0800a4f9 	.word	0x0800a4f9
 800a3bc:	20000cc0 	.word	0x20000cc0

0800a3c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b08a      	sub	sp, #40	; 0x28
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	607a      	str	r2, [r7, #4]
 800a3cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d10b      	bne.n	800a3f0 <xTimerGenericCommand+0x30>
 800a3d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3dc:	b672      	cpsid	i
 800a3de:	f383 8811 	msr	BASEPRI, r3
 800a3e2:	f3bf 8f6f 	isb	sy
 800a3e6:	f3bf 8f4f 	dsb	sy
 800a3ea:	b662      	cpsie	i
 800a3ec:	623b      	str	r3, [r7, #32]
 800a3ee:	e7fe      	b.n	800a3ee <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a3f0:	4b19      	ldr	r3, [pc, #100]	; (800a458 <xTimerGenericCommand+0x98>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d02a      	beq.n	800a44e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	2b05      	cmp	r3, #5
 800a408:	dc18      	bgt.n	800a43c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a40a:	f7ff fdad 	bl	8009f68 <xTaskGetSchedulerState>
 800a40e:	4603      	mov	r3, r0
 800a410:	2b02      	cmp	r3, #2
 800a412:	d109      	bne.n	800a428 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a414:	4b10      	ldr	r3, [pc, #64]	; (800a458 <xTimerGenericCommand+0x98>)
 800a416:	6818      	ldr	r0, [r3, #0]
 800a418:	f107 0110 	add.w	r1, r7, #16
 800a41c:	2300      	movs	r3, #0
 800a41e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a420:	f7fe f8c4 	bl	80085ac <xQueueGenericSend>
 800a424:	6278      	str	r0, [r7, #36]	; 0x24
 800a426:	e012      	b.n	800a44e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a428:	4b0b      	ldr	r3, [pc, #44]	; (800a458 <xTimerGenericCommand+0x98>)
 800a42a:	6818      	ldr	r0, [r3, #0]
 800a42c:	f107 0110 	add.w	r1, r7, #16
 800a430:	2300      	movs	r3, #0
 800a432:	2200      	movs	r2, #0
 800a434:	f7fe f8ba 	bl	80085ac <xQueueGenericSend>
 800a438:	6278      	str	r0, [r7, #36]	; 0x24
 800a43a:	e008      	b.n	800a44e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a43c:	4b06      	ldr	r3, [pc, #24]	; (800a458 <xTimerGenericCommand+0x98>)
 800a43e:	6818      	ldr	r0, [r3, #0]
 800a440:	f107 0110 	add.w	r1, r7, #16
 800a444:	2300      	movs	r3, #0
 800a446:	683a      	ldr	r2, [r7, #0]
 800a448:	f7fe f9b2 	bl	80087b0 <xQueueGenericSendFromISR>
 800a44c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a450:	4618      	mov	r0, r3
 800a452:	3728      	adds	r7, #40	; 0x28
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}
 800a458:	20000cbc 	.word	0x20000cbc

0800a45c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b088      	sub	sp, #32
 800a460:	af02      	add	r7, sp, #8
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a466:	4b23      	ldr	r3, [pc, #140]	; (800a4f4 <prvProcessExpiredTimer+0x98>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	68db      	ldr	r3, [r3, #12]
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	3304      	adds	r3, #4
 800a474:	4618      	mov	r0, r3
 800a476:	f7fd feb5 	bl	80081e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a480:	f003 0304 	and.w	r3, r3, #4
 800a484:	2b00      	cmp	r3, #0
 800a486:	d023      	beq.n	800a4d0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	699a      	ldr	r2, [r3, #24]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	18d1      	adds	r1, r2, r3
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	683a      	ldr	r2, [r7, #0]
 800a494:	6978      	ldr	r0, [r7, #20]
 800a496:	f000 f8d3 	bl	800a640 <prvInsertTimerInActiveList>
 800a49a:	4603      	mov	r3, r0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d020      	beq.n	800a4e2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	9300      	str	r3, [sp, #0]
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	6978      	ldr	r0, [r7, #20]
 800a4ac:	f7ff ff88 	bl	800a3c0 <xTimerGenericCommand>
 800a4b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d114      	bne.n	800a4e2 <prvProcessExpiredTimer+0x86>
 800a4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4bc:	b672      	cpsid	i
 800a4be:	f383 8811 	msr	BASEPRI, r3
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	f3bf 8f4f 	dsb	sy
 800a4ca:	b662      	cpsie	i
 800a4cc:	60fb      	str	r3, [r7, #12]
 800a4ce:	e7fe      	b.n	800a4ce <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a4d6:	f023 0301 	bic.w	r3, r3, #1
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	6a1b      	ldr	r3, [r3, #32]
 800a4e6:	6978      	ldr	r0, [r7, #20]
 800a4e8:	4798      	blx	r3
}
 800a4ea:	bf00      	nop
 800a4ec:	3718      	adds	r7, #24
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
 800a4f2:	bf00      	nop
 800a4f4:	20000cb4 	.word	0x20000cb4

0800a4f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a500:	f107 0308 	add.w	r3, r7, #8
 800a504:	4618      	mov	r0, r3
 800a506:	f000 f857 	bl	800a5b8 <prvGetNextExpireTime>
 800a50a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	4619      	mov	r1, r3
 800a510:	68f8      	ldr	r0, [r7, #12]
 800a512:	f000 f803 	bl	800a51c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a516:	f000 f8d5 	bl	800a6c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a51a:	e7f1      	b.n	800a500 <prvTimerTask+0x8>

0800a51c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a526:	f7ff f93b 	bl	80097a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a52a:	f107 0308 	add.w	r3, r7, #8
 800a52e:	4618      	mov	r0, r3
 800a530:	f000 f866 	bl	800a600 <prvSampleTimeNow>
 800a534:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d130      	bne.n	800a59e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d10a      	bne.n	800a558 <prvProcessTimerOrBlockTask+0x3c>
 800a542:	687a      	ldr	r2, [r7, #4]
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	429a      	cmp	r2, r3
 800a548:	d806      	bhi.n	800a558 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a54a:	f7ff f937 	bl	80097bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a54e:	68f9      	ldr	r1, [r7, #12]
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f7ff ff83 	bl	800a45c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a556:	e024      	b.n	800a5a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d008      	beq.n	800a570 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a55e:	4b13      	ldr	r3, [pc, #76]	; (800a5ac <prvProcessTimerOrBlockTask+0x90>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d101      	bne.n	800a56c <prvProcessTimerOrBlockTask+0x50>
 800a568:	2301      	movs	r3, #1
 800a56a:	e000      	b.n	800a56e <prvProcessTimerOrBlockTask+0x52>
 800a56c:	2300      	movs	r3, #0
 800a56e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a570:	4b0f      	ldr	r3, [pc, #60]	; (800a5b0 <prvProcessTimerOrBlockTask+0x94>)
 800a572:	6818      	ldr	r0, [r3, #0]
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	1ad3      	subs	r3, r2, r3
 800a57a:	683a      	ldr	r2, [r7, #0]
 800a57c:	4619      	mov	r1, r3
 800a57e:	f7fe fe97 	bl	80092b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a582:	f7ff f91b 	bl	80097bc <xTaskResumeAll>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d10a      	bne.n	800a5a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a58c:	4b09      	ldr	r3, [pc, #36]	; (800a5b4 <prvProcessTimerOrBlockTask+0x98>)
 800a58e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a592:	601a      	str	r2, [r3, #0]
 800a594:	f3bf 8f4f 	dsb	sy
 800a598:	f3bf 8f6f 	isb	sy
}
 800a59c:	e001      	b.n	800a5a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a59e:	f7ff f90d 	bl	80097bc <xTaskResumeAll>
}
 800a5a2:	bf00      	nop
 800a5a4:	3710      	adds	r7, #16
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
 800a5aa:	bf00      	nop
 800a5ac:	20000cb8 	.word	0x20000cb8
 800a5b0:	20000cbc 	.word	0x20000cbc
 800a5b4:	e000ed04 	.word	0xe000ed04

0800a5b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a5c0:	4b0e      	ldr	r3, [pc, #56]	; (800a5fc <prvGetNextExpireTime+0x44>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d101      	bne.n	800a5ce <prvGetNextExpireTime+0x16>
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	e000      	b.n	800a5d0 <prvGetNextExpireTime+0x18>
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d105      	bne.n	800a5e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a5dc:	4b07      	ldr	r3, [pc, #28]	; (800a5fc <prvGetNextExpireTime+0x44>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	68db      	ldr	r3, [r3, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	60fb      	str	r3, [r7, #12]
 800a5e6:	e001      	b.n	800a5ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3714      	adds	r7, #20
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop
 800a5fc:	20000cb4 	.word	0x20000cb4

0800a600 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a608:	f7ff f976 	bl	80098f8 <xTaskGetTickCount>
 800a60c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a60e:	4b0b      	ldr	r3, [pc, #44]	; (800a63c <prvSampleTimeNow+0x3c>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	68fa      	ldr	r2, [r7, #12]
 800a614:	429a      	cmp	r2, r3
 800a616:	d205      	bcs.n	800a624 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a618:	f000 f936 	bl	800a888 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2201      	movs	r2, #1
 800a620:	601a      	str	r2, [r3, #0]
 800a622:	e002      	b.n	800a62a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2200      	movs	r2, #0
 800a628:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a62a:	4a04      	ldr	r2, [pc, #16]	; (800a63c <prvSampleTimeNow+0x3c>)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a630:	68fb      	ldr	r3, [r7, #12]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	20000cc4 	.word	0x20000cc4

0800a640 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b086      	sub	sp, #24
 800a644:	af00      	add	r7, sp, #0
 800a646:	60f8      	str	r0, [r7, #12]
 800a648:	60b9      	str	r1, [r7, #8]
 800a64a:	607a      	str	r2, [r7, #4]
 800a64c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a64e:	2300      	movs	r3, #0
 800a650:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	68ba      	ldr	r2, [r7, #8]
 800a656:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	68fa      	ldr	r2, [r7, #12]
 800a65c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	429a      	cmp	r2, r3
 800a664:	d812      	bhi.n	800a68c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a666:	687a      	ldr	r2, [r7, #4]
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	1ad2      	subs	r2, r2, r3
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	699b      	ldr	r3, [r3, #24]
 800a670:	429a      	cmp	r2, r3
 800a672:	d302      	bcc.n	800a67a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a674:	2301      	movs	r3, #1
 800a676:	617b      	str	r3, [r7, #20]
 800a678:	e01b      	b.n	800a6b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a67a:	4b10      	ldr	r3, [pc, #64]	; (800a6bc <prvInsertTimerInActiveList+0x7c>)
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	3304      	adds	r3, #4
 800a682:	4619      	mov	r1, r3
 800a684:	4610      	mov	r0, r2
 800a686:	f7fd fd74 	bl	8008172 <vListInsert>
 800a68a:	e012      	b.n	800a6b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	429a      	cmp	r2, r3
 800a692:	d206      	bcs.n	800a6a2 <prvInsertTimerInActiveList+0x62>
 800a694:	68ba      	ldr	r2, [r7, #8]
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	429a      	cmp	r2, r3
 800a69a:	d302      	bcc.n	800a6a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a69c:	2301      	movs	r3, #1
 800a69e:	617b      	str	r3, [r7, #20]
 800a6a0:	e007      	b.n	800a6b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a6a2:	4b07      	ldr	r3, [pc, #28]	; (800a6c0 <prvInsertTimerInActiveList+0x80>)
 800a6a4:	681a      	ldr	r2, [r3, #0]
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	3304      	adds	r3, #4
 800a6aa:	4619      	mov	r1, r3
 800a6ac:	4610      	mov	r0, r2
 800a6ae:	f7fd fd60 	bl	8008172 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a6b2:	697b      	ldr	r3, [r7, #20]
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3718      	adds	r7, #24
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	20000cb8 	.word	0x20000cb8
 800a6c0:	20000cb4 	.word	0x20000cb4

0800a6c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b08e      	sub	sp, #56	; 0x38
 800a6c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a6ca:	e0cc      	b.n	800a866 <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	da19      	bge.n	800a706 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a6d2:	1d3b      	adds	r3, r7, #4
 800a6d4:	3304      	adds	r3, #4
 800a6d6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a6d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10b      	bne.n	800a6f6 <prvProcessReceivedCommands+0x32>
 800a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e2:	b672      	cpsid	i
 800a6e4:	f383 8811 	msr	BASEPRI, r3
 800a6e8:	f3bf 8f6f 	isb	sy
 800a6ec:	f3bf 8f4f 	dsb	sy
 800a6f0:	b662      	cpsie	i
 800a6f2:	61fb      	str	r3, [r7, #28]
 800a6f4:	e7fe      	b.n	800a6f4 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a6f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a6fc:	6850      	ldr	r0, [r2, #4]
 800a6fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a700:	6892      	ldr	r2, [r2, #8]
 800a702:	4611      	mov	r1, r2
 800a704:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f2c0 80ab 	blt.w	800a864 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a714:	695b      	ldr	r3, [r3, #20]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d004      	beq.n	800a724 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71c:	3304      	adds	r3, #4
 800a71e:	4618      	mov	r0, r3
 800a720:	f7fd fd60 	bl	80081e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a724:	463b      	mov	r3, r7
 800a726:	4618      	mov	r0, r3
 800a728:	f7ff ff6a 	bl	800a600 <prvSampleTimeNow>
 800a72c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2b09      	cmp	r3, #9
 800a732:	f200 8098 	bhi.w	800a866 <prvProcessReceivedCommands+0x1a2>
 800a736:	a201      	add	r2, pc, #4	; (adr r2, 800a73c <prvProcessReceivedCommands+0x78>)
 800a738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a73c:	0800a765 	.word	0x0800a765
 800a740:	0800a765 	.word	0x0800a765
 800a744:	0800a765 	.word	0x0800a765
 800a748:	0800a7db 	.word	0x0800a7db
 800a74c:	0800a7ef 	.word	0x0800a7ef
 800a750:	0800a83b 	.word	0x0800a83b
 800a754:	0800a765 	.word	0x0800a765
 800a758:	0800a765 	.word	0x0800a765
 800a75c:	0800a7db 	.word	0x0800a7db
 800a760:	0800a7ef 	.word	0x0800a7ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a76a:	f043 0301 	orr.w	r3, r3, #1
 800a76e:	b2da      	uxtb	r2, r3
 800a770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a772:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a776:	68ba      	ldr	r2, [r7, #8]
 800a778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a77a:	699b      	ldr	r3, [r3, #24]
 800a77c:	18d1      	adds	r1, r2, r3
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a782:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a784:	f7ff ff5c 	bl	800a640 <prvInsertTimerInActiveList>
 800a788:	4603      	mov	r3, r0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d06b      	beq.n	800a866 <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a790:	6a1b      	ldr	r3, [r3, #32]
 800a792:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a794:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a798:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a79c:	f003 0304 	and.w	r3, r3, #4
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d060      	beq.n	800a866 <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a7a4:	68ba      	ldr	r2, [r7, #8]
 800a7a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7a8:	699b      	ldr	r3, [r3, #24]
 800a7aa:	441a      	add	r2, r3
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	9300      	str	r3, [sp, #0]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	2100      	movs	r1, #0
 800a7b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7b6:	f7ff fe03 	bl	800a3c0 <xTimerGenericCommand>
 800a7ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a7bc:	6a3b      	ldr	r3, [r7, #32]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d151      	bne.n	800a866 <prvProcessReceivedCommands+0x1a2>
 800a7c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c6:	b672      	cpsid	i
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	b662      	cpsie	i
 800a7d6:	61bb      	str	r3, [r7, #24]
 800a7d8:	e7fe      	b.n	800a7d8 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a7da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a7e0:	f023 0301 	bic.w	r3, r3, #1
 800a7e4:	b2da      	uxtb	r2, r3
 800a7e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a7ec:	e03b      	b.n	800a866 <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a7f4:	f043 0301 	orr.w	r3, r3, #1
 800a7f8:	b2da      	uxtb	r2, r3
 800a7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7fc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a800:	68ba      	ldr	r2, [r7, #8]
 800a802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a804:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a808:	699b      	ldr	r3, [r3, #24]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d10b      	bne.n	800a826 <prvProcessReceivedCommands+0x162>
 800a80e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a812:	b672      	cpsid	i
 800a814:	f383 8811 	msr	BASEPRI, r3
 800a818:	f3bf 8f6f 	isb	sy
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	b662      	cpsie	i
 800a822:	617b      	str	r3, [r7, #20]
 800a824:	e7fe      	b.n	800a824 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a828:	699a      	ldr	r2, [r3, #24]
 800a82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a82c:	18d1      	adds	r1, r2, r3
 800a82e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a832:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a834:	f7ff ff04 	bl	800a640 <prvInsertTimerInActiveList>
					break;
 800a838:	e015      	b.n	800a866 <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a83a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a83c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a840:	f003 0302 	and.w	r3, r3, #2
 800a844:	2b00      	cmp	r3, #0
 800a846:	d103      	bne.n	800a850 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a848:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a84a:	f000 fbb7 	bl	800afbc <vPortFree>
 800a84e:	e00a      	b.n	800a866 <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a852:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a856:	f023 0301 	bic.w	r3, r3, #1
 800a85a:	b2da      	uxtb	r2, r3
 800a85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a85e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a862:	e000      	b.n	800a866 <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a864:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a866:	4b07      	ldr	r3, [pc, #28]	; (800a884 <prvProcessReceivedCommands+0x1c0>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	1d39      	adds	r1, r7, #4
 800a86c:	2200      	movs	r2, #0
 800a86e:	4618      	mov	r0, r3
 800a870:	f7fe f8cc 	bl	8008a0c <xQueueReceive>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	f47f af28 	bne.w	800a6cc <prvProcessReceivedCommands+0x8>
	}
}
 800a87c:	bf00      	nop
 800a87e:	3730      	adds	r7, #48	; 0x30
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}
 800a884:	20000cbc 	.word	0x20000cbc

0800a888 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b088      	sub	sp, #32
 800a88c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a88e:	e049      	b.n	800a924 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a890:	4b2e      	ldr	r3, [pc, #184]	; (800a94c <prvSwitchTimerLists+0xc4>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a89a:	4b2c      	ldr	r3, [pc, #176]	; (800a94c <prvSwitchTimerLists+0xc4>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	68db      	ldr	r3, [r3, #12]
 800a8a0:	68db      	ldr	r3, [r3, #12]
 800a8a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	3304      	adds	r3, #4
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f7fd fc9b 	bl	80081e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	6a1b      	ldr	r3, [r3, #32]
 800a8b2:	68f8      	ldr	r0, [r7, #12]
 800a8b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a8bc:	f003 0304 	and.w	r3, r3, #4
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d02f      	beq.n	800a924 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	699b      	ldr	r3, [r3, #24]
 800a8c8:	693a      	ldr	r2, [r7, #16]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a8ce:	68ba      	ldr	r2, [r7, #8]
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	429a      	cmp	r2, r3
 800a8d4:	d90e      	bls.n	800a8f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	68fa      	ldr	r2, [r7, #12]
 800a8e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a8e2:	4b1a      	ldr	r3, [pc, #104]	; (800a94c <prvSwitchTimerLists+0xc4>)
 800a8e4:	681a      	ldr	r2, [r3, #0]
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	3304      	adds	r3, #4
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	4610      	mov	r0, r2
 800a8ee:	f7fd fc40 	bl	8008172 <vListInsert>
 800a8f2:	e017      	b.n	800a924 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	9300      	str	r3, [sp, #0]
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	693a      	ldr	r2, [r7, #16]
 800a8fc:	2100      	movs	r1, #0
 800a8fe:	68f8      	ldr	r0, [r7, #12]
 800a900:	f7ff fd5e 	bl	800a3c0 <xTimerGenericCommand>
 800a904:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d10b      	bne.n	800a924 <prvSwitchTimerLists+0x9c>
 800a90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a910:	b672      	cpsid	i
 800a912:	f383 8811 	msr	BASEPRI, r3
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	b662      	cpsie	i
 800a920:	603b      	str	r3, [r7, #0]
 800a922:	e7fe      	b.n	800a922 <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a924:	4b09      	ldr	r3, [pc, #36]	; (800a94c <prvSwitchTimerLists+0xc4>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d1b0      	bne.n	800a890 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a92e:	4b07      	ldr	r3, [pc, #28]	; (800a94c <prvSwitchTimerLists+0xc4>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a934:	4b06      	ldr	r3, [pc, #24]	; (800a950 <prvSwitchTimerLists+0xc8>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4a04      	ldr	r2, [pc, #16]	; (800a94c <prvSwitchTimerLists+0xc4>)
 800a93a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a93c:	4a04      	ldr	r2, [pc, #16]	; (800a950 <prvSwitchTimerLists+0xc8>)
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	6013      	str	r3, [r2, #0]
}
 800a942:	bf00      	nop
 800a944:	3718      	adds	r7, #24
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
 800a94a:	bf00      	nop
 800a94c:	20000cb4 	.word	0x20000cb4
 800a950:	20000cb8 	.word	0x20000cb8

0800a954 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a95a:	f000 f945 	bl	800abe8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a95e:	4b15      	ldr	r3, [pc, #84]	; (800a9b4 <prvCheckForValidListAndQueue+0x60>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d120      	bne.n	800a9a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a966:	4814      	ldr	r0, [pc, #80]	; (800a9b8 <prvCheckForValidListAndQueue+0x64>)
 800a968:	f7fd fbb2 	bl	80080d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a96c:	4813      	ldr	r0, [pc, #76]	; (800a9bc <prvCheckForValidListAndQueue+0x68>)
 800a96e:	f7fd fbaf 	bl	80080d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a972:	4b13      	ldr	r3, [pc, #76]	; (800a9c0 <prvCheckForValidListAndQueue+0x6c>)
 800a974:	4a10      	ldr	r2, [pc, #64]	; (800a9b8 <prvCheckForValidListAndQueue+0x64>)
 800a976:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a978:	4b12      	ldr	r3, [pc, #72]	; (800a9c4 <prvCheckForValidListAndQueue+0x70>)
 800a97a:	4a10      	ldr	r2, [pc, #64]	; (800a9bc <prvCheckForValidListAndQueue+0x68>)
 800a97c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a97e:	2300      	movs	r3, #0
 800a980:	9300      	str	r3, [sp, #0]
 800a982:	4b11      	ldr	r3, [pc, #68]	; (800a9c8 <prvCheckForValidListAndQueue+0x74>)
 800a984:	4a11      	ldr	r2, [pc, #68]	; (800a9cc <prvCheckForValidListAndQueue+0x78>)
 800a986:	2110      	movs	r1, #16
 800a988:	200a      	movs	r0, #10
 800a98a:	f7fd fcbf 	bl	800830c <xQueueGenericCreateStatic>
 800a98e:	4602      	mov	r2, r0
 800a990:	4b08      	ldr	r3, [pc, #32]	; (800a9b4 <prvCheckForValidListAndQueue+0x60>)
 800a992:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a994:	4b07      	ldr	r3, [pc, #28]	; (800a9b4 <prvCheckForValidListAndQueue+0x60>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d005      	beq.n	800a9a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a99c:	4b05      	ldr	r3, [pc, #20]	; (800a9b4 <prvCheckForValidListAndQueue+0x60>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	490b      	ldr	r1, [pc, #44]	; (800a9d0 <prvCheckForValidListAndQueue+0x7c>)
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7fe fc32 	bl	800920c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a9a8:	f000 f950 	bl	800ac4c <vPortExitCritical>
}
 800a9ac:	bf00      	nop
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop
 800a9b4:	20000cbc 	.word	0x20000cbc
 800a9b8:	20000c8c 	.word	0x20000c8c
 800a9bc:	20000ca0 	.word	0x20000ca0
 800a9c0:	20000cb4 	.word	0x20000cb4
 800a9c4:	20000cb8 	.word	0x20000cb8
 800a9c8:	20000d68 	.word	0x20000d68
 800a9cc:	20000cc8 	.word	0x20000cc8
 800a9d0:	0800bd50 	.word	0x0800bd50

0800a9d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b085      	sub	sp, #20
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	3b04      	subs	r3, #4
 800a9e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a9ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	3b04      	subs	r3, #4
 800a9f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	f023 0201 	bic.w	r2, r3, #1
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	3b04      	subs	r3, #4
 800aa02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aa04:	4a0c      	ldr	r2, [pc, #48]	; (800aa38 <pxPortInitialiseStack+0x64>)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	3b14      	subs	r3, #20
 800aa0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	3b04      	subs	r3, #4
 800aa1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	f06f 0202 	mvn.w	r2, #2
 800aa22:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	3b20      	subs	r3, #32
 800aa28:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3714      	adds	r7, #20
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr
 800aa38:	0800aa3d 	.word	0x0800aa3d

0800aa3c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b085      	sub	sp, #20
 800aa40:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aa42:	2300      	movs	r3, #0
 800aa44:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aa46:	4b13      	ldr	r3, [pc, #76]	; (800aa94 <prvTaskExitError+0x58>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa4e:	d00b      	beq.n	800aa68 <prvTaskExitError+0x2c>
 800aa50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa54:	b672      	cpsid	i
 800aa56:	f383 8811 	msr	BASEPRI, r3
 800aa5a:	f3bf 8f6f 	isb	sy
 800aa5e:	f3bf 8f4f 	dsb	sy
 800aa62:	b662      	cpsie	i
 800aa64:	60fb      	str	r3, [r7, #12]
 800aa66:	e7fe      	b.n	800aa66 <prvTaskExitError+0x2a>
 800aa68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa6c:	b672      	cpsid	i
 800aa6e:	f383 8811 	msr	BASEPRI, r3
 800aa72:	f3bf 8f6f 	isb	sy
 800aa76:	f3bf 8f4f 	dsb	sy
 800aa7a:	b662      	cpsie	i
 800aa7c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aa7e:	bf00      	nop
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d0fc      	beq.n	800aa80 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aa86:	bf00      	nop
 800aa88:	3714      	adds	r7, #20
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa90:	4770      	bx	lr
 800aa92:	bf00      	nop
 800aa94:	2000003c 	.word	0x2000003c
	...

0800aaa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aaa0:	4b07      	ldr	r3, [pc, #28]	; (800aac0 <pxCurrentTCBConst2>)
 800aaa2:	6819      	ldr	r1, [r3, #0]
 800aaa4:	6808      	ldr	r0, [r1, #0]
 800aaa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaaa:	f380 8809 	msr	PSP, r0
 800aaae:	f3bf 8f6f 	isb	sy
 800aab2:	f04f 0000 	mov.w	r0, #0
 800aab6:	f380 8811 	msr	BASEPRI, r0
 800aaba:	4770      	bx	lr
 800aabc:	f3af 8000 	nop.w

0800aac0 <pxCurrentTCBConst2>:
 800aac0:	2000078c 	.word	0x2000078c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aac4:	bf00      	nop
 800aac6:	bf00      	nop

0800aac8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aac8:	4808      	ldr	r0, [pc, #32]	; (800aaec <prvPortStartFirstTask+0x24>)
 800aaca:	6800      	ldr	r0, [r0, #0]
 800aacc:	6800      	ldr	r0, [r0, #0]
 800aace:	f380 8808 	msr	MSP, r0
 800aad2:	f04f 0000 	mov.w	r0, #0
 800aad6:	f380 8814 	msr	CONTROL, r0
 800aada:	b662      	cpsie	i
 800aadc:	b661      	cpsie	f
 800aade:	f3bf 8f4f 	dsb	sy
 800aae2:	f3bf 8f6f 	isb	sy
 800aae6:	df00      	svc	0
 800aae8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aaea:	bf00      	nop
 800aaec:	e000ed08 	.word	0xe000ed08

0800aaf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aaf6:	4b36      	ldr	r3, [pc, #216]	; (800abd0 <xPortStartScheduler+0xe0>)
 800aaf8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	22ff      	movs	r2, #255	; 0xff
 800ab06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ab10:	78fb      	ldrb	r3, [r7, #3]
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ab18:	b2da      	uxtb	r2, r3
 800ab1a:	4b2e      	ldr	r3, [pc, #184]	; (800abd4 <xPortStartScheduler+0xe4>)
 800ab1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ab1e:	4b2e      	ldr	r3, [pc, #184]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab20:	2207      	movs	r2, #7
 800ab22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab24:	e009      	b.n	800ab3a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ab26:	4b2c      	ldr	r3, [pc, #176]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	3b01      	subs	r3, #1
 800ab2c:	4a2a      	ldr	r2, [pc, #168]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ab30:	78fb      	ldrb	r3, [r7, #3]
 800ab32:	b2db      	uxtb	r3, r3
 800ab34:	005b      	lsls	r3, r3, #1
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab3a:	78fb      	ldrb	r3, [r7, #3]
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab42:	2b80      	cmp	r3, #128	; 0x80
 800ab44:	d0ef      	beq.n	800ab26 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ab46:	4b24      	ldr	r3, [pc, #144]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f1c3 0307 	rsb	r3, r3, #7
 800ab4e:	2b04      	cmp	r3, #4
 800ab50:	d00b      	beq.n	800ab6a <xPortStartScheduler+0x7a>
 800ab52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab56:	b672      	cpsid	i
 800ab58:	f383 8811 	msr	BASEPRI, r3
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	f3bf 8f4f 	dsb	sy
 800ab64:	b662      	cpsie	i
 800ab66:	60bb      	str	r3, [r7, #8]
 800ab68:	e7fe      	b.n	800ab68 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ab6a:	4b1b      	ldr	r3, [pc, #108]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	021b      	lsls	r3, r3, #8
 800ab70:	4a19      	ldr	r2, [pc, #100]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab72:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab74:	4b18      	ldr	r3, [pc, #96]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ab7c:	4a16      	ldr	r2, [pc, #88]	; (800abd8 <xPortStartScheduler+0xe8>)
 800ab7e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	b2da      	uxtb	r2, r3
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab88:	4b14      	ldr	r3, [pc, #80]	; (800abdc <xPortStartScheduler+0xec>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	4a13      	ldr	r2, [pc, #76]	; (800abdc <xPortStartScheduler+0xec>)
 800ab8e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ab92:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab94:	4b11      	ldr	r3, [pc, #68]	; (800abdc <xPortStartScheduler+0xec>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4a10      	ldr	r2, [pc, #64]	; (800abdc <xPortStartScheduler+0xec>)
 800ab9a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ab9e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aba0:	f000 f8d4 	bl	800ad4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aba4:	4b0e      	ldr	r3, [pc, #56]	; (800abe0 <xPortStartScheduler+0xf0>)
 800aba6:	2200      	movs	r2, #0
 800aba8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800abaa:	f000 f8f3 	bl	800ad94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800abae:	4b0d      	ldr	r3, [pc, #52]	; (800abe4 <xPortStartScheduler+0xf4>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	4a0c      	ldr	r2, [pc, #48]	; (800abe4 <xPortStartScheduler+0xf4>)
 800abb4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800abb8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800abba:	f7ff ff85 	bl	800aac8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800abbe:	f7fe ff65 	bl	8009a8c <vTaskSwitchContext>
	prvTaskExitError();
 800abc2:	f7ff ff3b 	bl	800aa3c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800abc6:	2300      	movs	r3, #0
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3710      	adds	r7, #16
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	e000e400 	.word	0xe000e400
 800abd4:	20000db8 	.word	0x20000db8
 800abd8:	20000dbc 	.word	0x20000dbc
 800abdc:	e000ed20 	.word	0xe000ed20
 800abe0:	2000003c 	.word	0x2000003c
 800abe4:	e000ef34 	.word	0xe000ef34

0800abe8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abf2:	b672      	cpsid	i
 800abf4:	f383 8811 	msr	BASEPRI, r3
 800abf8:	f3bf 8f6f 	isb	sy
 800abfc:	f3bf 8f4f 	dsb	sy
 800ac00:	b662      	cpsie	i
 800ac02:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ac04:	4b0f      	ldr	r3, [pc, #60]	; (800ac44 <vPortEnterCritical+0x5c>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	3301      	adds	r3, #1
 800ac0a:	4a0e      	ldr	r2, [pc, #56]	; (800ac44 <vPortEnterCritical+0x5c>)
 800ac0c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ac0e:	4b0d      	ldr	r3, [pc, #52]	; (800ac44 <vPortEnterCritical+0x5c>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	2b01      	cmp	r3, #1
 800ac14:	d110      	bne.n	800ac38 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ac16:	4b0c      	ldr	r3, [pc, #48]	; (800ac48 <vPortEnterCritical+0x60>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	b2db      	uxtb	r3, r3
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d00b      	beq.n	800ac38 <vPortEnterCritical+0x50>
 800ac20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac24:	b672      	cpsid	i
 800ac26:	f383 8811 	msr	BASEPRI, r3
 800ac2a:	f3bf 8f6f 	isb	sy
 800ac2e:	f3bf 8f4f 	dsb	sy
 800ac32:	b662      	cpsie	i
 800ac34:	603b      	str	r3, [r7, #0]
 800ac36:	e7fe      	b.n	800ac36 <vPortEnterCritical+0x4e>
	}
}
 800ac38:	bf00      	nop
 800ac3a:	370c      	adds	r7, #12
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac42:	4770      	bx	lr
 800ac44:	2000003c 	.word	0x2000003c
 800ac48:	e000ed04 	.word	0xe000ed04

0800ac4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b083      	sub	sp, #12
 800ac50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ac52:	4b12      	ldr	r3, [pc, #72]	; (800ac9c <vPortExitCritical+0x50>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d10b      	bne.n	800ac72 <vPortExitCritical+0x26>
 800ac5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac5e:	b672      	cpsid	i
 800ac60:	f383 8811 	msr	BASEPRI, r3
 800ac64:	f3bf 8f6f 	isb	sy
 800ac68:	f3bf 8f4f 	dsb	sy
 800ac6c:	b662      	cpsie	i
 800ac6e:	607b      	str	r3, [r7, #4]
 800ac70:	e7fe      	b.n	800ac70 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800ac72:	4b0a      	ldr	r3, [pc, #40]	; (800ac9c <vPortExitCritical+0x50>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	3b01      	subs	r3, #1
 800ac78:	4a08      	ldr	r2, [pc, #32]	; (800ac9c <vPortExitCritical+0x50>)
 800ac7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac7c:	4b07      	ldr	r3, [pc, #28]	; (800ac9c <vPortExitCritical+0x50>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d104      	bne.n	800ac8e <vPortExitCritical+0x42>
 800ac84:	2300      	movs	r3, #0
 800ac86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800ac8e:	bf00      	nop
 800ac90:	370c      	adds	r7, #12
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop
 800ac9c:	2000003c 	.word	0x2000003c

0800aca0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aca0:	f3ef 8009 	mrs	r0, PSP
 800aca4:	f3bf 8f6f 	isb	sy
 800aca8:	4b15      	ldr	r3, [pc, #84]	; (800ad00 <pxCurrentTCBConst>)
 800acaa:	681a      	ldr	r2, [r3, #0]
 800acac:	f01e 0f10 	tst.w	lr, #16
 800acb0:	bf08      	it	eq
 800acb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800acb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acba:	6010      	str	r0, [r2, #0]
 800acbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800acc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800acc4:	b672      	cpsid	i
 800acc6:	f380 8811 	msr	BASEPRI, r0
 800acca:	f3bf 8f4f 	dsb	sy
 800acce:	f3bf 8f6f 	isb	sy
 800acd2:	b662      	cpsie	i
 800acd4:	f7fe feda 	bl	8009a8c <vTaskSwitchContext>
 800acd8:	f04f 0000 	mov.w	r0, #0
 800acdc:	f380 8811 	msr	BASEPRI, r0
 800ace0:	bc09      	pop	{r0, r3}
 800ace2:	6819      	ldr	r1, [r3, #0]
 800ace4:	6808      	ldr	r0, [r1, #0]
 800ace6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acea:	f01e 0f10 	tst.w	lr, #16
 800acee:	bf08      	it	eq
 800acf0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800acf4:	f380 8809 	msr	PSP, r0
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	4770      	bx	lr
 800acfe:	bf00      	nop

0800ad00 <pxCurrentTCBConst>:
 800ad00:	2000078c 	.word	0x2000078c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ad04:	bf00      	nop
 800ad06:	bf00      	nop

0800ad08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	b672      	cpsid	i
 800ad14:	f383 8811 	msr	BASEPRI, r3
 800ad18:	f3bf 8f6f 	isb	sy
 800ad1c:	f3bf 8f4f 	dsb	sy
 800ad20:	b662      	cpsie	i
 800ad22:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ad24:	f7fe fdf8 	bl	8009918 <xTaskIncrementTick>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ad2e:	4b06      	ldr	r3, [pc, #24]	; (800ad48 <SysTick_Handler+0x40>)
 800ad30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad34:	601a      	str	r2, [r3, #0]
 800ad36:	2300      	movs	r3, #0
 800ad38:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ad40:	bf00      	nop
 800ad42:	3708      	adds	r7, #8
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}
 800ad48:	e000ed04 	.word	0xe000ed04

0800ad4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ad50:	4b0b      	ldr	r3, [pc, #44]	; (800ad80 <vPortSetupTimerInterrupt+0x34>)
 800ad52:	2200      	movs	r2, #0
 800ad54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ad56:	4b0b      	ldr	r3, [pc, #44]	; (800ad84 <vPortSetupTimerInterrupt+0x38>)
 800ad58:	2200      	movs	r2, #0
 800ad5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ad5c:	4b0a      	ldr	r3, [pc, #40]	; (800ad88 <vPortSetupTimerInterrupt+0x3c>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4a0a      	ldr	r2, [pc, #40]	; (800ad8c <vPortSetupTimerInterrupt+0x40>)
 800ad62:	fba2 2303 	umull	r2, r3, r2, r3
 800ad66:	099b      	lsrs	r3, r3, #6
 800ad68:	4a09      	ldr	r2, [pc, #36]	; (800ad90 <vPortSetupTimerInterrupt+0x44>)
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad6e:	4b04      	ldr	r3, [pc, #16]	; (800ad80 <vPortSetupTimerInterrupt+0x34>)
 800ad70:	2207      	movs	r2, #7
 800ad72:	601a      	str	r2, [r3, #0]
}
 800ad74:	bf00      	nop
 800ad76:	46bd      	mov	sp, r7
 800ad78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7c:	4770      	bx	lr
 800ad7e:	bf00      	nop
 800ad80:	e000e010 	.word	0xe000e010
 800ad84:	e000e018 	.word	0xe000e018
 800ad88:	20000030 	.word	0x20000030
 800ad8c:	10624dd3 	.word	0x10624dd3
 800ad90:	e000e014 	.word	0xe000e014

0800ad94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ad94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ada4 <vPortEnableVFP+0x10>
 800ad98:	6801      	ldr	r1, [r0, #0]
 800ad9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ad9e:	6001      	str	r1, [r0, #0]
 800ada0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ada2:	bf00      	nop
 800ada4:	e000ed88 	.word	0xe000ed88

0800ada8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ada8:	b480      	push	{r7}
 800adaa:	b085      	sub	sp, #20
 800adac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800adae:	f3ef 8305 	mrs	r3, IPSR
 800adb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2b0f      	cmp	r3, #15
 800adb8:	d915      	bls.n	800ade6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800adba:	4a18      	ldr	r2, [pc, #96]	; (800ae1c <vPortValidateInterruptPriority+0x74>)
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	4413      	add	r3, r2
 800adc0:	781b      	ldrb	r3, [r3, #0]
 800adc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800adc4:	4b16      	ldr	r3, [pc, #88]	; (800ae20 <vPortValidateInterruptPriority+0x78>)
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	7afa      	ldrb	r2, [r7, #11]
 800adca:	429a      	cmp	r2, r3
 800adcc:	d20b      	bcs.n	800ade6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800adce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add2:	b672      	cpsid	i
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	b662      	cpsie	i
 800ade2:	607b      	str	r3, [r7, #4]
 800ade4:	e7fe      	b.n	800ade4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ade6:	4b0f      	ldr	r3, [pc, #60]	; (800ae24 <vPortValidateInterruptPriority+0x7c>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800adee:	4b0e      	ldr	r3, [pc, #56]	; (800ae28 <vPortValidateInterruptPriority+0x80>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	429a      	cmp	r2, r3
 800adf4:	d90b      	bls.n	800ae0e <vPortValidateInterruptPriority+0x66>
 800adf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adfa:	b672      	cpsid	i
 800adfc:	f383 8811 	msr	BASEPRI, r3
 800ae00:	f3bf 8f6f 	isb	sy
 800ae04:	f3bf 8f4f 	dsb	sy
 800ae08:	b662      	cpsie	i
 800ae0a:	603b      	str	r3, [r7, #0]
 800ae0c:	e7fe      	b.n	800ae0c <vPortValidateInterruptPriority+0x64>
	}
 800ae0e:	bf00      	nop
 800ae10:	3714      	adds	r7, #20
 800ae12:	46bd      	mov	sp, r7
 800ae14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae18:	4770      	bx	lr
 800ae1a:	bf00      	nop
 800ae1c:	e000e3f0 	.word	0xe000e3f0
 800ae20:	20000db8 	.word	0x20000db8
 800ae24:	e000ed0c 	.word	0xe000ed0c
 800ae28:	20000dbc 	.word	0x20000dbc

0800ae2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b08a      	sub	sp, #40	; 0x28
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ae34:	2300      	movs	r3, #0
 800ae36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ae38:	f7fe fcb2 	bl	80097a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ae3c:	4b5a      	ldr	r3, [pc, #360]	; (800afa8 <pvPortMalloc+0x17c>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d101      	bne.n	800ae48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ae44:	f000 f916 	bl	800b074 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ae48:	4b58      	ldr	r3, [pc, #352]	; (800afac <pvPortMalloc+0x180>)
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	4013      	ands	r3, r2
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	f040 8090 	bne.w	800af76 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d01e      	beq.n	800ae9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ae5c:	2208      	movs	r2, #8
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	4413      	add	r3, r2
 800ae62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f003 0307 	and.w	r3, r3, #7
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d015      	beq.n	800ae9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f023 0307 	bic.w	r3, r3, #7
 800ae74:	3308      	adds	r3, #8
 800ae76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f003 0307 	and.w	r3, r3, #7
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d00b      	beq.n	800ae9a <pvPortMalloc+0x6e>
 800ae82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae86:	b672      	cpsid	i
 800ae88:	f383 8811 	msr	BASEPRI, r3
 800ae8c:	f3bf 8f6f 	isb	sy
 800ae90:	f3bf 8f4f 	dsb	sy
 800ae94:	b662      	cpsie	i
 800ae96:	617b      	str	r3, [r7, #20]
 800ae98:	e7fe      	b.n	800ae98 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d06a      	beq.n	800af76 <pvPortMalloc+0x14a>
 800aea0:	4b43      	ldr	r3, [pc, #268]	; (800afb0 <pvPortMalloc+0x184>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d865      	bhi.n	800af76 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aeaa:	4b42      	ldr	r3, [pc, #264]	; (800afb4 <pvPortMalloc+0x188>)
 800aeac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aeae:	4b41      	ldr	r3, [pc, #260]	; (800afb4 <pvPortMalloc+0x188>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aeb4:	e004      	b.n	800aec0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aeb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aeba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	687a      	ldr	r2, [r7, #4]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d903      	bls.n	800aed2 <pvPortMalloc+0xa6>
 800aeca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d1f1      	bne.n	800aeb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aed2:	4b35      	ldr	r3, [pc, #212]	; (800afa8 <pvPortMalloc+0x17c>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d04c      	beq.n	800af76 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	2208      	movs	r2, #8
 800aee2:	4413      	add	r3, r2
 800aee4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	6a3b      	ldr	r3, [r7, #32]
 800aeec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aeee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aef0:	685a      	ldr	r2, [r3, #4]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	1ad2      	subs	r2, r2, r3
 800aef6:	2308      	movs	r3, #8
 800aef8:	005b      	lsls	r3, r3, #1
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d920      	bls.n	800af40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aefe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	4413      	add	r3, r2
 800af04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af06:	69bb      	ldr	r3, [r7, #24]
 800af08:	f003 0307 	and.w	r3, r3, #7
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d00b      	beq.n	800af28 <pvPortMalloc+0xfc>
 800af10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af14:	b672      	cpsid	i
 800af16:	f383 8811 	msr	BASEPRI, r3
 800af1a:	f3bf 8f6f 	isb	sy
 800af1e:	f3bf 8f4f 	dsb	sy
 800af22:	b662      	cpsie	i
 800af24:	613b      	str	r3, [r7, #16]
 800af26:	e7fe      	b.n	800af26 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800af28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af2a:	685a      	ldr	r2, [r3, #4]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	1ad2      	subs	r2, r2, r3
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800af34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800af3a:	69b8      	ldr	r0, [r7, #24]
 800af3c:	f000 f8fc 	bl	800b138 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800af40:	4b1b      	ldr	r3, [pc, #108]	; (800afb0 <pvPortMalloc+0x184>)
 800af42:	681a      	ldr	r2, [r3, #0]
 800af44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	1ad3      	subs	r3, r2, r3
 800af4a:	4a19      	ldr	r2, [pc, #100]	; (800afb0 <pvPortMalloc+0x184>)
 800af4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800af4e:	4b18      	ldr	r3, [pc, #96]	; (800afb0 <pvPortMalloc+0x184>)
 800af50:	681a      	ldr	r2, [r3, #0]
 800af52:	4b19      	ldr	r3, [pc, #100]	; (800afb8 <pvPortMalloc+0x18c>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	429a      	cmp	r2, r3
 800af58:	d203      	bcs.n	800af62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800af5a:	4b15      	ldr	r3, [pc, #84]	; (800afb0 <pvPortMalloc+0x184>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a16      	ldr	r2, [pc, #88]	; (800afb8 <pvPortMalloc+0x18c>)
 800af60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800af62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af64:	685a      	ldr	r2, [r3, #4]
 800af66:	4b11      	ldr	r3, [pc, #68]	; (800afac <pvPortMalloc+0x180>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	431a      	orrs	r2, r3
 800af6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800af70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af72:	2200      	movs	r2, #0
 800af74:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800af76:	f7fe fc21 	bl	80097bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800af7a:	69fb      	ldr	r3, [r7, #28]
 800af7c:	f003 0307 	and.w	r3, r3, #7
 800af80:	2b00      	cmp	r3, #0
 800af82:	d00b      	beq.n	800af9c <pvPortMalloc+0x170>
 800af84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af88:	b672      	cpsid	i
 800af8a:	f383 8811 	msr	BASEPRI, r3
 800af8e:	f3bf 8f6f 	isb	sy
 800af92:	f3bf 8f4f 	dsb	sy
 800af96:	b662      	cpsie	i
 800af98:	60fb      	str	r3, [r7, #12]
 800af9a:	e7fe      	b.n	800af9a <pvPortMalloc+0x16e>
	return pvReturn;
 800af9c:	69fb      	ldr	r3, [r7, #28]
}
 800af9e:	4618      	mov	r0, r3
 800afa0:	3728      	adds	r7, #40	; 0x28
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}
 800afa6:	bf00      	nop
 800afa8:	200049c8 	.word	0x200049c8
 800afac:	200049d4 	.word	0x200049d4
 800afb0:	200049cc 	.word	0x200049cc
 800afb4:	200049c0 	.word	0x200049c0
 800afb8:	200049d0 	.word	0x200049d0

0800afbc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b086      	sub	sp, #24
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d04a      	beq.n	800b064 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800afce:	2308      	movs	r3, #8
 800afd0:	425b      	negs	r3, r3
 800afd2:	697a      	ldr	r2, [r7, #20]
 800afd4:	4413      	add	r3, r2
 800afd6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800afdc:	693b      	ldr	r3, [r7, #16]
 800afde:	685a      	ldr	r2, [r3, #4]
 800afe0:	4b22      	ldr	r3, [pc, #136]	; (800b06c <vPortFree+0xb0>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4013      	ands	r3, r2
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d10b      	bne.n	800b002 <vPortFree+0x46>
 800afea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afee:	b672      	cpsid	i
 800aff0:	f383 8811 	msr	BASEPRI, r3
 800aff4:	f3bf 8f6f 	isb	sy
 800aff8:	f3bf 8f4f 	dsb	sy
 800affc:	b662      	cpsie	i
 800affe:	60fb      	str	r3, [r7, #12]
 800b000:	e7fe      	b.n	800b000 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d00b      	beq.n	800b022 <vPortFree+0x66>
 800b00a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b00e:	b672      	cpsid	i
 800b010:	f383 8811 	msr	BASEPRI, r3
 800b014:	f3bf 8f6f 	isb	sy
 800b018:	f3bf 8f4f 	dsb	sy
 800b01c:	b662      	cpsie	i
 800b01e:	60bb      	str	r3, [r7, #8]
 800b020:	e7fe      	b.n	800b020 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	685a      	ldr	r2, [r3, #4]
 800b026:	4b11      	ldr	r3, [pc, #68]	; (800b06c <vPortFree+0xb0>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4013      	ands	r3, r2
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d019      	beq.n	800b064 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d115      	bne.n	800b064 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	685a      	ldr	r2, [r3, #4]
 800b03c:	4b0b      	ldr	r3, [pc, #44]	; (800b06c <vPortFree+0xb0>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	43db      	mvns	r3, r3
 800b042:	401a      	ands	r2, r3
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b048:	f7fe fbaa 	bl	80097a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	685a      	ldr	r2, [r3, #4]
 800b050:	4b07      	ldr	r3, [pc, #28]	; (800b070 <vPortFree+0xb4>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	4413      	add	r3, r2
 800b056:	4a06      	ldr	r2, [pc, #24]	; (800b070 <vPortFree+0xb4>)
 800b058:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b05a:	6938      	ldr	r0, [r7, #16]
 800b05c:	f000 f86c 	bl	800b138 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b060:	f7fe fbac 	bl	80097bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b064:	bf00      	nop
 800b066:	3718      	adds	r7, #24
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	200049d4 	.word	0x200049d4
 800b070:	200049cc 	.word	0x200049cc

0800b074 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b074:	b480      	push	{r7}
 800b076:	b085      	sub	sp, #20
 800b078:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b07a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b07e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b080:	4b27      	ldr	r3, [pc, #156]	; (800b120 <prvHeapInit+0xac>)
 800b082:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f003 0307 	and.w	r3, r3, #7
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d00c      	beq.n	800b0a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	3307      	adds	r3, #7
 800b092:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f023 0307 	bic.w	r3, r3, #7
 800b09a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b09c:	68ba      	ldr	r2, [r7, #8]
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	1ad3      	subs	r3, r2, r3
 800b0a2:	4a1f      	ldr	r2, [pc, #124]	; (800b120 <prvHeapInit+0xac>)
 800b0a4:	4413      	add	r3, r2
 800b0a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b0ac:	4a1d      	ldr	r2, [pc, #116]	; (800b124 <prvHeapInit+0xb0>)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b0b2:	4b1c      	ldr	r3, [pc, #112]	; (800b124 <prvHeapInit+0xb0>)
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	68ba      	ldr	r2, [r7, #8]
 800b0bc:	4413      	add	r3, r2
 800b0be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b0c0:	2208      	movs	r2, #8
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	1a9b      	subs	r3, r3, r2
 800b0c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	f023 0307 	bic.w	r3, r3, #7
 800b0ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	4a15      	ldr	r2, [pc, #84]	; (800b128 <prvHeapInit+0xb4>)
 800b0d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b0d6:	4b14      	ldr	r3, [pc, #80]	; (800b128 <prvHeapInit+0xb4>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b0de:	4b12      	ldr	r3, [pc, #72]	; (800b128 <prvHeapInit+0xb4>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	68fa      	ldr	r2, [r7, #12]
 800b0ee:	1ad2      	subs	r2, r2, r3
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b0f4:	4b0c      	ldr	r3, [pc, #48]	; (800b128 <prvHeapInit+0xb4>)
 800b0f6:	681a      	ldr	r2, [r3, #0]
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	4a0a      	ldr	r2, [pc, #40]	; (800b12c <prvHeapInit+0xb8>)
 800b102:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	685b      	ldr	r3, [r3, #4]
 800b108:	4a09      	ldr	r2, [pc, #36]	; (800b130 <prvHeapInit+0xbc>)
 800b10a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b10c:	4b09      	ldr	r3, [pc, #36]	; (800b134 <prvHeapInit+0xc0>)
 800b10e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b112:	601a      	str	r2, [r3, #0]
}
 800b114:	bf00      	nop
 800b116:	3714      	adds	r7, #20
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr
 800b120:	20000dc0 	.word	0x20000dc0
 800b124:	200049c0 	.word	0x200049c0
 800b128:	200049c8 	.word	0x200049c8
 800b12c:	200049d0 	.word	0x200049d0
 800b130:	200049cc 	.word	0x200049cc
 800b134:	200049d4 	.word	0x200049d4

0800b138 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b138:	b480      	push	{r7}
 800b13a:	b085      	sub	sp, #20
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b140:	4b28      	ldr	r3, [pc, #160]	; (800b1e4 <prvInsertBlockIntoFreeList+0xac>)
 800b142:	60fb      	str	r3, [r7, #12]
 800b144:	e002      	b.n	800b14c <prvInsertBlockIntoFreeList+0x14>
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	60fb      	str	r3, [r7, #12]
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	429a      	cmp	r2, r3
 800b154:	d8f7      	bhi.n	800b146 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	68ba      	ldr	r2, [r7, #8]
 800b160:	4413      	add	r3, r2
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	429a      	cmp	r2, r3
 800b166:	d108      	bne.n	800b17a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	685a      	ldr	r2, [r3, #4]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	441a      	add	r2, r3
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	685b      	ldr	r3, [r3, #4]
 800b182:	68ba      	ldr	r2, [r7, #8]
 800b184:	441a      	add	r2, r3
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	429a      	cmp	r2, r3
 800b18c:	d118      	bne.n	800b1c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681a      	ldr	r2, [r3, #0]
 800b192:	4b15      	ldr	r3, [pc, #84]	; (800b1e8 <prvInsertBlockIntoFreeList+0xb0>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	429a      	cmp	r2, r3
 800b198:	d00d      	beq.n	800b1b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	685a      	ldr	r2, [r3, #4]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	441a      	add	r2, r3
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	681a      	ldr	r2, [r3, #0]
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	601a      	str	r2, [r3, #0]
 800b1b4:	e008      	b.n	800b1c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b1b6:	4b0c      	ldr	r3, [pc, #48]	; (800b1e8 <prvInsertBlockIntoFreeList+0xb0>)
 800b1b8:	681a      	ldr	r2, [r3, #0]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	601a      	str	r2, [r3, #0]
 800b1be:	e003      	b.n	800b1c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681a      	ldr	r2, [r3, #0]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b1c8:	68fa      	ldr	r2, [r7, #12]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d002      	beq.n	800b1d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	687a      	ldr	r2, [r7, #4]
 800b1d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b1d6:	bf00      	nop
 800b1d8:	3714      	adds	r7, #20
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	200049c0 	.word	0x200049c0
 800b1e8:	200049c8 	.word	0x200049c8

0800b1ec <__errno>:
 800b1ec:	4b01      	ldr	r3, [pc, #4]	; (800b1f4 <__errno+0x8>)
 800b1ee:	6818      	ldr	r0, [r3, #0]
 800b1f0:	4770      	bx	lr
 800b1f2:	bf00      	nop
 800b1f4:	20000040 	.word	0x20000040

0800b1f8 <__libc_init_array>:
 800b1f8:	b570      	push	{r4, r5, r6, lr}
 800b1fa:	4e0d      	ldr	r6, [pc, #52]	; (800b230 <__libc_init_array+0x38>)
 800b1fc:	4c0d      	ldr	r4, [pc, #52]	; (800b234 <__libc_init_array+0x3c>)
 800b1fe:	1ba4      	subs	r4, r4, r6
 800b200:	10a4      	asrs	r4, r4, #2
 800b202:	2500      	movs	r5, #0
 800b204:	42a5      	cmp	r5, r4
 800b206:	d109      	bne.n	800b21c <__libc_init_array+0x24>
 800b208:	4e0b      	ldr	r6, [pc, #44]	; (800b238 <__libc_init_array+0x40>)
 800b20a:	4c0c      	ldr	r4, [pc, #48]	; (800b23c <__libc_init_array+0x44>)
 800b20c:	f000 fc30 	bl	800ba70 <_init>
 800b210:	1ba4      	subs	r4, r4, r6
 800b212:	10a4      	asrs	r4, r4, #2
 800b214:	2500      	movs	r5, #0
 800b216:	42a5      	cmp	r5, r4
 800b218:	d105      	bne.n	800b226 <__libc_init_array+0x2e>
 800b21a:	bd70      	pop	{r4, r5, r6, pc}
 800b21c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b220:	4798      	blx	r3
 800b222:	3501      	adds	r5, #1
 800b224:	e7ee      	b.n	800b204 <__libc_init_array+0xc>
 800b226:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b22a:	4798      	blx	r3
 800b22c:	3501      	adds	r5, #1
 800b22e:	e7f2      	b.n	800b216 <__libc_init_array+0x1e>
 800b230:	0800bdfc 	.word	0x0800bdfc
 800b234:	0800bdfc 	.word	0x0800bdfc
 800b238:	0800bdfc 	.word	0x0800bdfc
 800b23c:	0800be00 	.word	0x0800be00

0800b240 <malloc>:
 800b240:	4b02      	ldr	r3, [pc, #8]	; (800b24c <malloc+0xc>)
 800b242:	4601      	mov	r1, r0
 800b244:	6818      	ldr	r0, [r3, #0]
 800b246:	f000 b865 	b.w	800b314 <_malloc_r>
 800b24a:	bf00      	nop
 800b24c:	20000040 	.word	0x20000040

0800b250 <memcpy>:
 800b250:	b510      	push	{r4, lr}
 800b252:	1e43      	subs	r3, r0, #1
 800b254:	440a      	add	r2, r1
 800b256:	4291      	cmp	r1, r2
 800b258:	d100      	bne.n	800b25c <memcpy+0xc>
 800b25a:	bd10      	pop	{r4, pc}
 800b25c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b260:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b264:	e7f7      	b.n	800b256 <memcpy+0x6>

0800b266 <memset>:
 800b266:	4402      	add	r2, r0
 800b268:	4603      	mov	r3, r0
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d100      	bne.n	800b270 <memset+0xa>
 800b26e:	4770      	bx	lr
 800b270:	f803 1b01 	strb.w	r1, [r3], #1
 800b274:	e7f9      	b.n	800b26a <memset+0x4>
	...

0800b278 <_free_r>:
 800b278:	b538      	push	{r3, r4, r5, lr}
 800b27a:	4605      	mov	r5, r0
 800b27c:	2900      	cmp	r1, #0
 800b27e:	d045      	beq.n	800b30c <_free_r+0x94>
 800b280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b284:	1f0c      	subs	r4, r1, #4
 800b286:	2b00      	cmp	r3, #0
 800b288:	bfb8      	it	lt
 800b28a:	18e4      	addlt	r4, r4, r3
 800b28c:	f000 f8cc 	bl	800b428 <__malloc_lock>
 800b290:	4a1f      	ldr	r2, [pc, #124]	; (800b310 <_free_r+0x98>)
 800b292:	6813      	ldr	r3, [r2, #0]
 800b294:	4610      	mov	r0, r2
 800b296:	b933      	cbnz	r3, 800b2a6 <_free_r+0x2e>
 800b298:	6063      	str	r3, [r4, #4]
 800b29a:	6014      	str	r4, [r2, #0]
 800b29c:	4628      	mov	r0, r5
 800b29e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2a2:	f000 b8c2 	b.w	800b42a <__malloc_unlock>
 800b2a6:	42a3      	cmp	r3, r4
 800b2a8:	d90c      	bls.n	800b2c4 <_free_r+0x4c>
 800b2aa:	6821      	ldr	r1, [r4, #0]
 800b2ac:	1862      	adds	r2, r4, r1
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	bf04      	itt	eq
 800b2b2:	681a      	ldreq	r2, [r3, #0]
 800b2b4:	685b      	ldreq	r3, [r3, #4]
 800b2b6:	6063      	str	r3, [r4, #4]
 800b2b8:	bf04      	itt	eq
 800b2ba:	1852      	addeq	r2, r2, r1
 800b2bc:	6022      	streq	r2, [r4, #0]
 800b2be:	6004      	str	r4, [r0, #0]
 800b2c0:	e7ec      	b.n	800b29c <_free_r+0x24>
 800b2c2:	4613      	mov	r3, r2
 800b2c4:	685a      	ldr	r2, [r3, #4]
 800b2c6:	b10a      	cbz	r2, 800b2cc <_free_r+0x54>
 800b2c8:	42a2      	cmp	r2, r4
 800b2ca:	d9fa      	bls.n	800b2c2 <_free_r+0x4a>
 800b2cc:	6819      	ldr	r1, [r3, #0]
 800b2ce:	1858      	adds	r0, r3, r1
 800b2d0:	42a0      	cmp	r0, r4
 800b2d2:	d10b      	bne.n	800b2ec <_free_r+0x74>
 800b2d4:	6820      	ldr	r0, [r4, #0]
 800b2d6:	4401      	add	r1, r0
 800b2d8:	1858      	adds	r0, r3, r1
 800b2da:	4282      	cmp	r2, r0
 800b2dc:	6019      	str	r1, [r3, #0]
 800b2de:	d1dd      	bne.n	800b29c <_free_r+0x24>
 800b2e0:	6810      	ldr	r0, [r2, #0]
 800b2e2:	6852      	ldr	r2, [r2, #4]
 800b2e4:	605a      	str	r2, [r3, #4]
 800b2e6:	4401      	add	r1, r0
 800b2e8:	6019      	str	r1, [r3, #0]
 800b2ea:	e7d7      	b.n	800b29c <_free_r+0x24>
 800b2ec:	d902      	bls.n	800b2f4 <_free_r+0x7c>
 800b2ee:	230c      	movs	r3, #12
 800b2f0:	602b      	str	r3, [r5, #0]
 800b2f2:	e7d3      	b.n	800b29c <_free_r+0x24>
 800b2f4:	6820      	ldr	r0, [r4, #0]
 800b2f6:	1821      	adds	r1, r4, r0
 800b2f8:	428a      	cmp	r2, r1
 800b2fa:	bf04      	itt	eq
 800b2fc:	6811      	ldreq	r1, [r2, #0]
 800b2fe:	6852      	ldreq	r2, [r2, #4]
 800b300:	6062      	str	r2, [r4, #4]
 800b302:	bf04      	itt	eq
 800b304:	1809      	addeq	r1, r1, r0
 800b306:	6021      	streq	r1, [r4, #0]
 800b308:	605c      	str	r4, [r3, #4]
 800b30a:	e7c7      	b.n	800b29c <_free_r+0x24>
 800b30c:	bd38      	pop	{r3, r4, r5, pc}
 800b30e:	bf00      	nop
 800b310:	200049d8 	.word	0x200049d8

0800b314 <_malloc_r>:
 800b314:	b570      	push	{r4, r5, r6, lr}
 800b316:	1ccd      	adds	r5, r1, #3
 800b318:	f025 0503 	bic.w	r5, r5, #3
 800b31c:	3508      	adds	r5, #8
 800b31e:	2d0c      	cmp	r5, #12
 800b320:	bf38      	it	cc
 800b322:	250c      	movcc	r5, #12
 800b324:	2d00      	cmp	r5, #0
 800b326:	4606      	mov	r6, r0
 800b328:	db01      	blt.n	800b32e <_malloc_r+0x1a>
 800b32a:	42a9      	cmp	r1, r5
 800b32c:	d903      	bls.n	800b336 <_malloc_r+0x22>
 800b32e:	230c      	movs	r3, #12
 800b330:	6033      	str	r3, [r6, #0]
 800b332:	2000      	movs	r0, #0
 800b334:	bd70      	pop	{r4, r5, r6, pc}
 800b336:	f000 f877 	bl	800b428 <__malloc_lock>
 800b33a:	4a21      	ldr	r2, [pc, #132]	; (800b3c0 <_malloc_r+0xac>)
 800b33c:	6814      	ldr	r4, [r2, #0]
 800b33e:	4621      	mov	r1, r4
 800b340:	b991      	cbnz	r1, 800b368 <_malloc_r+0x54>
 800b342:	4c20      	ldr	r4, [pc, #128]	; (800b3c4 <_malloc_r+0xb0>)
 800b344:	6823      	ldr	r3, [r4, #0]
 800b346:	b91b      	cbnz	r3, 800b350 <_malloc_r+0x3c>
 800b348:	4630      	mov	r0, r6
 800b34a:	f000 f83d 	bl	800b3c8 <_sbrk_r>
 800b34e:	6020      	str	r0, [r4, #0]
 800b350:	4629      	mov	r1, r5
 800b352:	4630      	mov	r0, r6
 800b354:	f000 f838 	bl	800b3c8 <_sbrk_r>
 800b358:	1c43      	adds	r3, r0, #1
 800b35a:	d124      	bne.n	800b3a6 <_malloc_r+0x92>
 800b35c:	230c      	movs	r3, #12
 800b35e:	6033      	str	r3, [r6, #0]
 800b360:	4630      	mov	r0, r6
 800b362:	f000 f862 	bl	800b42a <__malloc_unlock>
 800b366:	e7e4      	b.n	800b332 <_malloc_r+0x1e>
 800b368:	680b      	ldr	r3, [r1, #0]
 800b36a:	1b5b      	subs	r3, r3, r5
 800b36c:	d418      	bmi.n	800b3a0 <_malloc_r+0x8c>
 800b36e:	2b0b      	cmp	r3, #11
 800b370:	d90f      	bls.n	800b392 <_malloc_r+0x7e>
 800b372:	600b      	str	r3, [r1, #0]
 800b374:	50cd      	str	r5, [r1, r3]
 800b376:	18cc      	adds	r4, r1, r3
 800b378:	4630      	mov	r0, r6
 800b37a:	f000 f856 	bl	800b42a <__malloc_unlock>
 800b37e:	f104 000b 	add.w	r0, r4, #11
 800b382:	1d23      	adds	r3, r4, #4
 800b384:	f020 0007 	bic.w	r0, r0, #7
 800b388:	1ac3      	subs	r3, r0, r3
 800b38a:	d0d3      	beq.n	800b334 <_malloc_r+0x20>
 800b38c:	425a      	negs	r2, r3
 800b38e:	50e2      	str	r2, [r4, r3]
 800b390:	e7d0      	b.n	800b334 <_malloc_r+0x20>
 800b392:	428c      	cmp	r4, r1
 800b394:	684b      	ldr	r3, [r1, #4]
 800b396:	bf16      	itet	ne
 800b398:	6063      	strne	r3, [r4, #4]
 800b39a:	6013      	streq	r3, [r2, #0]
 800b39c:	460c      	movne	r4, r1
 800b39e:	e7eb      	b.n	800b378 <_malloc_r+0x64>
 800b3a0:	460c      	mov	r4, r1
 800b3a2:	6849      	ldr	r1, [r1, #4]
 800b3a4:	e7cc      	b.n	800b340 <_malloc_r+0x2c>
 800b3a6:	1cc4      	adds	r4, r0, #3
 800b3a8:	f024 0403 	bic.w	r4, r4, #3
 800b3ac:	42a0      	cmp	r0, r4
 800b3ae:	d005      	beq.n	800b3bc <_malloc_r+0xa8>
 800b3b0:	1a21      	subs	r1, r4, r0
 800b3b2:	4630      	mov	r0, r6
 800b3b4:	f000 f808 	bl	800b3c8 <_sbrk_r>
 800b3b8:	3001      	adds	r0, #1
 800b3ba:	d0cf      	beq.n	800b35c <_malloc_r+0x48>
 800b3bc:	6025      	str	r5, [r4, #0]
 800b3be:	e7db      	b.n	800b378 <_malloc_r+0x64>
 800b3c0:	200049d8 	.word	0x200049d8
 800b3c4:	200049dc 	.word	0x200049dc

0800b3c8 <_sbrk_r>:
 800b3c8:	b538      	push	{r3, r4, r5, lr}
 800b3ca:	4c06      	ldr	r4, [pc, #24]	; (800b3e4 <_sbrk_r+0x1c>)
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	4605      	mov	r5, r0
 800b3d0:	4608      	mov	r0, r1
 800b3d2:	6023      	str	r3, [r4, #0]
 800b3d4:	f7f8 f982 	bl	80036dc <_sbrk>
 800b3d8:	1c43      	adds	r3, r0, #1
 800b3da:	d102      	bne.n	800b3e2 <_sbrk_r+0x1a>
 800b3dc:	6823      	ldr	r3, [r4, #0]
 800b3de:	b103      	cbz	r3, 800b3e2 <_sbrk_r+0x1a>
 800b3e0:	602b      	str	r3, [r5, #0]
 800b3e2:	bd38      	pop	{r3, r4, r5, pc}
 800b3e4:	20004cfc 	.word	0x20004cfc

0800b3e8 <siprintf>:
 800b3e8:	b40e      	push	{r1, r2, r3}
 800b3ea:	b500      	push	{lr}
 800b3ec:	b09c      	sub	sp, #112	; 0x70
 800b3ee:	ab1d      	add	r3, sp, #116	; 0x74
 800b3f0:	9002      	str	r0, [sp, #8]
 800b3f2:	9006      	str	r0, [sp, #24]
 800b3f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b3f8:	4809      	ldr	r0, [pc, #36]	; (800b420 <siprintf+0x38>)
 800b3fa:	9107      	str	r1, [sp, #28]
 800b3fc:	9104      	str	r1, [sp, #16]
 800b3fe:	4909      	ldr	r1, [pc, #36]	; (800b424 <siprintf+0x3c>)
 800b400:	f853 2b04 	ldr.w	r2, [r3], #4
 800b404:	9105      	str	r1, [sp, #20]
 800b406:	6800      	ldr	r0, [r0, #0]
 800b408:	9301      	str	r3, [sp, #4]
 800b40a:	a902      	add	r1, sp, #8
 800b40c:	f000 f868 	bl	800b4e0 <_svfiprintf_r>
 800b410:	9b02      	ldr	r3, [sp, #8]
 800b412:	2200      	movs	r2, #0
 800b414:	701a      	strb	r2, [r3, #0]
 800b416:	b01c      	add	sp, #112	; 0x70
 800b418:	f85d eb04 	ldr.w	lr, [sp], #4
 800b41c:	b003      	add	sp, #12
 800b41e:	4770      	bx	lr
 800b420:	20000040 	.word	0x20000040
 800b424:	ffff0208 	.word	0xffff0208

0800b428 <__malloc_lock>:
 800b428:	4770      	bx	lr

0800b42a <__malloc_unlock>:
 800b42a:	4770      	bx	lr

0800b42c <__ssputs_r>:
 800b42c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b430:	688e      	ldr	r6, [r1, #8]
 800b432:	429e      	cmp	r6, r3
 800b434:	4682      	mov	sl, r0
 800b436:	460c      	mov	r4, r1
 800b438:	4690      	mov	r8, r2
 800b43a:	4699      	mov	r9, r3
 800b43c:	d837      	bhi.n	800b4ae <__ssputs_r+0x82>
 800b43e:	898a      	ldrh	r2, [r1, #12]
 800b440:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b444:	d031      	beq.n	800b4aa <__ssputs_r+0x7e>
 800b446:	6825      	ldr	r5, [r4, #0]
 800b448:	6909      	ldr	r1, [r1, #16]
 800b44a:	1a6f      	subs	r7, r5, r1
 800b44c:	6965      	ldr	r5, [r4, #20]
 800b44e:	2302      	movs	r3, #2
 800b450:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b454:	fb95 f5f3 	sdiv	r5, r5, r3
 800b458:	f109 0301 	add.w	r3, r9, #1
 800b45c:	443b      	add	r3, r7
 800b45e:	429d      	cmp	r5, r3
 800b460:	bf38      	it	cc
 800b462:	461d      	movcc	r5, r3
 800b464:	0553      	lsls	r3, r2, #21
 800b466:	d530      	bpl.n	800b4ca <__ssputs_r+0x9e>
 800b468:	4629      	mov	r1, r5
 800b46a:	f7ff ff53 	bl	800b314 <_malloc_r>
 800b46e:	4606      	mov	r6, r0
 800b470:	b950      	cbnz	r0, 800b488 <__ssputs_r+0x5c>
 800b472:	230c      	movs	r3, #12
 800b474:	f8ca 3000 	str.w	r3, [sl]
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b47e:	81a3      	strh	r3, [r4, #12]
 800b480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b488:	463a      	mov	r2, r7
 800b48a:	6921      	ldr	r1, [r4, #16]
 800b48c:	f7ff fee0 	bl	800b250 <memcpy>
 800b490:	89a3      	ldrh	r3, [r4, #12]
 800b492:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b49a:	81a3      	strh	r3, [r4, #12]
 800b49c:	6126      	str	r6, [r4, #16]
 800b49e:	6165      	str	r5, [r4, #20]
 800b4a0:	443e      	add	r6, r7
 800b4a2:	1bed      	subs	r5, r5, r7
 800b4a4:	6026      	str	r6, [r4, #0]
 800b4a6:	60a5      	str	r5, [r4, #8]
 800b4a8:	464e      	mov	r6, r9
 800b4aa:	454e      	cmp	r6, r9
 800b4ac:	d900      	bls.n	800b4b0 <__ssputs_r+0x84>
 800b4ae:	464e      	mov	r6, r9
 800b4b0:	4632      	mov	r2, r6
 800b4b2:	4641      	mov	r1, r8
 800b4b4:	6820      	ldr	r0, [r4, #0]
 800b4b6:	f000 fa93 	bl	800b9e0 <memmove>
 800b4ba:	68a3      	ldr	r3, [r4, #8]
 800b4bc:	1b9b      	subs	r3, r3, r6
 800b4be:	60a3      	str	r3, [r4, #8]
 800b4c0:	6823      	ldr	r3, [r4, #0]
 800b4c2:	441e      	add	r6, r3
 800b4c4:	6026      	str	r6, [r4, #0]
 800b4c6:	2000      	movs	r0, #0
 800b4c8:	e7dc      	b.n	800b484 <__ssputs_r+0x58>
 800b4ca:	462a      	mov	r2, r5
 800b4cc:	f000 faa1 	bl	800ba12 <_realloc_r>
 800b4d0:	4606      	mov	r6, r0
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d1e2      	bne.n	800b49c <__ssputs_r+0x70>
 800b4d6:	6921      	ldr	r1, [r4, #16]
 800b4d8:	4650      	mov	r0, sl
 800b4da:	f7ff fecd 	bl	800b278 <_free_r>
 800b4de:	e7c8      	b.n	800b472 <__ssputs_r+0x46>

0800b4e0 <_svfiprintf_r>:
 800b4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e4:	461d      	mov	r5, r3
 800b4e6:	898b      	ldrh	r3, [r1, #12]
 800b4e8:	061f      	lsls	r7, r3, #24
 800b4ea:	b09d      	sub	sp, #116	; 0x74
 800b4ec:	4680      	mov	r8, r0
 800b4ee:	460c      	mov	r4, r1
 800b4f0:	4616      	mov	r6, r2
 800b4f2:	d50f      	bpl.n	800b514 <_svfiprintf_r+0x34>
 800b4f4:	690b      	ldr	r3, [r1, #16]
 800b4f6:	b96b      	cbnz	r3, 800b514 <_svfiprintf_r+0x34>
 800b4f8:	2140      	movs	r1, #64	; 0x40
 800b4fa:	f7ff ff0b 	bl	800b314 <_malloc_r>
 800b4fe:	6020      	str	r0, [r4, #0]
 800b500:	6120      	str	r0, [r4, #16]
 800b502:	b928      	cbnz	r0, 800b510 <_svfiprintf_r+0x30>
 800b504:	230c      	movs	r3, #12
 800b506:	f8c8 3000 	str.w	r3, [r8]
 800b50a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b50e:	e0c8      	b.n	800b6a2 <_svfiprintf_r+0x1c2>
 800b510:	2340      	movs	r3, #64	; 0x40
 800b512:	6163      	str	r3, [r4, #20]
 800b514:	2300      	movs	r3, #0
 800b516:	9309      	str	r3, [sp, #36]	; 0x24
 800b518:	2320      	movs	r3, #32
 800b51a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b51e:	2330      	movs	r3, #48	; 0x30
 800b520:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b524:	9503      	str	r5, [sp, #12]
 800b526:	f04f 0b01 	mov.w	fp, #1
 800b52a:	4637      	mov	r7, r6
 800b52c:	463d      	mov	r5, r7
 800b52e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b532:	b10b      	cbz	r3, 800b538 <_svfiprintf_r+0x58>
 800b534:	2b25      	cmp	r3, #37	; 0x25
 800b536:	d13e      	bne.n	800b5b6 <_svfiprintf_r+0xd6>
 800b538:	ebb7 0a06 	subs.w	sl, r7, r6
 800b53c:	d00b      	beq.n	800b556 <_svfiprintf_r+0x76>
 800b53e:	4653      	mov	r3, sl
 800b540:	4632      	mov	r2, r6
 800b542:	4621      	mov	r1, r4
 800b544:	4640      	mov	r0, r8
 800b546:	f7ff ff71 	bl	800b42c <__ssputs_r>
 800b54a:	3001      	adds	r0, #1
 800b54c:	f000 80a4 	beq.w	800b698 <_svfiprintf_r+0x1b8>
 800b550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b552:	4453      	add	r3, sl
 800b554:	9309      	str	r3, [sp, #36]	; 0x24
 800b556:	783b      	ldrb	r3, [r7, #0]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	f000 809d 	beq.w	800b698 <_svfiprintf_r+0x1b8>
 800b55e:	2300      	movs	r3, #0
 800b560:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b564:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b568:	9304      	str	r3, [sp, #16]
 800b56a:	9307      	str	r3, [sp, #28]
 800b56c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b570:	931a      	str	r3, [sp, #104]	; 0x68
 800b572:	462f      	mov	r7, r5
 800b574:	2205      	movs	r2, #5
 800b576:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b57a:	4850      	ldr	r0, [pc, #320]	; (800b6bc <_svfiprintf_r+0x1dc>)
 800b57c:	f7f4 fe68 	bl	8000250 <memchr>
 800b580:	9b04      	ldr	r3, [sp, #16]
 800b582:	b9d0      	cbnz	r0, 800b5ba <_svfiprintf_r+0xda>
 800b584:	06d9      	lsls	r1, r3, #27
 800b586:	bf44      	itt	mi
 800b588:	2220      	movmi	r2, #32
 800b58a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b58e:	071a      	lsls	r2, r3, #28
 800b590:	bf44      	itt	mi
 800b592:	222b      	movmi	r2, #43	; 0x2b
 800b594:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b598:	782a      	ldrb	r2, [r5, #0]
 800b59a:	2a2a      	cmp	r2, #42	; 0x2a
 800b59c:	d015      	beq.n	800b5ca <_svfiprintf_r+0xea>
 800b59e:	9a07      	ldr	r2, [sp, #28]
 800b5a0:	462f      	mov	r7, r5
 800b5a2:	2000      	movs	r0, #0
 800b5a4:	250a      	movs	r5, #10
 800b5a6:	4639      	mov	r1, r7
 800b5a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5ac:	3b30      	subs	r3, #48	; 0x30
 800b5ae:	2b09      	cmp	r3, #9
 800b5b0:	d94d      	bls.n	800b64e <_svfiprintf_r+0x16e>
 800b5b2:	b1b8      	cbz	r0, 800b5e4 <_svfiprintf_r+0x104>
 800b5b4:	e00f      	b.n	800b5d6 <_svfiprintf_r+0xf6>
 800b5b6:	462f      	mov	r7, r5
 800b5b8:	e7b8      	b.n	800b52c <_svfiprintf_r+0x4c>
 800b5ba:	4a40      	ldr	r2, [pc, #256]	; (800b6bc <_svfiprintf_r+0x1dc>)
 800b5bc:	1a80      	subs	r0, r0, r2
 800b5be:	fa0b f000 	lsl.w	r0, fp, r0
 800b5c2:	4318      	orrs	r0, r3
 800b5c4:	9004      	str	r0, [sp, #16]
 800b5c6:	463d      	mov	r5, r7
 800b5c8:	e7d3      	b.n	800b572 <_svfiprintf_r+0x92>
 800b5ca:	9a03      	ldr	r2, [sp, #12]
 800b5cc:	1d11      	adds	r1, r2, #4
 800b5ce:	6812      	ldr	r2, [r2, #0]
 800b5d0:	9103      	str	r1, [sp, #12]
 800b5d2:	2a00      	cmp	r2, #0
 800b5d4:	db01      	blt.n	800b5da <_svfiprintf_r+0xfa>
 800b5d6:	9207      	str	r2, [sp, #28]
 800b5d8:	e004      	b.n	800b5e4 <_svfiprintf_r+0x104>
 800b5da:	4252      	negs	r2, r2
 800b5dc:	f043 0302 	orr.w	r3, r3, #2
 800b5e0:	9207      	str	r2, [sp, #28]
 800b5e2:	9304      	str	r3, [sp, #16]
 800b5e4:	783b      	ldrb	r3, [r7, #0]
 800b5e6:	2b2e      	cmp	r3, #46	; 0x2e
 800b5e8:	d10c      	bne.n	800b604 <_svfiprintf_r+0x124>
 800b5ea:	787b      	ldrb	r3, [r7, #1]
 800b5ec:	2b2a      	cmp	r3, #42	; 0x2a
 800b5ee:	d133      	bne.n	800b658 <_svfiprintf_r+0x178>
 800b5f0:	9b03      	ldr	r3, [sp, #12]
 800b5f2:	1d1a      	adds	r2, r3, #4
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	9203      	str	r2, [sp, #12]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	bfb8      	it	lt
 800b5fc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b600:	3702      	adds	r7, #2
 800b602:	9305      	str	r3, [sp, #20]
 800b604:	4d2e      	ldr	r5, [pc, #184]	; (800b6c0 <_svfiprintf_r+0x1e0>)
 800b606:	7839      	ldrb	r1, [r7, #0]
 800b608:	2203      	movs	r2, #3
 800b60a:	4628      	mov	r0, r5
 800b60c:	f7f4 fe20 	bl	8000250 <memchr>
 800b610:	b138      	cbz	r0, 800b622 <_svfiprintf_r+0x142>
 800b612:	2340      	movs	r3, #64	; 0x40
 800b614:	1b40      	subs	r0, r0, r5
 800b616:	fa03 f000 	lsl.w	r0, r3, r0
 800b61a:	9b04      	ldr	r3, [sp, #16]
 800b61c:	4303      	orrs	r3, r0
 800b61e:	3701      	adds	r7, #1
 800b620:	9304      	str	r3, [sp, #16]
 800b622:	7839      	ldrb	r1, [r7, #0]
 800b624:	4827      	ldr	r0, [pc, #156]	; (800b6c4 <_svfiprintf_r+0x1e4>)
 800b626:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b62a:	2206      	movs	r2, #6
 800b62c:	1c7e      	adds	r6, r7, #1
 800b62e:	f7f4 fe0f 	bl	8000250 <memchr>
 800b632:	2800      	cmp	r0, #0
 800b634:	d038      	beq.n	800b6a8 <_svfiprintf_r+0x1c8>
 800b636:	4b24      	ldr	r3, [pc, #144]	; (800b6c8 <_svfiprintf_r+0x1e8>)
 800b638:	bb13      	cbnz	r3, 800b680 <_svfiprintf_r+0x1a0>
 800b63a:	9b03      	ldr	r3, [sp, #12]
 800b63c:	3307      	adds	r3, #7
 800b63e:	f023 0307 	bic.w	r3, r3, #7
 800b642:	3308      	adds	r3, #8
 800b644:	9303      	str	r3, [sp, #12]
 800b646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b648:	444b      	add	r3, r9
 800b64a:	9309      	str	r3, [sp, #36]	; 0x24
 800b64c:	e76d      	b.n	800b52a <_svfiprintf_r+0x4a>
 800b64e:	fb05 3202 	mla	r2, r5, r2, r3
 800b652:	2001      	movs	r0, #1
 800b654:	460f      	mov	r7, r1
 800b656:	e7a6      	b.n	800b5a6 <_svfiprintf_r+0xc6>
 800b658:	2300      	movs	r3, #0
 800b65a:	3701      	adds	r7, #1
 800b65c:	9305      	str	r3, [sp, #20]
 800b65e:	4619      	mov	r1, r3
 800b660:	250a      	movs	r5, #10
 800b662:	4638      	mov	r0, r7
 800b664:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b668:	3a30      	subs	r2, #48	; 0x30
 800b66a:	2a09      	cmp	r2, #9
 800b66c:	d903      	bls.n	800b676 <_svfiprintf_r+0x196>
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d0c8      	beq.n	800b604 <_svfiprintf_r+0x124>
 800b672:	9105      	str	r1, [sp, #20]
 800b674:	e7c6      	b.n	800b604 <_svfiprintf_r+0x124>
 800b676:	fb05 2101 	mla	r1, r5, r1, r2
 800b67a:	2301      	movs	r3, #1
 800b67c:	4607      	mov	r7, r0
 800b67e:	e7f0      	b.n	800b662 <_svfiprintf_r+0x182>
 800b680:	ab03      	add	r3, sp, #12
 800b682:	9300      	str	r3, [sp, #0]
 800b684:	4622      	mov	r2, r4
 800b686:	4b11      	ldr	r3, [pc, #68]	; (800b6cc <_svfiprintf_r+0x1ec>)
 800b688:	a904      	add	r1, sp, #16
 800b68a:	4640      	mov	r0, r8
 800b68c:	f3af 8000 	nop.w
 800b690:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b694:	4681      	mov	r9, r0
 800b696:	d1d6      	bne.n	800b646 <_svfiprintf_r+0x166>
 800b698:	89a3      	ldrh	r3, [r4, #12]
 800b69a:	065b      	lsls	r3, r3, #25
 800b69c:	f53f af35 	bmi.w	800b50a <_svfiprintf_r+0x2a>
 800b6a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6a2:	b01d      	add	sp, #116	; 0x74
 800b6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a8:	ab03      	add	r3, sp, #12
 800b6aa:	9300      	str	r3, [sp, #0]
 800b6ac:	4622      	mov	r2, r4
 800b6ae:	4b07      	ldr	r3, [pc, #28]	; (800b6cc <_svfiprintf_r+0x1ec>)
 800b6b0:	a904      	add	r1, sp, #16
 800b6b2:	4640      	mov	r0, r8
 800b6b4:	f000 f882 	bl	800b7bc <_printf_i>
 800b6b8:	e7ea      	b.n	800b690 <_svfiprintf_r+0x1b0>
 800b6ba:	bf00      	nop
 800b6bc:	0800bdc0 	.word	0x0800bdc0
 800b6c0:	0800bdc6 	.word	0x0800bdc6
 800b6c4:	0800bdca 	.word	0x0800bdca
 800b6c8:	00000000 	.word	0x00000000
 800b6cc:	0800b42d 	.word	0x0800b42d

0800b6d0 <_printf_common>:
 800b6d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d4:	4691      	mov	r9, r2
 800b6d6:	461f      	mov	r7, r3
 800b6d8:	688a      	ldr	r2, [r1, #8]
 800b6da:	690b      	ldr	r3, [r1, #16]
 800b6dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	bfb8      	it	lt
 800b6e4:	4613      	movlt	r3, r2
 800b6e6:	f8c9 3000 	str.w	r3, [r9]
 800b6ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b6ee:	4606      	mov	r6, r0
 800b6f0:	460c      	mov	r4, r1
 800b6f2:	b112      	cbz	r2, 800b6fa <_printf_common+0x2a>
 800b6f4:	3301      	adds	r3, #1
 800b6f6:	f8c9 3000 	str.w	r3, [r9]
 800b6fa:	6823      	ldr	r3, [r4, #0]
 800b6fc:	0699      	lsls	r1, r3, #26
 800b6fe:	bf42      	ittt	mi
 800b700:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b704:	3302      	addmi	r3, #2
 800b706:	f8c9 3000 	strmi.w	r3, [r9]
 800b70a:	6825      	ldr	r5, [r4, #0]
 800b70c:	f015 0506 	ands.w	r5, r5, #6
 800b710:	d107      	bne.n	800b722 <_printf_common+0x52>
 800b712:	f104 0a19 	add.w	sl, r4, #25
 800b716:	68e3      	ldr	r3, [r4, #12]
 800b718:	f8d9 2000 	ldr.w	r2, [r9]
 800b71c:	1a9b      	subs	r3, r3, r2
 800b71e:	42ab      	cmp	r3, r5
 800b720:	dc28      	bgt.n	800b774 <_printf_common+0xa4>
 800b722:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b726:	6822      	ldr	r2, [r4, #0]
 800b728:	3300      	adds	r3, #0
 800b72a:	bf18      	it	ne
 800b72c:	2301      	movne	r3, #1
 800b72e:	0692      	lsls	r2, r2, #26
 800b730:	d42d      	bmi.n	800b78e <_printf_common+0xbe>
 800b732:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b736:	4639      	mov	r1, r7
 800b738:	4630      	mov	r0, r6
 800b73a:	47c0      	blx	r8
 800b73c:	3001      	adds	r0, #1
 800b73e:	d020      	beq.n	800b782 <_printf_common+0xb2>
 800b740:	6823      	ldr	r3, [r4, #0]
 800b742:	68e5      	ldr	r5, [r4, #12]
 800b744:	f8d9 2000 	ldr.w	r2, [r9]
 800b748:	f003 0306 	and.w	r3, r3, #6
 800b74c:	2b04      	cmp	r3, #4
 800b74e:	bf08      	it	eq
 800b750:	1aad      	subeq	r5, r5, r2
 800b752:	68a3      	ldr	r3, [r4, #8]
 800b754:	6922      	ldr	r2, [r4, #16]
 800b756:	bf0c      	ite	eq
 800b758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b75c:	2500      	movne	r5, #0
 800b75e:	4293      	cmp	r3, r2
 800b760:	bfc4      	itt	gt
 800b762:	1a9b      	subgt	r3, r3, r2
 800b764:	18ed      	addgt	r5, r5, r3
 800b766:	f04f 0900 	mov.w	r9, #0
 800b76a:	341a      	adds	r4, #26
 800b76c:	454d      	cmp	r5, r9
 800b76e:	d11a      	bne.n	800b7a6 <_printf_common+0xd6>
 800b770:	2000      	movs	r0, #0
 800b772:	e008      	b.n	800b786 <_printf_common+0xb6>
 800b774:	2301      	movs	r3, #1
 800b776:	4652      	mov	r2, sl
 800b778:	4639      	mov	r1, r7
 800b77a:	4630      	mov	r0, r6
 800b77c:	47c0      	blx	r8
 800b77e:	3001      	adds	r0, #1
 800b780:	d103      	bne.n	800b78a <_printf_common+0xba>
 800b782:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b78a:	3501      	adds	r5, #1
 800b78c:	e7c3      	b.n	800b716 <_printf_common+0x46>
 800b78e:	18e1      	adds	r1, r4, r3
 800b790:	1c5a      	adds	r2, r3, #1
 800b792:	2030      	movs	r0, #48	; 0x30
 800b794:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b798:	4422      	add	r2, r4
 800b79a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b79e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b7a2:	3302      	adds	r3, #2
 800b7a4:	e7c5      	b.n	800b732 <_printf_common+0x62>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	4622      	mov	r2, r4
 800b7aa:	4639      	mov	r1, r7
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	47c0      	blx	r8
 800b7b0:	3001      	adds	r0, #1
 800b7b2:	d0e6      	beq.n	800b782 <_printf_common+0xb2>
 800b7b4:	f109 0901 	add.w	r9, r9, #1
 800b7b8:	e7d8      	b.n	800b76c <_printf_common+0x9c>
	...

0800b7bc <_printf_i>:
 800b7bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b7c4:	460c      	mov	r4, r1
 800b7c6:	7e09      	ldrb	r1, [r1, #24]
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	296e      	cmp	r1, #110	; 0x6e
 800b7cc:	4617      	mov	r7, r2
 800b7ce:	4606      	mov	r6, r0
 800b7d0:	4698      	mov	r8, r3
 800b7d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7d4:	f000 80b3 	beq.w	800b93e <_printf_i+0x182>
 800b7d8:	d822      	bhi.n	800b820 <_printf_i+0x64>
 800b7da:	2963      	cmp	r1, #99	; 0x63
 800b7dc:	d036      	beq.n	800b84c <_printf_i+0x90>
 800b7de:	d80a      	bhi.n	800b7f6 <_printf_i+0x3a>
 800b7e0:	2900      	cmp	r1, #0
 800b7e2:	f000 80b9 	beq.w	800b958 <_printf_i+0x19c>
 800b7e6:	2958      	cmp	r1, #88	; 0x58
 800b7e8:	f000 8083 	beq.w	800b8f2 <_printf_i+0x136>
 800b7ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b7f4:	e032      	b.n	800b85c <_printf_i+0xa0>
 800b7f6:	2964      	cmp	r1, #100	; 0x64
 800b7f8:	d001      	beq.n	800b7fe <_printf_i+0x42>
 800b7fa:	2969      	cmp	r1, #105	; 0x69
 800b7fc:	d1f6      	bne.n	800b7ec <_printf_i+0x30>
 800b7fe:	6820      	ldr	r0, [r4, #0]
 800b800:	6813      	ldr	r3, [r2, #0]
 800b802:	0605      	lsls	r5, r0, #24
 800b804:	f103 0104 	add.w	r1, r3, #4
 800b808:	d52a      	bpl.n	800b860 <_printf_i+0xa4>
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	6011      	str	r1, [r2, #0]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	da03      	bge.n	800b81a <_printf_i+0x5e>
 800b812:	222d      	movs	r2, #45	; 0x2d
 800b814:	425b      	negs	r3, r3
 800b816:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b81a:	486f      	ldr	r0, [pc, #444]	; (800b9d8 <_printf_i+0x21c>)
 800b81c:	220a      	movs	r2, #10
 800b81e:	e039      	b.n	800b894 <_printf_i+0xd8>
 800b820:	2973      	cmp	r1, #115	; 0x73
 800b822:	f000 809d 	beq.w	800b960 <_printf_i+0x1a4>
 800b826:	d808      	bhi.n	800b83a <_printf_i+0x7e>
 800b828:	296f      	cmp	r1, #111	; 0x6f
 800b82a:	d020      	beq.n	800b86e <_printf_i+0xb2>
 800b82c:	2970      	cmp	r1, #112	; 0x70
 800b82e:	d1dd      	bne.n	800b7ec <_printf_i+0x30>
 800b830:	6823      	ldr	r3, [r4, #0]
 800b832:	f043 0320 	orr.w	r3, r3, #32
 800b836:	6023      	str	r3, [r4, #0]
 800b838:	e003      	b.n	800b842 <_printf_i+0x86>
 800b83a:	2975      	cmp	r1, #117	; 0x75
 800b83c:	d017      	beq.n	800b86e <_printf_i+0xb2>
 800b83e:	2978      	cmp	r1, #120	; 0x78
 800b840:	d1d4      	bne.n	800b7ec <_printf_i+0x30>
 800b842:	2378      	movs	r3, #120	; 0x78
 800b844:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b848:	4864      	ldr	r0, [pc, #400]	; (800b9dc <_printf_i+0x220>)
 800b84a:	e055      	b.n	800b8f8 <_printf_i+0x13c>
 800b84c:	6813      	ldr	r3, [r2, #0]
 800b84e:	1d19      	adds	r1, r3, #4
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	6011      	str	r1, [r2, #0]
 800b854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b858:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b85c:	2301      	movs	r3, #1
 800b85e:	e08c      	b.n	800b97a <_printf_i+0x1be>
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	6011      	str	r1, [r2, #0]
 800b864:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b868:	bf18      	it	ne
 800b86a:	b21b      	sxthne	r3, r3
 800b86c:	e7cf      	b.n	800b80e <_printf_i+0x52>
 800b86e:	6813      	ldr	r3, [r2, #0]
 800b870:	6825      	ldr	r5, [r4, #0]
 800b872:	1d18      	adds	r0, r3, #4
 800b874:	6010      	str	r0, [r2, #0]
 800b876:	0628      	lsls	r0, r5, #24
 800b878:	d501      	bpl.n	800b87e <_printf_i+0xc2>
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	e002      	b.n	800b884 <_printf_i+0xc8>
 800b87e:	0668      	lsls	r0, r5, #25
 800b880:	d5fb      	bpl.n	800b87a <_printf_i+0xbe>
 800b882:	881b      	ldrh	r3, [r3, #0]
 800b884:	4854      	ldr	r0, [pc, #336]	; (800b9d8 <_printf_i+0x21c>)
 800b886:	296f      	cmp	r1, #111	; 0x6f
 800b888:	bf14      	ite	ne
 800b88a:	220a      	movne	r2, #10
 800b88c:	2208      	moveq	r2, #8
 800b88e:	2100      	movs	r1, #0
 800b890:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b894:	6865      	ldr	r5, [r4, #4]
 800b896:	60a5      	str	r5, [r4, #8]
 800b898:	2d00      	cmp	r5, #0
 800b89a:	f2c0 8095 	blt.w	800b9c8 <_printf_i+0x20c>
 800b89e:	6821      	ldr	r1, [r4, #0]
 800b8a0:	f021 0104 	bic.w	r1, r1, #4
 800b8a4:	6021      	str	r1, [r4, #0]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d13d      	bne.n	800b926 <_printf_i+0x16a>
 800b8aa:	2d00      	cmp	r5, #0
 800b8ac:	f040 808e 	bne.w	800b9cc <_printf_i+0x210>
 800b8b0:	4665      	mov	r5, ip
 800b8b2:	2a08      	cmp	r2, #8
 800b8b4:	d10b      	bne.n	800b8ce <_printf_i+0x112>
 800b8b6:	6823      	ldr	r3, [r4, #0]
 800b8b8:	07db      	lsls	r3, r3, #31
 800b8ba:	d508      	bpl.n	800b8ce <_printf_i+0x112>
 800b8bc:	6923      	ldr	r3, [r4, #16]
 800b8be:	6862      	ldr	r2, [r4, #4]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	bfde      	ittt	le
 800b8c4:	2330      	movle	r3, #48	; 0x30
 800b8c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b8ca:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b8ce:	ebac 0305 	sub.w	r3, ip, r5
 800b8d2:	6123      	str	r3, [r4, #16]
 800b8d4:	f8cd 8000 	str.w	r8, [sp]
 800b8d8:	463b      	mov	r3, r7
 800b8da:	aa03      	add	r2, sp, #12
 800b8dc:	4621      	mov	r1, r4
 800b8de:	4630      	mov	r0, r6
 800b8e0:	f7ff fef6 	bl	800b6d0 <_printf_common>
 800b8e4:	3001      	adds	r0, #1
 800b8e6:	d14d      	bne.n	800b984 <_printf_i+0x1c8>
 800b8e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8ec:	b005      	add	sp, #20
 800b8ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8f2:	4839      	ldr	r0, [pc, #228]	; (800b9d8 <_printf_i+0x21c>)
 800b8f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b8f8:	6813      	ldr	r3, [r2, #0]
 800b8fa:	6821      	ldr	r1, [r4, #0]
 800b8fc:	1d1d      	adds	r5, r3, #4
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	6015      	str	r5, [r2, #0]
 800b902:	060a      	lsls	r2, r1, #24
 800b904:	d50b      	bpl.n	800b91e <_printf_i+0x162>
 800b906:	07ca      	lsls	r2, r1, #31
 800b908:	bf44      	itt	mi
 800b90a:	f041 0120 	orrmi.w	r1, r1, #32
 800b90e:	6021      	strmi	r1, [r4, #0]
 800b910:	b91b      	cbnz	r3, 800b91a <_printf_i+0x15e>
 800b912:	6822      	ldr	r2, [r4, #0]
 800b914:	f022 0220 	bic.w	r2, r2, #32
 800b918:	6022      	str	r2, [r4, #0]
 800b91a:	2210      	movs	r2, #16
 800b91c:	e7b7      	b.n	800b88e <_printf_i+0xd2>
 800b91e:	064d      	lsls	r5, r1, #25
 800b920:	bf48      	it	mi
 800b922:	b29b      	uxthmi	r3, r3
 800b924:	e7ef      	b.n	800b906 <_printf_i+0x14a>
 800b926:	4665      	mov	r5, ip
 800b928:	fbb3 f1f2 	udiv	r1, r3, r2
 800b92c:	fb02 3311 	mls	r3, r2, r1, r3
 800b930:	5cc3      	ldrb	r3, [r0, r3]
 800b932:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b936:	460b      	mov	r3, r1
 800b938:	2900      	cmp	r1, #0
 800b93a:	d1f5      	bne.n	800b928 <_printf_i+0x16c>
 800b93c:	e7b9      	b.n	800b8b2 <_printf_i+0xf6>
 800b93e:	6813      	ldr	r3, [r2, #0]
 800b940:	6825      	ldr	r5, [r4, #0]
 800b942:	6961      	ldr	r1, [r4, #20]
 800b944:	1d18      	adds	r0, r3, #4
 800b946:	6010      	str	r0, [r2, #0]
 800b948:	0628      	lsls	r0, r5, #24
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	d501      	bpl.n	800b952 <_printf_i+0x196>
 800b94e:	6019      	str	r1, [r3, #0]
 800b950:	e002      	b.n	800b958 <_printf_i+0x19c>
 800b952:	066a      	lsls	r2, r5, #25
 800b954:	d5fb      	bpl.n	800b94e <_printf_i+0x192>
 800b956:	8019      	strh	r1, [r3, #0]
 800b958:	2300      	movs	r3, #0
 800b95a:	6123      	str	r3, [r4, #16]
 800b95c:	4665      	mov	r5, ip
 800b95e:	e7b9      	b.n	800b8d4 <_printf_i+0x118>
 800b960:	6813      	ldr	r3, [r2, #0]
 800b962:	1d19      	adds	r1, r3, #4
 800b964:	6011      	str	r1, [r2, #0]
 800b966:	681d      	ldr	r5, [r3, #0]
 800b968:	6862      	ldr	r2, [r4, #4]
 800b96a:	2100      	movs	r1, #0
 800b96c:	4628      	mov	r0, r5
 800b96e:	f7f4 fc6f 	bl	8000250 <memchr>
 800b972:	b108      	cbz	r0, 800b978 <_printf_i+0x1bc>
 800b974:	1b40      	subs	r0, r0, r5
 800b976:	6060      	str	r0, [r4, #4]
 800b978:	6863      	ldr	r3, [r4, #4]
 800b97a:	6123      	str	r3, [r4, #16]
 800b97c:	2300      	movs	r3, #0
 800b97e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b982:	e7a7      	b.n	800b8d4 <_printf_i+0x118>
 800b984:	6923      	ldr	r3, [r4, #16]
 800b986:	462a      	mov	r2, r5
 800b988:	4639      	mov	r1, r7
 800b98a:	4630      	mov	r0, r6
 800b98c:	47c0      	blx	r8
 800b98e:	3001      	adds	r0, #1
 800b990:	d0aa      	beq.n	800b8e8 <_printf_i+0x12c>
 800b992:	6823      	ldr	r3, [r4, #0]
 800b994:	079b      	lsls	r3, r3, #30
 800b996:	d413      	bmi.n	800b9c0 <_printf_i+0x204>
 800b998:	68e0      	ldr	r0, [r4, #12]
 800b99a:	9b03      	ldr	r3, [sp, #12]
 800b99c:	4298      	cmp	r0, r3
 800b99e:	bfb8      	it	lt
 800b9a0:	4618      	movlt	r0, r3
 800b9a2:	e7a3      	b.n	800b8ec <_printf_i+0x130>
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	464a      	mov	r2, r9
 800b9a8:	4639      	mov	r1, r7
 800b9aa:	4630      	mov	r0, r6
 800b9ac:	47c0      	blx	r8
 800b9ae:	3001      	adds	r0, #1
 800b9b0:	d09a      	beq.n	800b8e8 <_printf_i+0x12c>
 800b9b2:	3501      	adds	r5, #1
 800b9b4:	68e3      	ldr	r3, [r4, #12]
 800b9b6:	9a03      	ldr	r2, [sp, #12]
 800b9b8:	1a9b      	subs	r3, r3, r2
 800b9ba:	42ab      	cmp	r3, r5
 800b9bc:	dcf2      	bgt.n	800b9a4 <_printf_i+0x1e8>
 800b9be:	e7eb      	b.n	800b998 <_printf_i+0x1dc>
 800b9c0:	2500      	movs	r5, #0
 800b9c2:	f104 0919 	add.w	r9, r4, #25
 800b9c6:	e7f5      	b.n	800b9b4 <_printf_i+0x1f8>
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1ac      	bne.n	800b926 <_printf_i+0x16a>
 800b9cc:	7803      	ldrb	r3, [r0, #0]
 800b9ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b9d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9d6:	e76c      	b.n	800b8b2 <_printf_i+0xf6>
 800b9d8:	0800bdd1 	.word	0x0800bdd1
 800b9dc:	0800bde2 	.word	0x0800bde2

0800b9e0 <memmove>:
 800b9e0:	4288      	cmp	r0, r1
 800b9e2:	b510      	push	{r4, lr}
 800b9e4:	eb01 0302 	add.w	r3, r1, r2
 800b9e8:	d807      	bhi.n	800b9fa <memmove+0x1a>
 800b9ea:	1e42      	subs	r2, r0, #1
 800b9ec:	4299      	cmp	r1, r3
 800b9ee:	d00a      	beq.n	800ba06 <memmove+0x26>
 800b9f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9f4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b9f8:	e7f8      	b.n	800b9ec <memmove+0xc>
 800b9fa:	4283      	cmp	r3, r0
 800b9fc:	d9f5      	bls.n	800b9ea <memmove+0xa>
 800b9fe:	1881      	adds	r1, r0, r2
 800ba00:	1ad2      	subs	r2, r2, r3
 800ba02:	42d3      	cmn	r3, r2
 800ba04:	d100      	bne.n	800ba08 <memmove+0x28>
 800ba06:	bd10      	pop	{r4, pc}
 800ba08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ba0c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ba10:	e7f7      	b.n	800ba02 <memmove+0x22>

0800ba12 <_realloc_r>:
 800ba12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba14:	4607      	mov	r7, r0
 800ba16:	4614      	mov	r4, r2
 800ba18:	460e      	mov	r6, r1
 800ba1a:	b921      	cbnz	r1, 800ba26 <_realloc_r+0x14>
 800ba1c:	4611      	mov	r1, r2
 800ba1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ba22:	f7ff bc77 	b.w	800b314 <_malloc_r>
 800ba26:	b922      	cbnz	r2, 800ba32 <_realloc_r+0x20>
 800ba28:	f7ff fc26 	bl	800b278 <_free_r>
 800ba2c:	4625      	mov	r5, r4
 800ba2e:	4628      	mov	r0, r5
 800ba30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba32:	f000 f814 	bl	800ba5e <_malloc_usable_size_r>
 800ba36:	42a0      	cmp	r0, r4
 800ba38:	d20f      	bcs.n	800ba5a <_realloc_r+0x48>
 800ba3a:	4621      	mov	r1, r4
 800ba3c:	4638      	mov	r0, r7
 800ba3e:	f7ff fc69 	bl	800b314 <_malloc_r>
 800ba42:	4605      	mov	r5, r0
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d0f2      	beq.n	800ba2e <_realloc_r+0x1c>
 800ba48:	4631      	mov	r1, r6
 800ba4a:	4622      	mov	r2, r4
 800ba4c:	f7ff fc00 	bl	800b250 <memcpy>
 800ba50:	4631      	mov	r1, r6
 800ba52:	4638      	mov	r0, r7
 800ba54:	f7ff fc10 	bl	800b278 <_free_r>
 800ba58:	e7e9      	b.n	800ba2e <_realloc_r+0x1c>
 800ba5a:	4635      	mov	r5, r6
 800ba5c:	e7e7      	b.n	800ba2e <_realloc_r+0x1c>

0800ba5e <_malloc_usable_size_r>:
 800ba5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba62:	1f18      	subs	r0, r3, #4
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	bfbc      	itt	lt
 800ba68:	580b      	ldrlt	r3, [r1, r0]
 800ba6a:	18c0      	addlt	r0, r0, r3
 800ba6c:	4770      	bx	lr
	...

0800ba70 <_init>:
 800ba70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba72:	bf00      	nop
 800ba74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba76:	bc08      	pop	{r3}
 800ba78:	469e      	mov	lr, r3
 800ba7a:	4770      	bx	lr

0800ba7c <_fini>:
 800ba7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba7e:	bf00      	nop
 800ba80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba82:	bc08      	pop	{r3}
 800ba84:	469e      	mov	lr, r3
 800ba86:	4770      	bx	lr
