// Seed: 1241249843
module module_0;
  wire  id_1;
  logic id_2;
  parameter id_3 = -1;
  logic id_4;
  ;
  parameter id_5 = -1'd0;
  assign id_4 = id_4;
  pmos (-1, id_1, id_1);
  assign id_4 = id_2++;
endmodule
module module_1 #(
    parameter id_3 = 32'd71
) (
    output wire id_0
    , id_24,
    input uwire id_1,
    output wor id_2,
    input supply0 _id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    output tri1 id_12,
    input wire id_13,
    output uwire id_14,
    input wire id_15,
    output supply0 id_16,
    input wor id_17,
    input tri1 id_18,
    input supply0 id_19,
    input tri1 id_20,
    input tri1 id_21,
    output wor id_22
);
  assign id_22 = id_9;
  assign id_24[-1] = id_4 ^ id_24[id_3 : 1'b0];
  module_0 modCall_1 ();
  parameter id_25 = -1;
endmodule
