Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 14 19:34:19 2025
| Host         : MSI-RPT running 64-bit major release  (build 9200)
| Command      : report_methodology -file Instruction_Decoder_methodology_drc_routed.rpt -pb Instruction_Decoder_methodology_drc_routed.pb -rpx Instruction_Decoder_methodology_drc_routed.rpx
| Design       : Instruction_Decoder
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 18         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch Data_Out_reg[0] cannot be properly analyzed as its control pin Data_Out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Data_Out_reg[1] cannot be properly analyzed as its control pin Data_Out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Data_Out_reg[2] cannot be properly analyzed as its control pin Data_Out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Data_Out_reg[3] cannot be properly analyzed as its control pin Data_Out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Jmp_Adrs_reg[0] cannot be properly analyzed as its control pin Jmp_Adrs_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Jmp_Adrs_reg[1] cannot be properly analyzed as its control pin Jmp_Adrs_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Jmp_Adrs_reg[2] cannot be properly analyzed as its control pin Jmp_Adrs_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Jmp_Adrs_reg[3] cannot be properly analyzed as its control pin Jmp_Adrs_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Ope_Sele_reg cannot be properly analyzed as its control pin Ope_Sele_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Reg_En_reg[0] cannot be properly analyzed as its control pin Reg_En_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Reg_En_reg[1] cannot be properly analyzed as its control pin Reg_En_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Reg_En_reg[2] cannot be properly analyzed as its control pin Reg_En_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Reg_Sel_1_reg[0] cannot be properly analyzed as its control pin Reg_Sel_1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Reg_Sel_1_reg[1] cannot be properly analyzed as its control pin Reg_Sel_1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Reg_Sel_1_reg[2] cannot be properly analyzed as its control pin Reg_Sel_1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Reg_Sel_2_reg[0] cannot be properly analyzed as its control pin Reg_Sel_2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Reg_Sel_2_reg[1] cannot be properly analyzed as its control pin Reg_Sel_2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Reg_Sel_2_reg[2] cannot be properly analyzed as its control pin Reg_Sel_2_reg[2]/G is not reached by a timing clock
Related violations: <none>


