#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct 29 13:00:19 2023
# Process ID: 32711
# Current directory: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1
# Command line: vivado -log u96v2_sbc_base_Filter_HW_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_base_Filter_HW_1_0.tcl
# Log file: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/u96v2_sbc_base_Filter_HW_1_0.vds
# Journal file: /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source u96v2_sbc_base_Filter_HW_1_0.tcl -notrace
INFO: Dispatch client connection id - 43903
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/int/xo/ip_repo/xilinx_com_hls_Filter_HW_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.637 ; gain = 0.000 ; free physical = 2150 ; free virtual = 10866
Command: synth_design -top u96v2_sbc_base_Filter_HW_1_0 -part xczu3eg-sbva484-1-i -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 719
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2768.941 ; gain = 29.906 ; free physical = 285 ; free virtual = 6787
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_Filter_HW_1_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/synth/u96v2_sbc_base_Filter_HW_1_0.vhd:116]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:12' bound to instance 'U0' of component 'Filter_HW' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/synth/u96v2_sbc_base_Filter_HW_1_0.vhd:283]
INFO: [Synth 8-638] synthesizing module 'Filter_HW' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:96]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_control_s_axi' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_control_s_axi.vhd:9' bound to instance 'control_s_axi_U' of component 'Filter_HW_control_s_axi' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:693]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_control_s_axi' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_control_s_axi.vhd:77]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_control_s_axi' (1#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_control_s_axi.vhd:77]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:9' bound to instance 'gmem_m_axi_U' of component 'Filter_HW_gmem_m_axi' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:727]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_throttl' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'Filter_HW_gmem_m_axi_throttl' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_throttl' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_throttl' (2#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_write' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:2176' bound to instance 'bus_write' of component 'Filter_HW_gmem_m_axi_write' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_write' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:2264]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_reg_slice' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'Filter_HW_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:2400]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:487]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_reg_slice' (3#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'Filter_HW_gmem_m_axi_fifo' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_fifo' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_fifo' (4#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_buffer' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'Filter_HW_gmem_m_axi_buffer' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_buffer' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_buffer' (5#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'Filter_HW_gmem_m_axi_fifo' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:2844]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_fifo__parameterized1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_fifo__parameterized1' (5#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'Filter_HW_gmem_m_axi_fifo' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:3276]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_fifo__parameterized3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_fifo__parameterized3' (5#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'Filter_HW_gmem_m_axi_fifo' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_fifo__parameterized5' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_fifo__parameterized5' (5#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_write' (6#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:2264]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_read' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1233' bound to instance 'bus_read' of component 'Filter_HW_gmem_m_axi_read' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_read' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1311]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_reg_slice' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'Filter_HW_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1444]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'Filter_HW_gmem_m_axi_fifo' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1457]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_buffer' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'Filter_HW_gmem_m_axi_buffer' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1834]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_buffer__parameterized1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_buffer__parameterized1' (6#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:743]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_reg_slice' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'Filter_HW_gmem_m_axi_reg_slice' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1852]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_gmem_m_axi_reg_slice__parameterized2' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:487]
	Parameter N bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_reg_slice__parameterized2' (6#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_gmem_m_axi_fifo' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'Filter_HW_gmem_m_axi_fifo' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1865]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi_read' (7#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_gmem_m_axi' (8#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_gmem_m_axi.vhd:140]
INFO: [Synth 8-3491] module 'Filter_HW_Filter_HW_entry3' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_HW_entry3.vhd:12' bound to instance 'Filter_HW_entry3_U0' of component 'Filter_HW_Filter_HW_entry3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:843]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_Filter_HW_entry3' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_HW_entry3.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_Filter_HW_entry3' (9#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_HW_entry3.vhd:32]
INFO: [Synth 8-3491] module 'Filter_HW_read_input_13' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_read_input_13.vhd:12' bound to instance 'read_input_13_U0' of component 'Filter_HW_read_input_13' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:861]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_read_input_13' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_read_input_13.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_read_input_13' (10#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_read_input_13.vhd:84]
INFO: [Synth 8-3491] module 'Filter_HW_compute_filter_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_compute_filter_1.vhd:12' bound to instance 'compute_filter_1_U0' of component 'Filter_HW_compute_filter_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:931]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_compute_filter_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_compute_filter_1.vhd:30]
INFO: [Synth 8-3491] module 'Filter_HW_Filter_horizontal_HW_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_horizontal_HW_1.vhd:12' bound to instance 'Filter_horizontal_HW_1_U0' of component 'Filter_HW_Filter_horizontal_HW_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_compute_filter_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_Filter_horizontal_HW_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_horizontal_HW_1.vhd:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:59' bound to instance 'mac_muladd_8ns_8ns_16ns_16_4_1_U10' of component 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_horizontal_HW_1.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:9' bound to instance 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0_U' of component 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0' (11#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1' (12#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_Filter_horizontal_HW_1' (13#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_horizontal_HW_1.vhd:33]
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:12' bound to instance 'Filter_vertical_HW_1_U0' of component 'Filter_HW_Filter_vertical_HW_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_compute_filter_1.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_Filter_vertical_HW_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:30]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_0.vhd:67' bound to instance 'Input_local_0_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:322]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_0.vhd:82]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_0_ram' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_0.vhd:10' bound to instance 'Filter_HW_Filter_vertical_HW_1_Input_local_0_ram_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_0_ram' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_0_ram' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_0.vhd:27]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 474 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_0_ram' (14#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_0' (15#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_0.vhd:82]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:92' bound to instance 'Input_local_1_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:336]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:110]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_1_ram' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:10' bound to instance 'Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_1_ram' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_1_ram' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:30]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 474 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_1_ram' (16#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' (17#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:110]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:92' bound to instance 'Input_local_2_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:353]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:92' bound to instance 'Input_local_3_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:370]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:92' bound to instance 'Input_local_4_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:387]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:92' bound to instance 'Input_local_5_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:404]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 474 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_Filter_vertical_HW_1_Input_local_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1_Input_local_1.vhd:92' bound to instance 'Input_local_6_U' of component 'Filter_HW_Filter_vertical_HW_1_Input_local_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1.vhd:59' bound to instance 'mac_muladd_8ns_8ns_16ns_16_4_1_U14' of component 'Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_Filter_vertical_HW_1' (18#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_Filter_vertical_HW_1.vhd:30]
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w8_d2_S' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S.vhd:47' bound to instance 'tempStream_U' of component 'Filter_HW_fifo_w8_d2_S' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_compute_filter_1.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w8_d2_S' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w8_d2_S_shiftReg' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S.vhd:10' bound to instance 'U_Filter_HW_fifo_w8_d2_S_shiftReg' of component 'Filter_HW_fifo_w8_d2_S_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w8_d2_S_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w8_d2_S_shiftReg' (19#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w8_d2_S' (20#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S.vhd:66]
INFO: [Synth 8-3491] module 'Filter_HW_start_for_Filter_vertical_HW_1_U0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_Filter_vertical_HW_1_U0.vhd:47' bound to instance 'start_for_Filter_vertical_HW_1_U0_U' of component 'Filter_HW_start_for_Filter_vertical_HW_1_U0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_compute_filter_1.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_start_for_Filter_vertical_HW_1_U0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_Filter_vertical_HW_1_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_start_for_Filter_vertical_HW_1_U0_shiftReg' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_Filter_vertical_HW_1_U0.vhd:10' bound to instance 'U_Filter_HW_start_for_Filter_vertical_HW_1_U0_shiftReg' of component 'Filter_HW_start_for_Filter_vertical_HW_1_U0_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_Filter_vertical_HW_1_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_start_for_Filter_vertical_HW_1_U0_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_Filter_vertical_HW_1_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_start_for_Filter_vertical_HW_1_U0_shiftReg' (21#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_Filter_vertical_HW_1_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_start_for_Filter_vertical_HW_1_U0' (22#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_Filter_vertical_HW_1_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_compute_filter_1' (23#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_compute_filter_1.vhd:30]
INFO: [Synth 8-3491] module 'Filter_HW_write_result_1' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_write_result_1.vhd:12' bound to instance 'write_result_1_U0' of component 'Filter_HW_write_result_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:947]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_write_result_1' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_write_result_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_write_result_1' (24#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_write_result_1.vhd:75]
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w64_d2_S' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:47' bound to instance 'Input_c_U' of component 'Filter_HW_fifo_w64_d2_S' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:1008]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w64_d2_S' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w64_d2_S_shiftReg' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:10' bound to instance 'U_Filter_HW_fifo_w64_d2_S_shiftReg' of component 'Filter_HW_fifo_w64_d2_S_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w64_d2_S_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w64_d2_S_shiftReg' (25#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w64_d2_S' (26#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:66]
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w64_d2_S' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d2_S.vhd:47' bound to instance 'Output_c1_U' of component 'Filter_HW_fifo_w64_d2_S' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:1021]
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w64_d3_S' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d3_S.vhd:47' bound to instance 'Output_c_U' of component 'Filter_HW_fifo_w64_d3_S' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w64_d3_S' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d3_S.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w64_d3_S_shiftReg' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d3_S.vhd:10' bound to instance 'U_Filter_HW_fifo_w64_d3_S_shiftReg' of component 'Filter_HW_fifo_w64_d3_S_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d3_S.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w64_d3_S_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d3_S.vhd:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w64_d3_S_shiftReg' (27#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d3_S.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w64_d3_S' (28#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w64_d3_S.vhd:66]
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w8_d2_S_x' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:47' bound to instance 'inStream_U' of component 'Filter_HW_fifo_w8_d2_S_x' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:1047]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w8_d2_S_x' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w8_d2_S_x_shiftReg' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:10' bound to instance 'U_Filter_HW_fifo_w8_d2_S_x_shiftReg' of component 'Filter_HW_fifo_w8_d2_S_x_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_fifo_w8_d2_S_x_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w8_d2_S_x_shiftReg' (29#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_fifo_w8_d2_S_x' (30#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:66]
INFO: [Synth 8-3491] module 'Filter_HW_fifo_w8_d2_S_x' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_fifo_w8_d2_S_x.vhd:47' bound to instance 'outStream_U' of component 'Filter_HW_fifo_w8_d2_S_x' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:1060]
INFO: [Synth 8-3491] module 'Filter_HW_start_for_compute_filter_1_U0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_compute_filter_1_U0.vhd:47' bound to instance 'start_for_compute_filter_1_U0_U' of component 'Filter_HW_start_for_compute_filter_1_U0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:1073]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_start_for_compute_filter_1_U0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_compute_filter_1_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_start_for_compute_filter_1_U0_shiftReg' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_compute_filter_1_U0.vhd:10' bound to instance 'U_Filter_HW_start_for_compute_filter_1_U0_shiftReg' of component 'Filter_HW_start_for_compute_filter_1_U0_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_compute_filter_1_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_start_for_compute_filter_1_U0_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_compute_filter_1_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_start_for_compute_filter_1_U0_shiftReg' (31#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_compute_filter_1_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_start_for_compute_filter_1_U0' (32#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_compute_filter_1_U0.vhd:66]
INFO: [Synth 8-3491] module 'Filter_HW_start_for_write_result_1_U0' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_write_result_1_U0.vhd:47' bound to instance 'start_for_write_result_1_U0_U' of component 'Filter_HW_start_for_write_result_1_U0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_start_for_write_result_1_U0' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_write_result_1_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Filter_HW_start_for_write_result_1_U0_shiftReg' declared at '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_write_result_1_U0.vhd:10' bound to instance 'U_Filter_HW_start_for_write_result_1_U0_shiftReg' of component 'Filter_HW_start_for_write_result_1_U0_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_write_result_1_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Filter_HW_start_for_write_result_1_U0_shiftReg' [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_write_result_1_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_start_for_write_result_1_U0_shiftReg' (33#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_write_result_1_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW_start_for_write_result_1_U0' (34#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW_start_for_write_result_1_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Filter_HW' (35#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/ee6a/hdl/vhdl/Filter_HW.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_Filter_HW_1_0' (36#1) [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/synth/u96v2_sbc_base_Filter_HW_1_0.vhd:116]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2865.980 ; gain = 126.945 ; free physical = 186 ; free virtual = 5941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.824 ; gain = 143.789 ; free physical = 233 ; free virtual = 5355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.824 ; gain = 143.789 ; free physical = 233 ; free virtual = 5352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2882.824 ; gain = 0.000 ; free physical = 3132 ; free virtual = 7230
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/constraints/Filter_HW_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_Filter_HW_1_0/constraints/Filter_HW_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.262 ; gain = 0.000 ; free physical = 2741 ; free virtual = 6865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3025.199 ; gain = 7.938 ; free physical = 2720 ; free virtual = 6846
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3025.199 ; gain = 286.164 ; free physical = 2817 ; free virtual = 6944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3025.199 ; gain = 286.164 ; free physical = 2815 ; free virtual = 6943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3025.199 ; gain = 286.164 ; free physical = 2813 ; free virtual = 6942
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Filter_HW_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Filter_HW_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter_HW_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Filter_HW_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Filter_HW_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Filter_HW_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter_HW_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Filter_HW_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-6904] The RAM "Filter_HW_Filter_vertical_HW_1_Input_local_0_ram:/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Filter_HW_Filter_vertical_HW_1_Input_local_1_ram:/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3025.199 ; gain = 286.164 ; free physical = 2980 ; free virtual = 7113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              576 Bit    Registers := 3     
	              515 Bit    Registers := 3     
	              514 Bit    Registers := 2     
	              512 Bit    Registers := 4     
	              504 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               73 Bit    Registers := 1     
	               64 Bit    Registers := 20    
	               58 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 263   
+---RAMs : 
	             144K Bit	(256 X 576 bit)          RAMs := 1     
	             128K Bit	(256 X 515 bit)          RAMs := 1     
	               3K Bit	(474 X 8 bit)          RAMs := 7     
+---Muxes : 
	   2 Input  576 Bit        Muxes := 1     
	   2 Input  515 Bit        Muxes := 1     
	   2 Input  514 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 1     
	  74 Input   73 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 10    
	   2 Input   52 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 6     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 33    
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   9 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 46    
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 131   
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
DSP Report: Generating DSP p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register p_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP p_reg_reg.
DSP Report: operator p is absorbed into DSP p_reg_reg.
DSP Report: operator m is absorbed into DSP p_reg_reg.
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_6_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_5_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_4_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_3_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_2_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_1_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_0_U/Filter_HW_Filter_vertical_HW_1_Input_local_0_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_6_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_5_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_4_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_3_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_2_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_1_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/compute_filter_1_U0/Filter_vertical_HW_1_U0/Input_local_0_U/Filter_HW_Filter_vertical_HW_1_Input_local_0_ram_U/ram_reg" of size (depth=474 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3025.199 ; gain = 286.164 ; free physical = 3011 ; free virtual = 7180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0/gmem_m_axi_U          | bus_write/buff_wdata/mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|U0/gmem_m_axi_U/bus_read | fifo_rdata/mem_reg           | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------+----------------------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------------------+
|Module Name            | RTL Object                                                                                         | Inference | Size (Depth x Width) | Primitives                                              | 
+-----------------------+----------------------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------------------+
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_6_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_5_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_4_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_3_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_2_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_1_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_0_U/Filter_HW_Filter_vertical_HW_1_Input_local_0_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 16	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 8	 | 
+-----------------------+----------------------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                      | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0 | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|Filter_HW_mac_muladd_8ns_8ns_16ns_16_4_1_DSP48_0 | (C+(A2*B2)')' | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:25 . Memory (MB): peak = 3412.590 ; gain = 673.555 ; free physical = 1211 ; free virtual = 5413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 3446.621 ; gain = 707.586 ; free physical = 1229 ; free virtual = 5447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|U0/gmem_m_axi_U          | bus_write/buff_wdata/mem_reg | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      |                 | 
|U0/gmem_m_axi_U/bus_read | fifo_rdata/mem_reg           | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-----------------------+----------------------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------------------+
|Module Name            | RTL Object                                                                                         | Inference | Size (Depth x Width) | Primitives                                              | 
+-----------------------+----------------------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------------------+
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_6_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_5_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_4_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_3_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_2_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_1_U/Filter_HW_Filter_vertical_HW_1_Input_local_1_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1D x 16	RAM64X1D x 8	RAM128X1D x 8	RAM256X1D x 8	 | 
|U0/compute_filter_1_U0 | Filter_vertical_HW_1_U0/Input_local_0_U/Filter_HW_Filter_vertical_HW_1_Input_local_0_ram_U/ram_reg | Implied   | 512 x 8              | RAM16X1S x 16	RAM64X1S x 8	RAM128X1S x 8	RAM256X1S x 8	 | 
+-----------------------+----------------------------------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1074 ; free virtual = 5293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:39 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1222 ; free virtual = 5444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:39 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1222 ; free virtual = 5444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1201 ; free virtual = 5420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1201 ; free virtual = 5420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1205 ; free virtual = 5440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1216 ; free virtual = 5453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Filter_HW   | write_result_1_U0/icmp_ln161_reg_330_pp0_iter69_reg_reg[0] | 68     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68]    | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__1     | mem_reg[68]    | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__2     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68]    | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   102|
|2     |DSP_ALU         |     2|
|3     |DSP_A_B_DATA    |     2|
|5     |DSP_C_DATA      |     2|
|6     |DSP_MULTIPLIER  |     2|
|7     |DSP_M_DATA      |     2|
|8     |DSP_OUTPUT      |     2|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |    64|
|12    |LUT2            |   259|
|13    |LUT3            |  2195|
|14    |LUT4            |  1267|
|15    |LUT5            |   518|
|16    |LUT6            |   859|
|17    |MUXF7           |   129|
|18    |RAM128X1D       |    48|
|19    |RAM128X1S       |     8|
|20    |RAM16X1D        |    96|
|21    |RAM16X1S        |    16|
|22    |RAM256X1D       |    48|
|23    |RAM256X1S       |     8|
|24    |RAM64X1D        |    48|
|25    |RAM64X1S        |     8|
|26    |RAMB18E2        |     1|
|27    |RAMB36E2        |    15|
|28    |SRL16E          |    66|
|29    |SRLC32E         |   390|
|30    |FDRE            |  8569|
|31    |FDSE            |    29|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 3478.652 ; gain = 739.617 ; free physical = 1234 ; free virtual = 5471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 3478.652 ; gain = 597.242 ; free physical = 1337 ; free virtual = 5574
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 3478.660 ; gain = 739.617 ; free physical = 1357 ; free virtual = 5594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3489.621 ; gain = 0.000 ; free physical = 3213 ; free virtual = 7454
INFO: [Netlist 29-17] Analyzing 513 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3497.559 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7351
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 282 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 96 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 48 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 48 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
199 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 3497.559 ; gain = 1115.922 ; free physical = 3231 ; free virtual = 7479
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/u96v2_sbc_base_Filter_HW_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP u96v2_sbc_base_Filter_HW_1_0, cache-ID = fec08544b85f94e5
INFO: [Coretcl 2-1174] Renamed 55 cell refs.
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/c/chihan/chihan/ese532_hw7/hw7/_x/link/vivado/vpl/prj/prj.runs/u96v2_sbc_base_Filter_HW_1_0_synth_1/u96v2_sbc_base_Filter_HW_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file u96v2_sbc_base_Filter_HW_1_0_utilization_synth.rpt -pb u96v2_sbc_base_Filter_HW_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 13:03:03 2023...
