\hypertarget{structRCC__PLLInitTypeDef}{}\doxysection{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def结构体 参考}
\label{structRCC__PLLInitTypeDef}\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}


R\+CC P\+LL configuration structure definition  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{成员变量}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0}{P\+L\+L\+State}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f}{P\+L\+L\+Source}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}{P\+L\+LM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}{P\+L\+LN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226}{P\+L\+LP}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab}{P\+L\+LQ}}
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
R\+CC P\+LL configuration structure definition 

在文件 stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h 第 47 行定义.



\doxysubsection{结构体成员变量说明}
\mbox{\Hypertarget{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}\label{structRCC__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+LM}

P\+L\+LM\+: Division factor for P\+LL V\+CO input clock. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 63 ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h 第 55 行定义.

\mbox{\Hypertarget{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}\label{structRCC__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+LN}

P\+L\+LN\+: Multiplication factor for P\+LL V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432 except for S\+T\+M32\+F411xE devices where the Min\+\_\+\+Data = 192 

在文件 stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h 第 58 行定义.

\mbox{\Hypertarget{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226}\label{structRCC__PLLInitTypeDef_ae2047a6040de6fcd43e0033a7b09a226}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLP}{PLLP}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+LP}

P\+L\+LP\+: Division factor for main system clock (S\+Y\+S\+C\+LK). This parameter must be a value of \mbox{\hyperlink{group__RCC__PLLP__Clock__Divider}{P\+L\+LP Clock Divider}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h 第 62 行定义.

\mbox{\Hypertarget{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab}\label{structRCC__PLLInitTypeDef_a4f9e0db99adb7afb9d2a87a2b4f433ab}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLQ@{PLLQ}}
\index{PLLQ@{PLLQ}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLQ}{PLLQ}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+LQ}

P\+L\+LQ\+: Division factor for O\+TG FS, S\+D\+IO and R\+NG clocks. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15 ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h 第 65 行定义.

\mbox{\Hypertarget{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f}\label{structRCC__PLLInitTypeDef_a418ecda4a355c6a161e4893a7bc1897f}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLSource@{PLLSource}}
\index{PLLSource@{PLLSource}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSource}{PLLSource}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+L\+Source}

R\+C\+C\+\_\+\+P\+L\+L\+Source\+: P\+LL entry clock source. This parameter must be a value of \mbox{\hyperlink{group__RCC__PLL__Clock__Source}{P\+LL Clock Source}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h 第 52 行定义.

\mbox{\Hypertarget{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0}\label{structRCC__PLLInitTypeDef_ab3bb33f461bb409576e1c899c962e0b0}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLState@{PLLState}}
\index{PLLState@{PLLState}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLState}{PLLState}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+L\+State}

The new state of the P\+LL. This parameter can be a value of \mbox{\hyperlink{group__RCC__PLL__Config}{P\+LL Config}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h 第 49 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
inc/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
