# Part5 : MIPS code generate!

main:
addiu $sp, $sp, -96
sw $ra, 92($sp)
sw $fp, 84($sp)
addiu $fp, $sp, 0
addi $at, $zero, 1
sw $at, 0($sp)
addi $v0, $zero, 9
sw $v0, 8($sp)
Lbl1:
lw $v1, 0($sp)
lw $a0, 8($sp)
slt $a1, $v1, $a0
sw $a1, 60($sp)
lw $a1, 60($sp)
beq $a1, $zero, Lbl2
lw $v1, 0($sp)
addi $a2, $zero, 0
SUB $a3, $v1, $a2
sw $a3, 64($sp)
lw $a3, 64($sp)
addi $t0, $zero, 1
mul $t1, $a3, $t0
sw $t1, 68($sp)
lw $t1, 68($sp)
addi $t1, $t1, 16
sw $t1, 72($sp)
lw $v1, 0($sp)
lw $t9, 72($sp)
sll $t9, $t9, 2
add $t9, $t9, $sp
sw $v1, 0($t9)
sw $v1, 72($sp)
lw $v1, 0($sp)
addi $t2, $zero, 1
ADD $t3, $v1, $t2
sw $t3, 76($sp)
lw $t3, 76($sp)
sw $t3, 0($sp)
j Lbl1
Lbl2:
addiu $sp, $fp, 0
lw $fp, 84($sp)
addi $sp, $sp, 96
nop
