<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="hqk1477922462628" outputclass="nolist" xml:lang="en-us">
  <title class="- topic/title ">Direct access to internal memory</title>
  <titlealts class="- topic/titlealts "><navtitle class="- topic/navtitle ">Direct access to internal memory</navtitle></titlealts>  
  <shortdesc class="- topic/shortdesc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph>
    core provides a mechanism to read the internal memory that is used by the L1 caches, L2
    cache, and TLB structures through <term class="- topic/term " outputclass="archterm">implementation defined</term> system registers. This functionality
    can be useful when debugging software or hardware issues.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
    </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      
      <p class="- topic/p ">When the core executes in AArch64 state, there are six read-only registers that are used to access the contents of the internal memory. The internal memory is selected by programming the implementation-defined RAMINDEX register (using SYS #6, c15, c0, #0 instruction). These operations are available only in EL3. In all other modes, executing these instructions results in an Undefined Instruction exception. The data is read from read-only registers as shown in the following table. </p>
      <table class="- topic/table ">
        <title class="- topic/title ">AArch64 registers used to access internal memory</title>
        <tgroup class="- topic/tgroup " cols="5">
          
          <colspec class="- topic/colspec " colname="col1" colnum="1"/><colspec class="- topic/colspec " colname="col2" colnum="2"/><colspec class="- topic/colspec " colname="col3" colnum="3"/><colspec class="- topic/colspec " colname="col4" colnum="4"/><colspec class="- topic/colspec " colname="col5" colnum="5"/><thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">Register name</entry>
              <entry class="- topic/entry " colname="col2">Function</entry>
              <entry class="- topic/entry " colname="col3">Access</entry>
              <entry class="- topic/entry " colname="col4">Operation</entry>
              <entry class="- topic/entry " colname="col5">Rd Data</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">IDATA0_EL3</entry>
              <entry class="- topic/entry " colname="col2">Instruction Register 0</entry>
              <entry class="- topic/entry " colname="col3">Read-only</entry>
              <entry class="- topic/entry " colname="col4"><codeph class="+ topic/ph pr-d/codeph ">S3_6_c15_c0_0</codeph></entry>
              <entry class="- topic/entry " colname="col5">Data</entry>
            </row>
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">IDATA1_EL3</entry>
              <entry class="- topic/entry " colname="col2">Instruction Register 1</entry>
              <entry class="- topic/entry " colname="col3">Read-only</entry>
              <entry class="- topic/entry " colname="col4"><codeph class="+ topic/ph pr-d/codeph ">S3_6_c15_c0_1</codeph></entry>
              <entry class="- topic/entry " colname="col5">Data</entry>
            </row>
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">IDATA2_EL3</entry>
              <entry class="- topic/entry " colname="col2">Instruction Register 2</entry>
              <entry class="- topic/entry " colname="col3">Read-only</entry>
              <entry class="- topic/entry " colname="col4"><codeph class="+ topic/ph pr-d/codeph ">S3_6_c15_c0_2</codeph></entry>
              <entry class="- topic/entry " colname="col5">Data</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">DDATA0_EL3</entry>
              <entry class="- topic/entry " colname="col2">Data Register 0</entry>
              <entry class="- topic/entry " colname="col3">Read-only</entry>
              <entry class="- topic/entry " colname="col4"><codeph class="+ topic/ph pr-d/codeph ">S3_6_c15_c1_0</codeph></entry>
              <entry class="- topic/entry " colname="col5">Data</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">DDATA1_EL3</entry>
              <entry class="- topic/entry " colname="col2">Data Register 1</entry>
              <entry class="- topic/entry " colname="col3">Read-only</entry>
              <entry class="- topic/entry " colname="col4"><codeph class="+ topic/ph pr-d/codeph ">S3_6_c15_c1_1</codeph></entry>
              <entry class="- topic/entry " colname="col5">Data</entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">DDATA2_EL3</entry>
              <entry class="- topic/entry " colname="col2">Data Register 2</entry>
              <entry class="- topic/entry " colname="col3">Read-only</entry>
              <entry class="- topic/entry " colname="col4"><codeph class="+ topic/ph pr-d/codeph ">S3_6_c15_c1_2</codeph></entry>
              <entry class="- topic/entry " colname="col5">Data</entry>
            </row>           
          </tbody>
        </tgroup>
      </table>      
    </section>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="udn1495216409619.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Enyo Encoding for L1 instruction cache tag, L1 instruction cache data, L1 BTB, L1 GHB, L1 TLB instruction, and BPIQ</linktext><desc class="- topic/desc ">The following tables show the encoding required to select a given cache     line.</desc></link><link class="- topic/link " format="dita" href="kad1478206372445.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Enyo Encoding for L1 data cache tag, L1 data cache data, and L1 TLB data</linktext><desc class="- topic/desc ">The core data cache consists of a 4-way set-associative     structure.</desc></link><link class="- topic/link " format="dita" href="fxv1495216846253.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Enyo Encoding for the L2 unified cache</linktext><desc class="- topic/desc ">The following tables show the encoding required to select a given cache     line.</desc></link><link class="- topic/link " format="dita" href="mev1478111638042.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Enyo Encoding for the L2 TLB</linktext><desc class="- topic/desc ">The following section describes the encoding for L2 TLB direct accesses. </desc></link></linkpool></linkpool></related-links></reference>