<root><simulation><result_generated_time />2023-05-16 18:38:54<layer><layer_spec />{'B': 1, 'K': 546, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1257984<total_data_size_element />{'W': 139776, 'I': 2304, 'O': 4914}<total_data_reuse />{'W': 9, 'I': 546.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/25</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />336</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [56, 1, 1], 'I': [72, 1, 1], 'O': [63, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OX', 3)]], [[('K', 7)], [('C', 8)]], [], []]<I />[[[('K', 7)], []], [[('OY', 3)], [('OX', 3), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 3), ('K', 7)], [('OX', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 3)], [('C', 2), ('C', 16), ('K', 13)], []]<I />[[('K', 2), ('K', 3), ('C', 2), ('C', 16), ('K', 13)], [], []]<O />[[('K', 2), ('K', 3), ('C', 2), ('C', 16)], [('K', 13)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [7.0, 78.0, 1.0, 1.0], 'O': [8.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 1118208, 1118208], 'I': [256, 18432, 18432], 'O': [48, 39312, 39312], 'O_partial': [48, 0, 0], 'O_final': [0, 39312, 39312]}<actual_mem_utilization_individual />{'W': [0.09, 0.03, 0.0], 'I': [0.5, 0.0, 0.0], 'O': [0.09, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.04, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [0.09, 0.04, 0.0]}<effective_mem_size_bit />{'W': [24, 559104, 1118208], 'I': [256, 18432, 18432], 'O': [48, 3024, 39312], 'O_partial': [48, 0, 0], 'O_final': [0, 3024, 39312]}<total_unit_count />{'W': [504, 56, 1, 1], 'I': [504, 72, 1, 1], 'O': [504, 63, 1, 1]}<unique_unit_count />{'W': [56, 56, 1, 1], 'I': [72, 72, 1, 1], 'O': [63, 63, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [7.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[139776, 139776], [139776, 139776], [139776, 0]]<I />[[29952, 2304], [2304, 2304], [2304, 0]]<O />[[(152334, 157248), (4914, 0)], [(0, 4914), (4914, 0)], [(0, 4914), (0, 0)]]<O_partial />[[(152334, 157248), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (4914, 0)], [(0, 4914), (4914, 0)], [(0, 4914), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[17472, 17472], [2184, 2184], [546, 0]]<I />[[3744, 288], [36, 36], [9, 0]]<O />[[(19042, 19656), (614, 0)], [(0, 77), (77, 0)], [(0, 19), (0, 0)]]<O_partial />[([19042, 19656], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [614, 0]), ([0, 77], [77, 0]), ([0, 19], [0, 0])]</mem_access_count_word><mac_count><active />1257984<idle />1297920</mac_count></basic_info><energy><total_energy />2816096.3<mem_energy_breakdown><W />[12.2, 432.8, 727.2]<I />[1.4, 7.1, 12.0]<O />[13.8, 15.2, 25.6]</mem_energy_breakdown><MAC_energy><active_MAC />2749953.0<idle_MAC />64896.0<total />2814849.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2602<utilization_without_data_loading />0.4922<utilization_spatial />0.4922<utilization_temporal_with_data_loading />0.5286<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />4722<latency_cycle_without_data_loading />2496<ideal_computing_cycle />2496<data_loading><load_cycle_total />2226<load_cycle_individual />{'W': [6, 2184, 0], 'I': [36, 36, 0]}<load_cycle_combined />{'W': 2184, 'I': 37}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2495], [-2075, -415], [-2496, -2496]], 'I': [[-2495], [-2496, -2496], [-2496, -2496]], 'O': [[-2496], [-2483, -2418], [-2419, -2477]]}<mem_stall_cycle_shared />{'W': [[-2495], [-2075, 0], [0, 0]], 'I': [[-2495], [-2496, 0], [0, 0]], 'O': [[-2496], [-2483, -2418], [-2419, -2477]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 1118208, 1118208], 'I': [256, 18432, 18432], 'O': [48, 39312, 39312], 'O_partial': [48, 0, 0], 'O_final': [0, 39312, 39312]}<data_size_each_level_total />{'W': [2688, 1118208, 1118208], 'I': [18432, 18432, 18432], 'O': [3024, 39312, 39312]}<loop_cycles_each_level />{'W': [6, 2496, 2496], 'I': [2496, 2496, 2496], 'O': [192, 2496, 2496]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [13, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [448.0, 448.0], [448.0, 448.0]], 'I': [[8.0, 0.1], [7.4, 7.4], [7.4, 7.4]], 'O': [[8.0, 0.2], [15.8, 15.8], [15.8, 15.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [448.0, 448.0], [448.0, 448.0]], 'I': [[8.0, 1.3], [96.0, 7.4], [7.4, 7.4]], 'O': [[8.0, 8.0], [504.0, 15.8], [15.8, 15.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [448.0, 448.0], [448.0, 0]], 'I': [[8.0, 0.1], [7.4, 7.4], [7.4, 0]], 'O': [[8.0, 0.2], [15.8, 15.8], [15.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [471.1, 471.1], [455.4, 15.8]], 'I': [[8.0, 0.1], [471.1, 471.1], [455.4, 15.8]], 'O': [[8.0, 0.2], [471.1, 471.1], [455.4, 15.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2496], [6, 6, 416], [2496, 2496, 1]], 'I': [[1, 1, 2496], [2496, 2496, 1], [2496, 2496, 1]], 'O': [[1, 1, 2496], [192, 192, 13], [2496, 2496, 1]]}<trans_time_real />{'W': [[0, 1, 2496], [[1, 6, 416], [5, 6, 416]], [[2184, 2496, 1], [546, 2496, 1]]], 'I': [[0, 1, 2496], [[4, 2496, 1], [36, 2496, 1]], [[36, 2496, 1], [9, 2496, 1]]], 'O': [[0, 1, 2496], [[1, 192, 13], [6, 192, 13]], [[77, 2496, 1], [19, 2496, 1]]]}<single_stall_cycle />{'W': [[-1], [-5, -1], [-312, -1950]], 'I': [[-1], [-2492, -2460], [-2460, -2487]], 'O': [[-1], [-191, -186], [-2419, -2477]]}<single_stall_count />{'W': [2495, 415, 0], 'I': [2495, 0, 0], 'O': [2496, 13, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [77, 0]}, 1: {'W': [2075, 0], 'I': [0, 0], 'O': [78, 77]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2496, -2496], [-2419, -2496]], 1: [[-421, -2496], [-2418, -2419]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.4<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>