<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1288, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1321, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1203, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1189, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1188, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1191, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1191, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1191, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1191, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1258, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1256, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1202, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1202, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1202, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1207, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1224, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="sha3_256_hw" col1="sha3_256.c:4" col2="1288" col3="1188" col4="1258" col5="1202" col6="1224">
                    <row id="3" col0="pqcrystals_kyber_fips202_ref_sha3_256" col1="fips202.c:754" col2="1281" col3="" col4="" col5="" col6="">
                        <row id="2" col0="keccak_absorb_once" col1="fips202.c:464" col2="673" col3="" col4="" col5="" col6="">
                            <row id="5" col0="load64" col1="fips202.c:22" col2="18" col3="" col4="" col5="" col6=""/>
                            <row id="4" col0="KeccakF1600_StatePermute" col1="fips202.c:83" col2="567" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="4" col0="KeccakF1600_StatePermute" col1="fips202.c:83" col2="567" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="store64" col1="fips202.c:40" col2="16" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="4" col0="KeccakF1600_StatePermute" col1="fips202.c:83" col2="" col3="1072" col3_disp="1,072 (2 calls)" col4="1124" col4_disp="1,124 (2 calls)" col5="1074" col5_disp="1,074 (2 calls)" col6="1082" col6_disp="1,082 (2 calls)"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

