-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Wed Jun 18 15:54:36 2025
-- Host        : xie running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ dbg_hub_stub.vhdl
-- Design      : dbg_hub
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a200tfbv484-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    sl_iport0_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport1_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport2_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport3_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport4_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport5_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport6_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport7_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport8_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport9_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport10_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport11_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_iport12_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_oport0_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport1_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport2_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport3_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport4_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport5_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport6_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport7_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport8_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport9_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport10_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport11_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sl_oport12_i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clk : in STD_LOGIC
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "sl_iport0_o[36:0],sl_iport1_o[36:0],sl_iport2_o[36:0],sl_iport3_o[36:0],sl_iport4_o[36:0],sl_iport5_o[36:0],sl_iport6_o[36:0],sl_iport7_o[36:0],sl_iport8_o[36:0],sl_iport9_o[36:0],sl_iport10_o[36:0],sl_iport11_o[36:0],sl_iport12_o[36:0],sl_oport0_i[16:0],sl_oport1_i[16:0],sl_oport2_i[16:0],sl_oport3_i[16:0],sl_oport4_i[16:0],sl_oport5_i[16:0],sl_oport6_i[16:0],sl_oport7_i[16:0],sl_oport8_i[16:0],sl_oport9_i[16:0],sl_oport10_i[16:0],sl_oport11_i[16:0],sl_oport12_i[16:0],clk";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "xsdbm_v3_0_0_xsdbm,Vivado 2023.2";
begin
end;
