package registry0d

import "core:fmt"
import "../syntax"
import "core:log"
import "core:encoding/json" 

import zd "../0d"

Component_Registry :: struct {
    initializers: map[string]Initializer,
}

Container_Initializer :: struct {
    decl: syntax.Container_Decl,
}

Leaf_Initializer :: struct {
    name: string,
    init: proc(name: string) -> ^zd.Eh,
}

Leaf_Instantiator :: Leaf_Initializer

Initializer :: union {
    Leaf_Initializer,
    Container_Initializer,
}

make_component_registry :: proc(leaves: []Leaf_Initializer, container_xml: string) -> Component_Registry {

//    dump_diagram (container_xml)

    reg: Component_Registry

    for leaf_init in leaves {
	fmt.assertf (!(leaf_init.name in reg.initializers), "Leaf \"%v\" already declared", leaf_init.name)
        reg.initializers[leaf_init.name] = leaf_init
    }

    decls, err := syntax.parse_drawio_mxgraph(container_xml)
    assert(err == .None, "Failed parsing container XML")

    for decl in decls {
        container_init := Container_Initializer {
            decl = decl,
        }
	fmt.assertf (!(decl.name in reg.initializers), "component \"%v\" already declared", decl.name)
        reg.initializers[decl.name] = container_init
    }

    return reg
}

get_component_instance :: proc(reg: Component_Registry, name: string) -> (instance: ^zd.Eh, ok: bool) {
    initializer: Initializer
    initializer, ok = reg.initializers[name]
    if ok {
        switch init in initializer {
        case Leaf_Initializer:
            instance = init.init(name)
        case Container_Initializer:
            instance = container_initializer(reg, init.decl)
        }
    }
    return instance, ok
}

container_initializer :: proc(reg: Component_Registry, decl: syntax.Container_Decl) -> ^zd.Eh {

    container := zd.make_container(decl.name)

    children := make([dynamic]^zd.Eh)

    // this map is temporarily used to ensure connector pointers into the child array
    // line up to the same instances
    child_id_map := make(map[int]^zd.Eh)
    defer delete(child_id_map)

    // collect children
    {
        for child_decl in decl.children {
            child_instance, ok := get_component_instance(reg, child_decl.name)
            if !ok {
                fmt.println ("\n###           Can't find component", child_decl.name)
		fmt.println ()
            }
            append(&children, child_instance)
            child_id_map[child_decl.id] = child_instance
        }
        container.children = children[:]
    }

    // setup connections
    {
        connectors := make([dynamic]zd.Connector)

        for c in decl.connections {
            connector: zd.Connector

            target_component: ^zd.Eh
            target_ok := false

            source_component: ^zd.Eh
            source_ok := false


            switch c.dir {
            case .Down:
                connector.direction = .Down
                connector.sender = {
		    "",
                    nil,
                    c.source_port,
                }
                source_ok = true

                target_component, target_ok = child_id_map[c.target.id]
                connector.receiver = {
		    target_component.name,
                    &target_component.input,
                    c.target_port,
                }
            case .Across:
                connector.direction = .Across
                source_component, source_ok = child_id_map[c.source.id]
                target_component, target_ok = child_id_map[c.target.id]

                connector.sender = {
		    source_component.name,
                    source_component,
                    c.source_port,
                }

                connector.receiver = {
		    target_component.name,
                    &target_component.input,
                    c.target_port,
                }
            case .Up:
                connector.direction = .Up
                source_component, source_ok = child_id_map[c.source.id]
                connector.sender = {
		    source_component.name,
                    source_component,
                    c.source_port,
                }

                connector.receiver = {
		    "",
                    &container.output,
                    c.target_port,
                }
                target_ok = true
            case .Through:
                connector.direction = .Through
                connector.sender = {
		    "",
                    nil,
                    c.source_port,
                }
                source_ok = true

                connector.receiver = {
		    "",
                    &container.output,
                    c.target_port,
                }
                target_ok = true
            }

            if source_ok && target_ok {
                append(&connectors, connector)
            } else if source_ok {              
	      fmt.println ("no target", c)
            } else {              
	      fmt.println ("no source", c)
	    }
        }

        container.connections = connectors[:]
    }

    return container
}

append_leaf :: proc (template_map: ^[dynamic]Leaf_Instantiator, template: Leaf_Instantiator) {
    append (template_map, template)
}

dump_registry:: proc (reg : Component_Registry) {
  fmt.println ()
  fmt.println ("*** PALETTE ***")
  for c in reg.initializers {
    fmt.println(c);
  }
  fmt.println ("***************")
  fmt.println ()
}

dump_diagram :: proc (container_xml: string) {
    decls, _ := syntax.parse_drawio_mxgraph(container_xml)
    diagram_json, _ := json.marshal(decls, {pretty=true, use_spaces=true})
    fmt.println(string(diagram_json))
}
