{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane_64b.v@144:154@HdlIdDef", "  end else if (eomb) begin\n    crc12_on <= 1'b1;\n  end\nend\n\nreg crc12_rdy = 'b0;\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    crc12_rdy <= 1'b0;\n  end else if (crc12_on && eomb) begin\n    crc12_rdy <= 1'b1;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane_64b.v@145:161", "    crc12_on <= 1'b1;\n  end\nend\n\nreg crc12_rdy = 'b0;\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    crc12_rdy <= 1'b0;\n  end else if (crc12_on && eomb) begin\n    crc12_rdy <= 1'b1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (eomb) begin\n    crc12_calculated_prev <= crc12_calculated;\n  end\n"]], "Diff Content": {"Delete": [[149, "reg crc12_rdy = 'b0;\n"]], "Add": []}}