$date
	Tue Feb 18 22:54:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_alu_ctrl $end
$var wire 4 ! alu_op [3:0] $end
$var reg 2 " alu_op_sel [1:0] $end
$var reg 32 # instr [31:0] $end
$scope module alu_control1 $end
$var wire 2 $ alu_op_sel [1:0] $end
$var wire 32 % instruction [31:0] $end
$var wire 4 & alu_op [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0xxx &
bx %
bx $
bx #
bx "
b0xxx !
$end
#1000000
b10 !
b10 &
b0 "
b0 $
b10010000101010011010100100100 #
b10010000101010011010100100100 %
#3000000
b100 !
b100 &
b10 "
b10 $
b11000000100010010101111010000001 #
b11000000100010010101111010000001 %
#5000000
b110 !
b110 &
b0 #
b0 %
b1 "
b1 $
#7000000
b1000000000000000000000000000000 #
b1000000000000000000000000000000 %
#9000000
b111000000000000 #
b111000000000000 %
#11000000
b111 !
b111 &
b110000000000000 #
b110000000000000 %
#15000000
