Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  15 Dec 2018 13:06:49 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga006.jf.intel.com (orsmga006.jf.intel.com [10.7.209.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id DAD3758061F
	for <like.xu@linux.intel.com>; Fri, 14 Dec 2018 08:03:51 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by orsmga006-1.jf.intel.com with ESMTP; 14 Dec 2018 08:03:51 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AUZ56xRYozI2BBxbCPCW3Kkb/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpsy+Yx7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTyNOAo2+?=
 =?us-ascii?q?YIUPAeQPPvhWoJXgqVsWrxawBwahCP7hxzNUmHD2xrY30/g9HQzcwAAsA84CvX?=
 =?us-ascii?q?bSod7oNKkSS+e1zKzQwDvZcfxWxSny6JLVeR4mu/6NXa9/ftTVyUkrCgjIiU2Q?=
 =?us-ascii?q?ppL5PzyLzOQBqW2b4PBgVO2ylWEnrwVxryOrxsctjInGnJgVylfe+SV+2oY1Ks?=
 =?us-ascii?q?S1RUhmatCqF5tQsjuVN4pwQs46TGFouTo6yr0buZGgZiQF1JMnxxvZZveacIaI?=
 =?us-ascii?q?+gruWPiNLTp7nn5pZa+zihWo/US+xODxVtO43EtIoyZdjNXBt2wB2h7W58iJSf?=
 =?us-ascii?q?Zy5Vut1DOA2g3Q6+xJLkU5mbTHJ5Mkx7M9mJUevErFEyTrgkv5lrWWeV8h+uWw?=
 =?us-ascii?q?6+TofLHmppiEOo9wiwH+KbgumtelDeQ3NAgOQnKX+eOm1L3s5UH5QbNKgeMqkq?=
 =?us-ascii?q?TBrpzWOccWqrSkDwNI0Ysv8QizAjmm3dgCgHUKLkpJeBedgIjoP1HOLur4DfC6?=
 =?us-ascii?q?g1m0iTdk2fXGPqD4DprQMHfDjqnufbJk50FHzwoz0NZf6I5KBbEaJ/7zXk7xtN?=
 =?us-ascii?q?/GARMjPA203v7qCNF81oMYRGKODbWVMKLUsV+U+O0vJ/OAa5MSuDb4MPUl4fnu?=
 =?us-ascii?q?jXk2mV8bYKmlx5wXaGq3Hvh+OUWWfWLsgssdEWcNpgc+SO3qiF6cXjJJaHeyQr?=
 =?us-ascii?q?kx5jU6CIKgEIfCSZqhgL2H3CenAJJWYnpKBUyLEXftJM25XewRYneSPtN5iW5D?=
 =?us-ascii?q?ErygUJM6kxepsgD81vxgNOWT/yQZsZfq0p9y//HSkhcpsiV5CtnY32yTQmUno2?=
 =?us-ascii?q?UTWjVj2al+pVB6mE6O1LU9j/FGGNgW/f5QTwohKbbayOp1Dc20XRjOKcyUQlSr?=
 =?us-ascii?q?ScnzHDcqU9gqyMUPaUsuJ9L3ohnd3ibiLL4fjLuNTMg4+7zd01D+JsxmzHCA2L?=
 =?us-ascii?q?Mml1MrS9EJNGHgj7MppCbJAIucq0iFmrziUK0N0CPJ8C/X1WeSsVseVQdhXajB?=
 =?us-ascii?q?WVgbZ03ft9O/4VnNGez9QY87OxdMnJbRYpBBbcfk2BAfHK/u?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AuAAAj0xNchxHrdtBlHQEBBQEHBQGBU?=
 =?us-ascii?q?gcBCwGBMIE5gSmDfIh4jSZ8jUeJFIF2ERgDEYdHIjUIDQEDAQEBAQEBAgETAQE?=
 =?us-ascii?q?BCgsJCBsOIwyCNgUCAxoBBoJcAQIDAQIgBBkBAQQKKQECAwECBgEBCgsNAgIiB?=
 =?us-ascii?q?AICAwEeEgEFARwGEwWDHAGCAAEEmjg8ih9wfDOCdgEBBYcoCBJ5izOBVz+BEYJ?=
 =?us-ascii?q?dNYFBgV0ChGeCV4lEl1YHAoIkBIRlik0YgiqPKAuZRw8hgScDggkzGjB0BoI1C?=
 =?us-ascii?q?YISGINVhRSFP0ExgQeLQIF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0AuAAAj0xNchxHrdtBlHQEBBQEHBQGBUgcBCwGBMIE5gSm?=
 =?us-ascii?q?DfIh4jSZ8jUeJFIF2ERgDEYdHIjUIDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCN?=
 =?us-ascii?q?gUCAxoBBoJcAQIDAQIgBBkBAQQKKQECAwECBgEBCgsNAgIiBAICAwEeEgEFARw?=
 =?us-ascii?q?GEwWDHAGCAAEEmjg8ih9wfDOCdgEBBYcoCBJ5izOBVz+BEYJdNYFBgV0ChGeCV?=
 =?us-ascii?q?4lEl1YHAoIkBIRlik0YgiqPKAuZRw8hgScDggkzGjB0BoI1CYISGINVhRSFP0E?=
 =?us-ascii?q?xgQeLQIF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,353,1539673200"; 
   d="scan'208";a="44085020"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 14 Dec 2018 08:03:50 -0800
Received: from localhost ([::1]:34286 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gXpwM-0001LK-3U
	for like.xu@linux.intel.com; Fri, 14 Dec 2018 11:03:50 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:41714)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gXpvx-0001KN-JA
	for qemu-devel@nongnu.org; Fri, 14 Dec 2018 11:03:27 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gXpvu-0000sG-Hg
	for qemu-devel@nongnu.org; Fri, 14 Dec 2018 11:03:25 -0500
Received: from mail-ot1-x343.google.com ([2607:f8b0:4864:20::343]:46199)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gXpvt-0000pu-S3
	for qemu-devel@nongnu.org; Fri, 14 Dec 2018 11:03:22 -0500
Received: by mail-ot1-x343.google.com with SMTP id w25so5806372otm.13
	for <qemu-devel@nongnu.org>; Fri, 14 Dec 2018 08:03:21 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=FYgaHoxdSYupcqz5rw9aZ7Kh1Hu4dihET3/9CM9gYbU=;
	b=bSwiaQOIvrPemxtxhv4siZ8k/YHyWwuZyHImgp/KZa+pJIMtN2Ol6j7It8kv1KodOx
	sKGBcIsgsEk3TkRPKXZ/Qsa61igWzoGEsFUH88Q48lBGivaShAjCTcskSwJlQAFk5yu+
	ODL7qKKTFpq3YCDLQdydkRCgYxsojLOFFtC/k=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=FYgaHoxdSYupcqz5rw9aZ7Kh1Hu4dihET3/9CM9gYbU=;
	b=IgDJg5cAGd5fCD+INa272xrB7JOkHL3zfTX4P5w4u/UsFb0VEhy/TBHceIn1z3zrLf
	08CSHfs4gNwsd30dUwFxKdG5fnoUWruHE2ZCGGHPFiPgsLUbnJguWD3ayDR01TjTJzcf
	KnHg/Ia80slS5eAUJ9KWNe0pu0SOaMErdrh+XDF62M4l70fAhDc48Wwqd2BvM6chBglo
	hqw+zfITPSpEdlK+2DEeW7pSsc6Fv+uWxJUd/h7AeDf9cNcaTIlG2iXnsTLASc9/7Jr/
	jcQqAelSWQorolySqcxBicGE42YRZw6Wx4IrFQWi8ts+90zB5PDYHPCog4RmwLz9qTGa
	fE2A==
X-Gm-Message-State: AA+aEWZehfL4w9pNXwSfX1ZMyaa513P18pntKPYrLBnfNnh1L95R4mf1
	/MBJSGe2A0VdjSpS1mEg4qyfxl1n0oynAX5iO3NDcg==
X-Google-Smtp-Source: AFSGD/UU2GmSTMK+6kzMHaPZjbeNIzCm3vu+VZmpPg4FNaCKym+zTV0nGdcYxKiKI1xNtvNUc53iWgLonikN0w23Tkg=
X-Received: by 2002:a9d:3786:: with SMTP id x6mr2485913otb.238.1544803400895; 
	Fri, 14 Dec 2018 08:03:20 -0800 (PST)
MIME-Version: 1.0
References: <20181213040126.6768-1-david@gibson.dropbear.id.au>
In-Reply-To: <20181213040126.6768-1-david@gibson.dropbear.id.au>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Fri, 14 Dec 2018 16:03:08 +0000
Message-ID: <CAFEAcA_4xV2M0Tgw6KSSQ7DOhv3r=FhETH_Yhmg2h0UT3AYS9g@mail.gmail.com>
To: David Gibson <david@gibson.dropbear.id.au>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::343
Subject: Re: [Qemu-devel] [PULL 00/27] ppc-for-4.0 queue 20181213
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Laurent Vivier <lvivier@redhat.com>, gkurz@kaod.org,
	QEMU Developers <qemu-devel@nongnu.org>, spopovyc@redhat.com,
	qemu-ppc <qemu-ppc@nongnu.org>,
	=?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Thu, 13 Dec 2018 at 04:01, David Gibson <david@gibson.dropbear.id.au> wrote:
>
> The following changes since commit 4b3aab204204ca742836219b97b538d90584f4f2:
>
>   Merge remote-tracking branch 'remotes/vivier2/tags/trivial-patches-pull-request' into staging (2018-12-11 22:26:44 +0000)
>
> are available in the Git repository at:
>
>   git://github.com/dgibson/qemu.git tags/ppc-for-4.0-20181213
>
> for you to fetch changes up to 67888a17b6683600ae3fa64ca275c737ba8a9a45:
>
>   spapr/xive: use the VCPU id as a NVT identifier (2018-12-13 09:44:04 +1100)
>
> ----------------------------------------------------------------
> ppc patch queue 2018-12-13
>
> Here's the first ppc and spapr pull request for 4.0.  Highlights are:
>
>  * The start of support for the POWER9 "XIVE" interrupt controller
>    (not complete enough to use yet, but we're getting there)
>  * A number of g_new vs. g_malloc cleanups
>  * Some IRQ wiring cleanups
>  * A fix for how we advertise NUMA nodes to the guest for pseries
>
> ---------------------------------------------------------------


Compile errors in the windows cross-build. These look like
they're assumptions that "long" is 64 bits, which it is not on Windows.
For instance the PPC_BIT macro should be using the ULL suffix, not UL
("UL" is almost always a bug: either the constant is 32-bit, in
which case "U" is what you want, or it's 64-bit and you need "ULL").

Using __builtin_ffsl() directly in target/ppc/cpu.h also looks
a bit dubious -- this should be rephrased to use ctz32() or ctz64()
instead.

In file included from /home/petmay01/qemu-for-merges/hw/intc/xive.c:13:0:
/home/petmay01/qemu-for-merges/hw/intc/xive.c: In function 'xive_router_notify':
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflow
in implicit constant conversion [-Werror=overflow]
 #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_BIT(bs))
                                 ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
definition of macro 'MASK_TO_LSH'
 # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
                                                  ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1366:28: note: in
expansion of macro 'GETFIELD_BE64'
                            GETFIELD_BE64(EAS_END_BLOCK, eas.w),
                            ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:120:25:
note: in expansion of macro 'PPC_BITMASK'
 #define EAS_END_BLOCK   PPC_BITMASK(4, 7)        /* Destination END block# */
                         ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1366:42: note: in
expansion of macro 'EAS_END_BLOCK'
                            GETFIELD_BE64(EAS_END_BLOCK, eas.w),
                                          ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
shift count is negative [-Werror=shift-count-negative]
 #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
                                              ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1366:28: note: in
expansion of macro 'GETFIELD_BE64'
                            GETFIELD_BE64(EAS_END_BLOCK, eas.w),
                            ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflow
in implicit constant conversion [-Werror=overflow]
 #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_BIT(bs))
                                 ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
definition of macro 'MASK_TO_LSH'
 # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
                                                  ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1367:28: note: in
expansion of macro 'GETFIELD_BE64'
                            GETFIELD_BE64(EAS_END_INDEX, eas.w),
                            ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:121:25:
note: in expansion of macro 'PPC_BITMASK'
 #define EAS_END_INDEX   PPC_BITMASK(8, 31)       /* Destination END index */
                         ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1367:42: note: in
expansion of macro 'EAS_END_INDEX'
                            GETFIELD_BE64(EAS_END_INDEX, eas.w),
                                          ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
shift count is negative [-Werror=shift-count-negative]
 #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
                                              ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1367:28: note: in
expansion of macro 'GETFIELD_BE64'
                            GETFIELD_BE64(EAS_END_INDEX, eas.w),
                            ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c: In function
'xive_eas_pic_print_info':
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflow
in implicit constant conversion [-Werror=overflow]
 #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_BIT(bs))
                                 ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
definition of macro 'MASK_TO_LSH'
 # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
                                                  ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:31: note: in
expansion of macro 'GETFIELD_BE64'
                    (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
                               ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:120:25:
note: in expansion of macro 'PPC_BITMASK'
 #define EAS_END_BLOCK   PPC_BITMASK(4, 7)        /* Destination END block# */
                         ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:45: note: in
expansion of macro 'EAS_END_BLOCK'
                    (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
                                             ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
shift count is negative [-Werror=shift-count-negative]
 #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
                                              ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:31: note: in
expansion of macro 'GETFIELD_BE64'
                    (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
                               ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:120:25:
note: in expansion of macro 'PPC_BITMASK'
 #define EAS_END_BLOCK   PPC_BITMASK(4, 7)        /* Destination END block# */
                         ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:45: note: in
expansion of macro 'EAS_END_BLOCK'
                    (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
                                             ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
shift count is negative [-Werror=shift-count-negative]
 #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
                                              ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:31: note: in
expansion of macro 'GETFIELD_BE64'
                    (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
                               ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflow
in implicit constant conversion [-Werror=overflow]
 #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_BIT(bs))
                                 ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
definition of macro 'MASK_TO_LSH'
 # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
                                                  ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1401:31: note: in
expansion of macro 'GETFIELD_BE64'
                    (uint32_t) GETFIELD_BE64(EAS_END_INDEX, eas->w),
                               ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:121:25:
note: in expansion of macro 'PPC_BITMASK'
 #define EAS_END_INDEX   PPC_BITMASK(8, 31)       /* Destination END index */
                         ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1401:45: note: in
expansion of macro 'EAS_END_INDEX'
                    (uint32_t) GETFIELD_BE64(EAS_END_INDEX, eas->w),
                                             ^
/home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
shift count is negative [-Werror=shift-count-negative]
 #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
                                              ^
/home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
note: in expansion of macro 'GETFIELD'
 #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
                                  ^
/home/petmay01/qemu-for-merges/hw/intc/xive.c:1401:31: note: in
expansion of macro 'GETFIELD_BE64'
                    (uint32_t) GETFIELD_BE64(EAS_END_INDEX, eas->w),
                               ^


thanks
-- PMM

