<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Arithmetic and DSP</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part115.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part117.htm">Next &gt;</a></p><p class="s6" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark154">&zwnj;</a>Chapter - 5: Arithmetic and DSP<a name="bookmark378">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_172.png"/></span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part117.htm">Number Formats</a><a class="toc1" href="part118.htm">Integer Formats</a><a class="toc1" href="part119.htm">Integer Groups</a><a class="toc2" href="part120.htm">INT16</a><a class="toc2" href="part121.htm">INT8</a><a class="toc2" href="part122.htm">INT7</a><a class="toc2" href="part123.htm">INT6</a><a class="toc2" href="part124.htm">INT4</a><a class="toc2" href="part125.htm">INT3</a><a class="toc1" href="part126.htm">Floating-Point Formats</a><a class="toc2" href="part127.htm">Formats</a><a class="toc2" href="part128.htm">Representation</a><a class="toc2" href="part129.htm">Rounding</a><a class="toc1" href="part130.htm">Block Floating Point</a><a class="toc0" href="part131.htm">ALU8</a><a class="toc1" href="part132.htm">Description</a><a class="toc1" href="part133.htm">Parameters</a><a class="toc1" href="part134.htm">Ports</a><a class="toc1" href="part135.htm">Functions</a><a class="toc1" href="part136.htm">Instantiation Templates</a><a class="toc2" href="part137.htm">Verilog</a><a class="toc2" href="part138.htm">VHDL</a><a class="toc0" href="part139.htm">ACX_MLP72</a><a class="toc1" href="part140.htm">Numerical Formats</a><a class="toc1" href="part141.htm">Parallel Multiplications</a><a class="toc1" href="part142.htm">Memories</a><a class="toc1" href="part143.htm">Instantiation</a><a class="toc1" href="part144.htm">Common Stages</a><a class="toc2" href="part145.htm">Stages</a><a class="toc2" href="part147.htm">Modes</a><a class="toc2" href="part148.htm">Common Signals</a><a class="toc2" href="part151.htm">Input Selection</a><a class="toc1" href="part154.htm">Integer Modes</a><a class="toc2" href="part155.htm">Byte Selection</a><a class="toc2" href="part163.htm">Multiplier Stage</a><a class="toc2" href="part169.htm">Output Stage</a><a class="toc1" href="part172.htm">Integrated LRAM</a><a class="toc2" href="part173.htm">Standalone LRAM</a><a class="toc2" href="part174.htm">LRAM Operational Modes</a><a class="toc2" href="part175.htm">LRAM Virtual Ports</a><a class="toc2" href="part176.htm">Interconnection Diagram</a><a class="toc2" href="part177.htm">FIFO Address Generators</a><a class="toc2" href="part181.htm">Parameters</a><a class="toc2" href="part182.htm">Ports</a><a class="toc1" href="part183.htm">Block Floating-Point Modes</a><a class="toc2" href="part184.htm">Input Selection</a><a class="toc2" href="part186.htm">Byte Selection</a><a class="toc2" href="part192.htm">Ports</a><a class="toc2" href="part193.htm">Parameters</a><a class="toc1" href="part194.htm">Floating-Point Modes</a><a class="toc2" href="part195.htm">Byte Selection</a><a class="toc2" href="part200.htm">Multiplication Stage</a><a class="toc2" href="part202.htm">Output Stage</a><a class="toc1" href="part205.htm">Verilog</a><a class="toc0" href="part206.htm">ACX_MLP72_INT</a><a class="toc1" href="part207.htm">Parameters</a><a class="toc1" href="part208.htm">Ports</a><a class="toc1" href="part209.htm">Input Data Mapping</a><a class="toc1" href="part210.htm">Output Formatting and Error Conditions</a><a class="toc1" href="part211.htm">Asynchronous Reset Rules</a><a class="toc1" href="part212.htm">Inference</a><a class="toc2" href="part213.htm">Examples</a><a class="toc1" href="part217.htm">Instantiation Template</a><a class="toc2" href="part218.htm">Verilog</a><a class="toc0" href="part219.htm">ACX_MLP72_INT8_MULT_4X</a><a class="toc1" href="part220.htm">Parameters</a><a class="toc1" href="part221.htm">Ports</a><a class="toc1" href="part222.htm">Timing Diagrams</a><a class="toc1" href="part223.htm">Inference</a><a class="toc2" href="part224.htm">Examples</a><a class="toc1" href="part229.htm">Instantiation Template</a><a class="toc2" href="part230.htm">Verilog</a><a class="toc0" href="part231.htm">ACX_MLP72_INT16_MULT_2X</a><a class="toc1" href="part232.htm">Parameters</a><a class="toc1" href="part233.htm">Ports</a><a class="toc1" href="part234.htm">Timing Diagrams</a><a class="toc1" href="part235.htm">Inference</a><a class="toc2" href="part236.htm">Examples</a><a class="toc1" href="part241.htm">Instantiation Template</a><a class="toc2" href="part242.htm">Verilog</a><a class="toc0" href="part243.htm">Integer Library</a><a class="toc1" href="part244.htm">MLP Registers</a><a class="toc2" href="part245.htm">Clock Enable and Reset</a><a class="toc1" href="part246.htm">Accumulation</a><a class="toc1" href="part247.htm">ACX_INT_MULT</a><a class="toc2" href="part248.htm">Parameters</a><a class="toc2" href="part249.htm">Ports</a><a class="toc2" href="part250.htm">Usage and Inference</a><a class="toc2" href="part251.htm">Architecture</a><a class="toc2" href="part252.htm">Output</a><a class="toc2" href="part253.htm">Instantiation Templates</a><a class="toc1" href="part256.htm">ACX_INT_MULT_N</a><a class="toc2" href="part257.htm">Parameters</a><a class="toc2" href="part258.htm">Ports</a><a class="toc2" href="part262.htm">Usage and Inference</a><a class="toc2" href="part263.htm">Instantiation Templates</a><a class="toc1" href="part266.htm">ACX_INT_MULT_ADD</a><a class="toc2" href="part267.htm">Parameters</a><a class="toc2" href="part268.htm">Ports</a><a class="toc2" href="part271.htm">Usage and Inference</a><a class="toc2" href="part272.htm">Instantiation Templates</a><a class="toc1" href="part275.htm">ACX_INT_RLB_MULT</a><a class="toc2" href="part276.htm">Parameters</a><a class="toc2" href="part277.htm">Ports</a><a class="toc2" href="part278.htm">Usage and Inference</a><a class="toc2" href="part279.htm">Instantiation Templates</a><a class="toc1" href="part282.htm">ACX_INT_SQUARE_ADD</a><a class="toc2" href="part283.htm">Parameters</a><a class="toc2" href="part284.htm">Ports</a><a class="toc2" href="part287.htm">Usage and Inference</a><a class="toc2" href="part288.htm">Instantiation Templates</a><a class="toc1" href="part291.htm">ACX_INT_COMPLEX_MULT</a><a class="toc2" href="part292.htm">Parameters</a><a class="toc2" href="part293.htm">Ports</a><a class="toc2" href="part294.htm">Usage and Inference</a><a class="toc2" href="part295.htm">Instantiation Templates</a><a class="toc0" href="part298.htm">Floating-Point Library</a><a class="toc1" href="part299.htm">Introduction</a><a class="toc1" href="part300.htm">MLP Registers</a><a class="toc2" href="part301.htm">Clock Enable and Reset</a><a class="toc1" href="part302.htm">Accumulation</a><a class="toc1" href="part303.htm">Floating-Point Format</a><a class="toc1" href="part304.htm">Output Status</a><a class="toc1" href="part305.htm">ACX_FP_ADD</a><a class="toc2" href="part306.htm">Parameters</a><a class="toc2" href="part307.htm">Ports</a><a class="toc2" href="part308.htm">Usage and Inference</a><a class="toc2" href="part309.htm">Instantiation Templates</a><a class="toc1" href="part312.htm">ACX_FP_MULT</a><a class="toc2" href="part313.htm">Parameters</a><a class="toc2" href="part314.htm">Ports</a><a class="toc2" href="part315.htm">Usage and Inference</a><a class="toc2" href="part316.htm">Instantiation Templates</a><a class="toc1" href="part319.htm">ACX_FP_MULT_PLUS</a><a class="toc2" href="part320.htm">Parameters</a><a class="toc2" href="part321.htm">Ports</a><a class="toc2" href="part322.htm">Usage and Inference</a><a class="toc2" href="part323.htm">Instantiation Templates</a><a class="toc1" href="part326.htm">ACX_FP_MULT_2X</a><a class="toc2" href="part327.htm">Parameters</a><a class="toc2" href="part328.htm">Ports</a><a class="toc2" href="part329.htm">Usage and Inference</a><a class="toc2" href="part330.htm">Instantiation Templates</a><a class="toc1" href="part333.htm">ACX_FP_MULT_ADD</a><a class="toc2" href="part334.htm">Parameters</a><a class="toc2" href="part335.htm">Ports</a><a class="toc2" href="part336.htm">Usage and Inference</a><a class="toc2" href="part337.htm">Instantiation Templates</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part115.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part117.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
