<!DOCTYPE html>
<html lang="en" dir="ltr">
<head>
  <meta charset="utf-8" />
  <title>publications</title>
<meta name="generator" content="DokuWiki"/>
<meta name="robots" content="index,follow"/>
<meta name="keywords" content="publications"/>
<link rel="search" type="application/opensearchdescription+xml" href="/lib/exe/opensearch.php" title="Dutt Research Group"/>
<link rel="start" href="/"/>
<link rel="contents" href="/doku.php/publications?do=index" title="Sitemap"/>
<link rel="alternate" type="application/rss+xml" title="Recent changes" href="/feed.php"/>
<link rel="alternate" type="application/rss+xml" title="Current namespace" href="/feed.php?mode=list&amp;ns="/>
<link rel="alternate" type="text/html" title="Plain HTML" href="/doku.php/publications?do=export_xhtml"/>
<link rel="alternate" type="text/plain" title="Wiki Markup" href="/doku.php/publications?do=export_raw"/>
<link rel="canonical" href="http://duttgroup.ics.uci.edu/doku.php/publications"/>
<link rel="stylesheet" type="text/css" href="/lib/exe/css.php?t=ach-duttgroup&amp;tseed=54072e98af2b439fe56bb5d1cc31ca7a"/>
<script type="text/javascript">/*<![CDATA[*/var NS='';var JSINFO = {"id":"publications","namespace":"","isadmin":0,"isauth":0};
/*!]]>*/</script>
<script type="text/javascript" charset="utf-8" src="/lib/exe/js.php?tseed=54072e98af2b439fe56bb5d1cc31ca7a"></script>
<script type="text/x-mathjax-config">/*<![CDATA[*/MathJax.Hub.Config({
    tex2jax: {
        inlineMath: [ ["$","$"], ["\\(","\\)"] ],
        displayMath: [ ["$$","$$"], ["\\[","\\]"] ],
        processEscapes: true
    }
});
/*!]]>*/</script>
<script type="text/javascript" charset="utf-8" src="//cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS_HTML"></script>

    <script type="text/javascript">
    //<![CDATA[ 
    function LoadScript( url )
    {
     document.write( '<scr' + 'ipt type="text/javascript" src="' + url + '"><\/scr' + 'ipt>' ) ;        

    }
//]]> 

 </script>
</head>
<body>
<div class="dokuwiki export">
<!-- TOC START -->
<div id="dw__toc">
<h3 class="toggle">Table of Contents</h3>
<div>

<ul class="toc">
<li class="level1"><div class="li"><a href="#conference_papers">Conference Papers</a></div>
<ul class="toc">
<li class="level2"><div class="li"><a href="#section2016">2016</a></div></li>
<li class="level2"><div class="li"><a href="#section2015">2015</a></div></li>
<li class="level2"><div class="li"><a href="#section2014">2014</a></div></li>
<li class="level2"><div class="li"><a href="#section2013">2013</a></div></li>
<li class="level2"><div class="li"><a href="#section2012">2012</a></div></li>
<li class="level2"><div class="li"><a href="#section2011">2011</a></div></li>
<li class="level2"><div class="li"><a href="#section2010">2010</a></div></li>
<li class="level2"><div class="li"><a href="#section2009">2009</a></div></li>
</ul>
</li>
<li class="level1"><div class="li"><a href="#journal_articles">Journal Articles</a></div>
<ul class="toc">
<li class="level2"><div class="li"><a href="#section20161">2016</a></div></li>
<li class="level2"><div class="li"><a href="#section20151">2015</a></div></li>
<li class="level2"><div class="li"><a href="#section20141">2014</a></div></li>
<li class="level2"><div class="li"><a href="#section20131">2013</a></div></li>
<li class="level2"><div class="li"><a href="#section20121">2012</a></div></li>
<li class="level2"><div class="li"><a href="#section20111">2011</a></div></li>
<li class="level2"><div class="li"><a href="#section20101">2010</a></div></li>
<li class="level2"><div class="li"><a href="#section20091">2009</a></div></li>
</ul>
</li>
<li class="level1"><div class="li"><a href="#technical_reports">Technical Reports</a></div></li>
<li class="level1"><div class="li"><a href="#books">Books</a></div></li>
</ul>
</div>
</div>
<!-- TOC END -->

<h1 class="sectionedit1" id="conference_papers">Conference Papers</h1>
<div class="level1">

</div>
<!-- EDIT1 SECTION "Conference Papers" [1-33] -->
<h2 class="sectionedit2" id="section2016">2016</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>SPARTA: runtime task allocation for energy efficient heterogeneous many-cores</strong></div>
<ul>
<li class="level3"><div class="li"> Bryan Donyanavard, Tiago Mück, Santanu Sarma, Nikil Dutt:</div>
</li>
<li class="level3"><div class="li"> CODES+ISSS 2016</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Conquering MPSoC complexity with principles of a self-aware information processing factory</strong></div>
<ul>
<li class="level3"><div class="li"> Nikil Dutt, Fadi J. Kurdahi, Rolf Ernst, Andreas Herkersdorf:</div>
</li>
<li class="level3"><div class="li"> CODES+ISSS 2016</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>HAMEX: Heterogeneous Architecture and Memory Exploration framework</strong></div>
<ul>
<li class="level3"><div class="li"> Kasra Moazzemi, Roger Chen-Ying Hsieh and Nikil Dut</div>
</li>
<li class="level3"><div class="li"> RSP 2016</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Approximation knob: power capping meets energy efficiency</strong></div>
<ul>
<li class="level3"><div class="li"> Anil Kanduri, Mohammad Hashem Haghbayan, Amir-Mohammad Rahmani, Pasi Liljeberg, Axel Jantsch, Nikil D. Dutt, Hannu Tenhunen</div>
</li>
<li class="level3"><div class="li"> ICCAD 2016</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>HiCAP: Hierarchical FSM-based Dynamic Integrated CPU-GPU Frequency Capping Governor for Energy-Efficient Mobile Gaming</strong></div>
<ul>
<li class="level3"><div class="li"> Jurn-Gyu Park, Nikil D. Dutt, Hoyeonjiki Kim, Sung-Soo Lim</div>
</li>
<li class="level3"><div class="li"> ISLPED 2016</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Co-Cap: energy-efficient cooperative CPU-GPU frequency capping for mobile games</strong></div>
<ul>
<li class="level3"><div class="li"> Jurn-Gyu Park, Chen-Ying Hsieh, Nikil D. Dutt, Sung-Soo Lim:</div>
</li>
<li class="level3"><div class="li"> SAC 2016</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Cross-layer virtual/physical sensing and actuation for resilient heterogeneous many-core SoCs</strong></div>
<ul>
<li class="level3"><div class="li"> Santanu Sarma, Tiago Muck, Majid Shoushtari, Abbas BanaiyanMofrad, Nikil Dutt</div>
</li>
<li class="level3"><div class="li"> ASP-DAC 2016</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Self-Awareness in Cyber-Physical Systems</strong></div>
<ul>
<li class="level3"><div class="li"> Nikil Dutt, Nima Taherinejad</div>
</li>
<li class="level3"><div class="li"> VLSI Design 2016</div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT2 SECTION "2016" [34-1522] -->
<h2 class="sectionedit3" id="section2015">2015</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Exploiting Partially-Forgetful Memories for Approximate Computing</strong></div>
<ul>
<li class="level3"><div class="li"> Majid Shoushtari, Abbas BanaiyanMofrad, Nikil D. Dutt</div>
</li>
<li class="level3"><div class="li"> Embedded Systems Letters 7(1): 19-22 (2015)</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>CARLsim 3: A user-friendly and highly optimized library for the creation of neurobiologically detailed spiking neural networks</strong></div>
<ul>
<li class="level3"><div class="li"> Michael Beyeler, Kristofor D. Carlson, Ting-Shuo Chou, Nikil D. Dutt, Jeffrey L. Krichmar</div>
</li>
<li class="level3"><div class="li"> International Joint Conference on Neural Networks 2015</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Self-Aware Cyber-Physical Systems-on-Chip</strong></div>
<ul>
<li class="level3"><div class="li"> Nikil D. Dutt, Axel Jantsch, Santanu Sarma</div>
</li>
<li class="level3"><div class="li"> Proceedings of ICCAD 2015</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Run-DMC: Runtime dynamic heterogeneous multicore performance and power estimation for energy efficiency</strong></div>
<ul>
<li class="level3"><div class="li"> Tiago Muck, Santanu Sarma, Nikil Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of CODES+ISSS 2015</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Memory-aware cooperative CPU-GPU DVFS governor for mobile games</strong></div>
<ul>
<li class="level3"><div class="li"> Chen-Ying Hsieh, Jurn-Gyu Park, Nikil D. Dutt, Sung-Soo Lim</div>
</li>
<li class="level3"><div class="li"> Proceedings of ESTImedia 2015</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Protecting Caches Against Multiple Bit Upsets Using Embedded Erasure Coding</strong></div>
<ul>
<li class="level3"><div class="li"> A. BanaiyanMofrad, M. Ebrahimi, F. Oboril, M. Tahoori, and N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the IEEE European Test Symposium (ETS), [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Models, Abstractions, and Architectures: The Missing Links in Cyber-Physical Systems</strong></div>
<ul>
<li class="level3"><div class="li"> B. Balaji, M. Abdullah Al Faruque, N. Dutt, R. Gupta, Y. Agarwal</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 52nd Design Automation Conference (DAC), [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>SmartBalance: A Sensing-Driven Linux Load Balancer for Heterogeneous MPSoCs</strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, T. Muck, L. Bathen, N. Dutt, and A. Nicolau</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 52nd Design Automation Conference (DAC), [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Orchestrating Application Quality and Energy Storage Management in Solar-Powered Embedded Systems</strong></div>
<ul>
<li class="level3"><div class="li"> N. Dang,  H. Tajik,  N. Dutt,  N. Venkatasubramanian,  E. Bozorgzadeh</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 16th International Symposium on Quality Electronic Design (ISQED), [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Thermal Sensor Allocation for SoCs Based on Temperature Gradients</strong></div>
<ul>
<li class="level3"><div class="li"> J. Shin, F. Kurdahi, and N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 16th International Symposium on Quality Electronic Design (ISQED), [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>CyberPhysical-System-On-Chip (CPSoC) : A Self-Aware MPSoC Paradigm with Cross-Layer Virtual Sensing and Actuation</strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, N. Dutt, P. Gupta, N. Venkatasubramanian, and A. Nicolau</div>
</li>
<li class="level3"><div class="li"> Proceedings of the IEEE/ACM Design, Automation and Test in Europe (DATE), [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Cross-Layer Exploration of Heterogeneous Multicore Processor Configurations</strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on VLSI Design (VLSID), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7031723" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7031723"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT3 SECTION "2015" [1523-4377] -->
<h2 class="sectionedit4" id="section2014">2014</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>On-Chip Self-Awareness Using Cyberphysical-Systems-On-Chip (CPSoC)</strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, N. Dutt, P. Gupta, A. Nicolau, N. Venkatasubramanian</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 12th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS&#039;14), <a href="http://dl.acm.org/citation.cfm?id=2661648" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2661648"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>FPGA Emulation and Prototyping of a CyberPhysical-System-On-Chip (CPSoC)</strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Symposium on Rapid System Prototyping (RSP&#039;14), <a href="http://ieeexplore.ieee.org/xpl/abstractAuthors.jsp?arnumber=6966902" class="urlextern" title="http://ieeexplore.ieee.org/xpl/abstractAuthors.jsp?arnumber=6966902"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Quality-aware Mobile Graphics Workload Characterization for Energy-efficient DVFS Design</strong></div>
<ul>
<li class="level3"><div class="li"> J. Park, C.Y. Hsieh, N. Dutt, S. Lim</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 12th International Symposium on Embedded Systems for Real Time Multimedia (ESTIMEDIA&#039;14), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6962347" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6962347"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:park_estimedia14.pptx" class="media mediafile mf_pptx" title="presentations:park_estimedia14.pptx (709.8 KB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective</strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, N. Venkatasubramanian, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 51st Design Automation Conference (DAC&#039;14), <a href="http://dl.acm.org/citation.cfm?id=2596688" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2596688"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Multi-Layer Memory Resiliency</strong></div>
<ul>
<li class="level3"><div class="li"> N. Dutt, P. Gupta, A. Nicolau, A. BanaiyanMofrad, M. Gottscho, M. Namaki-Shoushtari</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 51st Design Automation Conference (DAC&#039;14), <a href="http://dl.acm.org/citation.cfm?id=2596684" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2596684"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches</strong></div>
<ul>
<li class="level3"><div class="li"> M. Gottscho, A. BanaiyanMofrad, N. Dutt, A. Nicolau, P. Gupta</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 51st Design Automation Conference (DAC&#039;14), <a href="http://dl.acm.org/citation.cfm?id=2593184" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2593184"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Minimal Sparse Observability of Complex Networks: Application to MPSoC Sensor Placement and Run-time Thermal Estimation &amp; Tracking</strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 17th Conference on Design, Automation and Test in Europe (DATE&#039;14), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6800543" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6800543"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:sarma_date_2014.ppt" class="media mediafile mf_ppt" title="presentations:sarma_date_2014.ppt (5 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>GPGPU Accelerated Simulation and Parameter Tuning for Neuromorphic Applications</strong></div>
<ul>
<li class="level3"><div class="li"> K. Carlson, M. Beyeler, N. Dutt, J. L. Krichmar</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 19th Asia and South Pacific Design Automation Conference (ASP-DAC&#039;14), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6742952" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6742952"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:carlson_aspdac_2014.pdf" class="media mediafile mf_pdf" title="presentations:carlson_aspdac_2014.pdf (1.6 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT4 SECTION "2014" [4378-7003] -->
<h2 class="sectionedit5" id="section2013">2013</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>A Reliable, Safe, and Secure Run-Time Platform for Cyber Physical Systems</strong></div>
<ul>
<li class="level3"><div class="li"> S.S. Lim, E.J. Im, N. Dutt, K.W. Lee, I. Shin, C.G. Lee, I. Lee</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 6th International Conference on Service-Oriented Computing and Applications (SOCA&#039;13), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6717317" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6717317"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>ARGO: Aging-aware GPGPU Register File Allocation</strong></div>
<ul>
<li class="level3"><div class="li"> M. Namaki-Shoushtari, A. Rahimi, N. Dutt, P. Gupta, R. K. Gupta</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 11th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS&#039;13), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6659017" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6659017"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:argo_shoushtari_codes-isss_2013.pptx" class="media mediafile mf_pptx" title="presentations:argo_shoushtari_codes-isss_2013.pptx (2.9 MB)">[slides]</a> <a href="/lib/exe/fetch.php/presentations:argo_shoushtari_codes-isss_2013.pdf" class="media mediafile mf_pdf" title="presentations:argo_shoushtari_codes-isss_2013.pdf (1.9 MB)">[poster]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Design Space Exploration and Parameter Tuning for Neuromorphic Applications</strong></div>
<ul>
<li class="level3"><div class="li"> K. D. Carlson, J. M. Nageswaran, N. Dutt, J. L. Krichmar</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 11th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS&#039;13), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6659007" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6659007"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Biologically Plausible Models of Homeostasis and STDP: Stability and Learning in Spiking Neural Networks</strong></div>
<ul>
<li class="level3"><div class="li"> K. Carlson, M. Richert, N. Dutt, J. L. Krichmar</div>
</li>
<li class="level3"><div class="li"> Proceedings of the  International Joint Conference on Neural Networks (IJCNN&#039;13), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6706961" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6706961"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>REMEDIATE: A Scalable Fault-tolerant Architecture for Low-Power NUCA Cache in Tiled CMPs</strong></div>
<ul>
<li class="level3"><div class="li"> A. BanaiyanMofrad, H. Homayoun, V. Kontorinis, D. Tullsen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 4th International Green Computing Conference (IGCC&#039;13),  <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6604500" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6604500"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:remediate_banaiyan_igcc_2013.pptx" class="media mediafile mf_pptx" title="presentations:remediate_banaiyan_igcc_2013.pptx (3.8 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Reliable On-Chip Systems in the Nano-Era: Lessons Learnt and Future Trends</strong></div>
<ul>
<li class="level3"><div class="li"> M. Shafique, L. Bauer, N. Dutt, P. Gupta, J. Henkel, S. Nassif, M. Tahoori, N. Wehn</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 50th Design Automation Conference (DAC&#039;13), <a href="http://dl.acm.org/citation.cfm?id=2488857" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2488857"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>VAWOM: Temperature and Process Variation Aware WearOut Management in 3D Multicore Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> H. Tajik, H. Houmayoun, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 50th Design Automation Conference (DAC&#039;13), <a href="http://dl.acm.org/citation.cfm?id=2488953" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2488953"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:vawom_dac13.pptx" class="media mediafile mf_pptx" title="presentations:vawom_dac13.pptx (510.4 KB)">[slides]</a> <a href="/lib/exe/fetch.php/presentations:vawom-dac_13-poster.pdf" class="media mediafile mf_pdf" title="presentations:vawom-dac_13-poster.pdf (868.1 KB)">[poster]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Vision-inspired Global Routing for Enhanced Performance and Reliability</strong></div>
<ul>
<li class="level3"><div class="li"> J. Shin,  N. Dutt, F. Kurdahi</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 14th International Symposium on Quality Electronic Design 2013 (ISQED&#039;13), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6523616&amp;tag=1" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6523616&amp;tag=1"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:shin_isqed_2013.pptx" class="media mediafile mf_pptx" title="presentations:shin_isqed_2013.pptx (1.2 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Modeling and Analysis of Fault-tolerant Distributed Memories for Networks-on-Chip</strong></div>
<ul>
<li class="level3"><div class="li"> A. BanaiyanMofrad, G. Girao, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 16th Conference on Design, Automation and Test in Europe (DATE&#039;13), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6513772" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=6513772"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:reliability-clustering_banaiyan_date_2013.pdf" class="media mediafile mf_pdf" title="presentations:reliability-clustering_banaiyan_date_2013.pdf (1.8 MB)">[poster]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Variability-Aware Memory Management for Nanoscale Computing</strong></div>
<ul>
<li class="level3"><div class="li"> N. Dutt, P. Gupta, A. Nicolau, L. Bathen, M. Gottscho</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC&#039;13), Invited Paper, <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6509584" class="urlextern" title="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6509584"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>VISA Synthesis: Variation-Aware Instruction Set Architecture Synthesis</strong></div>
<ul>
<li class="level3"><div class="li"> Y. Hara-Azumi, T. Azumi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC&#039;13), <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6509603" class="urlextern" title="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6509603"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:visa_synthesis_hara-azumi_aspdac_2013.pdf" class="media mediafile mf_pdf" title="presentations:visa_synthesis_hara-azumi_aspdac_2013.pdf (2.8 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT5 SECTION "2013" [7004-11080] -->
<h2 class="sectionedit6" id="section2012">2012</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Cross-layer Virtual Observers for Embedded Multiprocessor System-on-Chip </strong></div>
<ul>
<li class="level3"><div class="li"> S. Sarma, N. Dutt, N. Venkatasubramanian</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 11th Workshop on Adaptive and Reflective Middleware (ARM&#039;12), <a href="http://dl.acm.org/citation.cfm?id=2405683" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2405683"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>An Advanced Course Design for Mobile Embedded Software through Android Programming </strong></div>
<ul>
<li class="level3"><div class="li"> G. Jeong, D. Kang, S. Lim, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 2012 Workshop on Embedded and Cyber-Physical Systems Education (WESE&#039;12), <a href="http://dl.acm.org/citation.cfm?id=2530544.2530549" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2530544.2530549"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:wese-2012-jeong.pdf" class="media mediafile mf_pdf" title="presentations:wese-2012-jeong.pdf (2.4 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>AVid: Annotation Driven Video Decoding for HybridMemories</strong></div>
<ul>
<li class="level3"><div class="li"> C. Stancu, L. Bathen, N. Dutt, A. Nicolau</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 10th International Symposium on Embedded Systems for Real Time Multimedia (ESTIMEDIA&#039;12), <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6507022" class="urlextern" title="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6507022"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Novel NoC–based Design for Fault-tolerance of Last-level Caches in CMPs</strong></div>
<ul>
<li class="level3"><div class="li"> A. BanaiyanMofrad, G. Girao, and N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 10th International Symposium on Hardware/Software Codesign and System Synthesis, (CODES+ISSS&#039;12), <a href="http://dl.acm.org/citation.cfm?id=2380461" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2380461"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:nocft_codes_12.pptx" class="media mediafile mf_pptx" title="presentations:nocft_codes_12.pptx (1.3 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>ViPZonE: <abbr title="Operating System">OS</abbr>-Level Memory Variability-Driven Physical Address Zoning for Energy Savings</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, M. Gottscho, N. Dutt, P. Gupta, A. Nicolau</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 10th International Symposium on Hardware/Software Codesign and System Synthesis, (CODES+ISSS&#039;12), <a href="http://dl.acm.org/citation.cfm?id=2380457" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2380457"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:vipzone_codes_isss_final.pptx" class="media mediafile mf_pptx" title="presentations:vipzone_codes_isss_final.pptx (1.1 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>LRCG: Latch-based Random Clock-gating for Preventing Power Analysis Side-channel Attacks</strong></div>
<ul>
<li class="level3"><div class="li"> K. Tanimura, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 10th International Symposium on Hardware/Software Codesign and System Synthesis, (CODES+ISSS&#039;12), <a href="http://dl.acm.org/citation.cfm?doid=2380445.2380515" class="urlextern" title="http://dl.acm.org/citation.cfm?doid=2380445.2380515"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:lrcg_codes_12.pptx" class="media mediafile mf_pptx" title="presentations:lrcg_codes_12.pptx (4.2 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Software Controlled Memories for Scalable Many-Core Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA&#039;12), Invited Keynote Paper, <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=6301551" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=6301551"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>PTL: PCM Translation Layer</strong></div>
<ul>
<li class="level3"><div class="li"> Z. Shao, N. Chang, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI&#039;12), Invited Paper, <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6296503" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6296503"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>HaVOC: A Hybrid-Memory-aware Virtualization Layer for On-Chip Distributed ScratchPad and Non-Volatile Memories</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 49th Design Automation Conference (DAC&#039;12),  <a href="http://dl.acm.org/citation.cfm?doid=2228360.2228438" class="urlextern" title="http://dl.acm.org/citation.cfm?doid=2228360.2228438"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:havoc_bathen_dac_2012.pptx" class="media mediafile mf_pptx" title="presentations:havoc_bathen_dac_2012.pptx (1.1 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Meta-Cure: A Reliability Enhancement Strategy for Metadata in NAND Flash Memory Storage Systems</strong></div>
<ul>
<li class="level3"><div class="li"> Y. Wang, L. Bathen, Z. Shao, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 49th Design Automation Conference (DAC&#039;12), <a href="http://dl.acm.org/citation.cfm?doid=2228360.2228401" class="urlextern" title="http://dl.acm.org/citation.cfm?doid=2228360.2228401"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Spiking Neuron Model of Basal Forebrain Enhancement of Visual Attention</strong></div>
<ul>
<li class="level3"><div class="li"> M. Avery, J. Krichmar, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 2012 International Joint Conference on Neural Networks (IJCNN&#039;12), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=6252578" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=6252578"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>3D-FlashMap: A Physical-Location-Aware Block Mapping Strategy for 3D NAND Flash Memory</strong></div>
<ul>
<li class="level3"><div class="li"> Y. Wang, L. Bathen, Z. Shao, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 15th Conference on Design, Automation and Test in Europe (DATE&#039;12), <a href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176694" class="urlextern" title="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176694"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>VaMV: Variability-aware Memory Virtualization</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt, P. Gupta, A. Nicolau</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 15th Conference on Design, Automation and Test in Europe (DATE&#039;12), <em class="u">Best IP Award</em>, <a href="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176479" class="urlextern" title="http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176479"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT6 SECTION "2012" [11081-15385] -->
<h2 class="sectionedit7" id="section2011">2011</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Exploiting Unreliable Memories</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Symposium on Electronic System Design (ISE&#039;11), Invited Keynote Paper, [paper] <a href="/lib/exe/fetch.php/presentations:ised2011.pptx" class="media mediafile mf_pptx" title="presentations:ised2011.pptx (3.5 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Neuromorphic Modeling Abstractions and Simulation of Large-Scale Cortical Networks</strong></div>
<ul>
<li class="level3"><div class="li"> J. Moorkanikara, M. Richert, N. Dutt, J. Krichmar</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on Computer Aided Design (ICCAD&#039;11), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6105350" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6105350"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>DynaPoMP: Dynamic Policy-Driven Memory Protection for SPM-based Embedded Systems</strong></div>
<ul>
<li class="level3"><div class="li"> D. Hong, L. Bathen, S. Lim, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 6th Workshop on Embedded Systems Security (WESS&#039;11), <a href="http://dl.acm.org/citation.cfm?id=2072274.2072279" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2072274.2072279"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>SPMVisor: Dynamic ScratchPad Memory Virtualization for Secure, Low Power and High Performance, Distributed On-Chip Memories</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, D. Shin, S. Lim, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS&#039;11), <em class="u">Best Paper Award Nomination</em>, <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=06062321" class="urlextern" title="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=06062321"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:esweek11.v2.pptx" class="media mediafile mf_pptx" title="presentations:esweek11.v2.pptx (507.3 KB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>FFT-Cache: A Flexible Fault-Tolerant Cache Architecture for Ultra Low Voltage Operation</strong></div>
<ul>
<li class="level3"><div class="li"> A. BanaiyanMofrad, H. Homayoun, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES&#039;11), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6062035" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6062035"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:fft-cache_final.pptx" class="media mediafile mf_pptx" title="presentations:fft-cache_final.pptx (493.4 KB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>TrustGeM: Dynamic Trusted Environment Generation for Chip-Multiprocessors</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 4th Annual IEEE International Symposium on Hardware-Oriented Security and Trust (HOST&#039;11), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5954994" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5954994"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Slack-aware Scheduling on Coarse Grained Reconfigurable Arrays</strong></div>
<ul>
<li class="level3"><div class="li"> G. Ansaloni, K. Tanimura, L. Pozzi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 2011 Conference on Design, Automation and Test in Europe (DATE&#039;11), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763323" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763323"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>E-RoC: Embedded RAIDs-on-Chip for Low Power Distributed Dynamically Managed Reliable Memories</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 2011 Conference on Design, Automation and Test in Europe (DATE&#039;11), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763191&amp;tag=1" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763191&amp;tag=1"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:date2011_v3.pptx" class="media mediafile mf_pptx" title="presentations:date2011_v3.pptx (462.5 KB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT7 SECTION "2011" [15386-18058] -->
<h2 class="sectionedit8" id="section2010">2010</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Towards Practical High-Level Synthesis from Large Behavioral Descriptions</strong></div>
<ul>
<li class="level3"><div class="li"> Y. Azumi-Hara, T. Matsuba, H. Tomiyama, S. Honda, H. Takada, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International SoC Design Conference (ISOCC&#039;10), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5682969&amp;tag=1" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5682969&amp;tag=1"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Towards Reverse Engineering The Brain: Modeling Abstractions and Simulation Frameworks</strong></div>
<ul>
<li class="level3"><div class="li"> J. Moorkanikara, M. Richert, N. Dutt and J. Krichmar</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on Very Large Scale Integration (VLSI-SoC&#039;10), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5642630" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5642630"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>PoliMakE: A Policy Making Engine for Secure Embedded Software Execution on Chip-Multiprocessors</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 5th Workshop on Embedded Systems Security (WESS&#039;10), <a href="http://dl.acm.org/citation.cfm?id=1873550" class="urlextern" title="http://dl.acm.org/citation.cfm?id=1873550"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:wess10.pptx" class="media mediafile mf_pptx" title="presentations:wess10.pptx (989.2 KB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>E &lt; MC^2 : Less Energy through Multi-Copy Cache</strong></div>
<ul>
<li class="level3"><div class="li"> A. Chakraborty, H. Homayoun, A. Khajeh, N. Dutt, A. Eltawil, F. Kurdahi</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES&#039;10), <a href="http://dl.acm.org/citation.cfm?id=1878956" class="urlextern" title="http://dl.acm.org/citation.cfm?id=1878956"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>ExCCel: Exploration of Complementary Cells for Efficient DPA Attack Resistivity</strong></div>
<ul>
<li class="level3"><div class="li"> K. Tanimura, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 3rd  International Symposium on Hardware-Oriented Security and Trust (HOST&#039;10), [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Multiple Sleep Modes Leakage Control in Peripheral Circuits of a All Major SRAM-Based Processor Units</strong></div>
<ul>
<li class="level3"><div class="li"> H. Homayoun, A. Sasan, A. Gupta, A. Veidenbaum, F. Kurdahi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on Computing Frontiers (CF&#039;10), <a href="http://dl.acm.org/citation.cfm?id=1787339" class="urlextern" title="http://dl.acm.org/citation.cfm?id=1787339"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Inter and Intra Kernel Reuse Analysis Driven Pipelining on Chip-Multiprocessors</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, Y. Ahn, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 2010 International Symposium on VLSI Design, Automation &amp; Test (VLSI-DAT&#039;10), <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=05496725" class="urlextern" title="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=05496725"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Routing-aware Application Mapping Considering Steiner Points for Coarse-grained Reconfigurable Architecture</strong></div>
<ul>
<li class="level3"><div class="li"> G. Lee, S. Lee, K. Choi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 6th International Symposium on Applied Reconfigurable Computing (ARC&#039;10), <a href="http://link.springer.com/chapter/10.1007/978-3-642-12133-3_22" class="urlextern" title="http://link.springer.com/chapter/10.1007/978-3-642-12133-3_22"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor</strong></div>
<ul>
<li class="level3"><div class="li"> H. Homayoun, A. Gupta, A. Veidenbaum, F. Kurdahi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC&#039;10), <a href="http://dl.acm.org/citation.cfm?id=2174846" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2174846"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:hipeac-10.ppt" class="media mediafile mf_ppt" title="presentations:hipeac-10.ppt (2.9 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT8 SECTION "2010" [18059-21052] -->
<h2 class="sectionedit9" id="section2009">2009</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>A Methodology for Power-aware Pipelining via High-Level Performance Model Evaluations</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, Y. Ahn, S. Pasricha, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 10th International Workshop on Microprocessor Test and Verification (MTV&#039;09), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=5460786" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=5460786"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:mtv09_v3.pptx" class="media mediafile mf_pptx" title="presentations:mtv09_v3.pptx (1014.9 KB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>QoS-aware Dynamic Power Management  for Coarse-Grained Reconfigurable Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> G. Lee, M. Jo, Y. Ahn, K. Choi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 2009  International Conference on Field Programmable Technology (FPT&#039;09), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5377623" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5377623"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Inter-kernel Data Reuse and Pipelining on Chip-Multiprocessors for Multimedia Applications</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, Y. Ahn, S. Pasricha, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 7th IEEE Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA&#039;09), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5336815" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5336815"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:estimedia09_v3.pptx" class="media mediafile mf_pptx" title="presentations:estimedia09_v3.pptx (1.2 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Adaptive Reduced Bit-width Instruction Set Architecture (adapt-rISA)</strong></div>
<ul>
<li class="level3"><div class="li"> S. Soares, A. Halambi, A. Shrivastava, F. Wagner, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of the 17th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC&#039;09) , <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6041329" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6041329"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:adaptrisa.ppt" class="media mediafile mf_ppt" title="presentations:adaptrisa.ppt (634.5 KB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>TransMutations: Towards a Human-Quality Optimizing Compiler</strong></div>
<ul>
<li class="level3"><div class="li"> A. Halambi, N. Dutt, A. Nicolau</div>
</li>
<li class="level3"><div class="li"> Proceedings of the EuroMicro Digital System Design Conference (DSD&#039;09), Invited Keynote Paper, [paper] [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Efficient Simulation of Large-Scale Spiking Neural Networks Using CUDA Graphics Processors</strong></div>
<ul>
<li class="level3"><div class="li"> J. Moorkanikara, N. Dutt, J. Krichmar, A. Nicolau, A. Veidenbaum</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Joint Conference on Neural Networks (IJCNN&#039;09), <em class="u">Best Paper Award</em>, <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=5179043" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=5179043"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Computing Spike-Based Convolutions on GPUs</strong></div>
<ul>
<li class="level3"><div class="li"> J. Moorkanikara, N. Dutt, Y. Wang, T.  Delbrueck</div>
</li>
<li class="level3"><div class="li"> Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS&#039;09), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5118158" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5118158"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>On Chip Communication-Architecture Based Thermal Management for SoCs</strong></div>
<ul>
<li class="level3"><div class="li"> A. Gupta, S. Pasricha, N. Dutt, F. Kurdahi, K. Khouri, M. Abadir</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Symposium on VLSI Design, Automation &amp; Test (VLSI-DAT&#039;09), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=5158099" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=5158099"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Conservative Approximation Method for the Verification of Preemptive Scheduling using Timed Automata</strong></div>
<ul>
<li class="level3"><div class="li"> G. Madl, S. Abdelwahed, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Proceedings of IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’09), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4840586" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4840586"  rel="nofollow">[paper]</a><a href="/lib/exe/fetch.php/presentations:rtas09.odp" class="media mediafile mf_odp" title="presentations:rtas09.odp (1.3 MB)">[slides]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>TRAM: A Tool For Temperature and Reliability Aware Memory Design</strong></div>
<ul>
<li class="level3"><div class="li"> A Khajeh, A Gupta, N Dutt, F Kurdahi, A Eltawil</div>
</li>
<li class="level3"><div class="li"> Proceedings of the Conference on Design, Automation and Test in Europe (DATE&#039;09), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5090685" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5090685"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Dynamically Reconfigurable On-Chip Communication Architectures for Multi Use-Case Chip Multiprocessor Applications</strong></div>
<ul>
<li class="level3"><div class="li"> S. Pasricha, N. Dutt, F. Kurdahi</div>
</li>
<li class="level3"><div class="li"> Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC&#039;09), <a href="http://dl.acm.org/citation.cfm?id=1509642" class="urlextern" title="http://dl.acm.org/citation.cfm?id=1509642"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications</strong></div>
<ul>
<li class="level3"><div class="li"> S. Pasricha, N. Dutt, F. Kurdahi</div>
</li>
<li class="level3"><div class="li"> Proceedings of the International Conference on VLSI Design (VLSI Design&#039;09), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=4749721" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&amp;arnumber=4749721"  rel="nofollow">[paper]</a> [slides]</div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT9 SECTION "2009" [21053-25088] -->
<h1 class="sectionedit10" id="journal_articles">Journal Articles</h1>
<div class="level1">

</div>
<!-- EDIT10 SECTION "Journal Articles" [25089-25120] -->
<h2 class="sectionedit11" id="section20161">2016</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Toward Smart Embedded Systems: A Self-aware System-on-Chip (SoC) Perspective</strong></div>
<ul>
<li class="level3"><div class="li"> Nikil D. Dutt, Axel Jantsch, Santanu Sarma</div>
</li>
<li class="level3"><div class="li"> ACM Trans. Embedded Comput. Syst</div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT11 SECTION "2016" [25121-25317] -->
<h2 class="sectionedit12" id="section20151">2015</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Exploiting Partially-Forgetful Memories for Approximate Computing</strong></div>
<ul>
<li class="level3"><div class="li"> M. Shoushtari, A. BanayianMofrad, and N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Embedded Systems Letters (IEEE-ESL), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7014269" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7014269"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation</strong></div>
<ul>
<li class="level3"><div class="li"> A. Banaiyanmofrad, H. Homayoun, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2629566" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2629566"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Cooperative On-Chip Temperature Estimation Using Multiple Virtual Sensors</strong></div>
<ul>
<li class="level3"><div class="li"> J. Shin, F. Kurdahi, and N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Embedded Systems Letters (IEEE-ESL), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=7035030" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&amp;arnumber=7035030"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT12 SECTION "2015" [25318-26135] -->
<h2 class="sectionedit13" id="section20141">2014</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage Systems</strong></div>
<ul>
<li class="level3"><div class="li"> Y. Wang, M. Huang, Z. Shao, H. Chan, L. Bathen, and N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6926929" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6926929"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Multicopy Cache: A Highly Energy-Efficient Cache Architecture</strong></div>
<ul>
<li class="level3"><div class="li"> A. Chakraborty, H. Homayoun, A. Khajeh, N. Dutt, A. Eltawil, F. Kurdahi</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (TECS), <a href="http://dl.acm.org/citation.cfm?id=2632162" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2632162"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>SPMCloud: Towards the Single-Chip Embedded ScratchPad Memory-Based Storage Cloud</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Design Automation of Electronic Systems (TODAES), <a href="http://dl.acm.org/citation.cfm?id=2611755" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2611755"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>ViPZonE: Hardware Power Variability-Aware Virtual Memory Management for Energy Savings</strong></div>
<ul>
<li class="level3"><div class="li"> M. Gottscho, L. A. D. Bathen, N. Dutt, A. Nicolau, P. Gupta</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Computers, <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6827906" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6827906"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>NoC-based Fault-tolerant Cache Design in Chip Multiprocessors</strong></div>
<ul>
<li class="level3"><div class="li"> A. Banaiyanmofrad, G. Girão, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2567939" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2567939"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Embedded RAIDs-on-chip for Bus-based Chip-multiprocessors</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2533316" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2533316"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Efficient Spiking Neural Network Model of Pattern Motion Selectivity in Visual Cortex</strong></div>
<ul>
<li class="level3"><div class="li"> M. Beyeler, M. Richert, N. Dutt, J. Krichmar</div>
</li>
<li class="level3"><div class="li"> ELSEVIER Neuroinformatics, <a href="http://link.springer.com/article/10.1007/s12021-014-9220-y" class="urlextern" title="http://link.springer.com/article/10.1007/s12021-014-9220-y"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory</strong></div>
<ul>
<li class="level3"><div class="li"> Y. Wang, Z. Shao, H. Chan, L. Bathen, N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Very Large Scale Integration Systems (TVLSI), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6678650" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6678650"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>An Efficient Automated Parameter Tuning Framework for Spiking Neural Networks</strong></div>
<ul>
<li class="level3"><div class="li"> K. Carlson, J. Nageswaran, N. Dutt, J. Krichmar</div>
</li>
<li class="level3"><div class="li"> Frontiers in Neuroscience, <a href="http://www.frontiersin.org/Journal/10.3389/fnins.2014.00010/abstract" class="urlextern" title="http://www.frontiersin.org/Journal/10.3389/fnins.2014.00010/abstract"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT13 SECTION "2014" [26136-28575] -->
<h2 class="sectionedit14" id="section20131">2013</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Mechanisms Underlying the Basal Forebrain Enhancement of Top-down and Bottom-up Attention</strong></div>
<ul>
<li class="level3"><div class="li"> M. Avery, N. Dutt, J. L. Krichmar</div>
</li>
<li class="level3"><div class="li"> European Journal of Neuroscience, <a href="http://onlinelibrary.wiley.com/doi/10.1111/ejn.12433/full" class="urlextern" title="http://onlinelibrary.wiley.com/doi/10.1111/ejn.12433/full"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Large-scale Neural Network Model of the Influence of Neuromodulatory Levels on Working Memory and Behavior</strong></div>
<ul>
<li class="level3"><div class="li"> M. Avery, N. Dutt, J. L. Krichmar</div>
</li>
<li class="level3"><div class="li"> Frontiers in Computational Neuroscience, <a href="http://www.frontiersin.org/Journal/10.3389/fncom.2013.00133/abstract" class="urlextern" title="http://www.frontiersin.org/Journal/10.3389/fncom.2013.00133/abstract"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Categorization and Decision-making in a Neurobiologically Plausible Spiking Network Using a STDP-like Learning Rule</strong></div>
<ul>
<li class="level3"><div class="li"> M. Beyeler, N. Dutt, J. L. Krichmar</div>
</li>
<li class="level3"><div class="li"> ELSEVIER Neural Networks, <a href="http://www.sciencedirect.com/science/article/pii/S0893608013001986" class="urlextern" title="http://www.sciencedirect.com/science/article/pii/S0893608013001986"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>MultiMaKe: Chip-multiprocessor Driven Memory-aware Kernel Pipelining</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, Y. Ahn, S. Pasricha, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2435255" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2435255"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Virtualizing On-Chip Distributed ScratchPad Memories for Low Power and Trusted Application Execution</strong></div>
<ul>
<li class="level3"><div class="li"> L. Bathen, D. Shin, S. Lim, N. Dutt</div>
</li>
<li class="level3"><div class="li"> Springer Journal of Design Automation for Embedded Systems (DAES), <a href="http://link.springer.com/content/pdf/10.1007/s10617-012-9100-3" class="urlextern" title="http://link.springer.com/content/pdf/10.1007/s10617-012-9100-3"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Underdesigned and Opportunistic Computing in Presence of Hardware Variability</strong></div>
<ul>
<li class="level3"><div class="li"> P. Gupta, Y. Agarwal, L. Dolecek, N. Dutt, R.K. Gupta, R. Kumar, S. Mitra, T.S. Rosing, M.B. Srivastava, S. Swanson, D. Sylvester</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Keynote Paper, <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6387697" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6387697"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT14 SECTION "2013" [28576-30400] -->
<h2 class="sectionedit15" id="section20121">2012</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Combining Code Reordering and Cache Configuration</strong></div>
<ul>
<li class="level3"><div class="li"> A. Gordon-Ross, F. Vahid, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2399177" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2399177"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>xTune: A Formal Methodology for Cross-layer Tuning of Mobile Embedded Systems</strong></div>
<ul>
<li class="level3"><div class="li"> M. Kim, M. Stehr, C. Talcott, N. Dutt, N. Venkatasubramanian</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2362336.2362340&amp;coll=DL&amp;dl=ACM&amp;CFID=272767600&amp;CFTOKEN=23334910" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2362336.2362340&amp;coll=DL&amp;dl=ACM&amp;CFID=272767600&amp;CFTOKEN=23334910"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays</strong></div>
<ul>
<li class="level3"><div class="li"> G. Ansaloni, K. Tanimura, L. Pozzi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6349426" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6349426"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>HDRL: Homogeneous Dual-Rail Logic for DPA Attack Resistive Secure Circuit Design</strong></div>
<ul>
<li class="level3"><div class="li"> K. Tanimura, N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Embedded Systems Letters (IEEE-ESL), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6194265" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6194265"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>EAVE: Error Aware Video Encoding for Energy/QoS Tradeoffs</strong></div>
<ul>
<li class="level3"><div class="li"> K.W. Lee, N. Dutt, N. Venkatasubramanian</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2220336.2220349&amp;coll=DL&amp;dl=ACM&amp;CFID=272767600&amp;CFTOKEN=23334910" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2220336.2220349&amp;coll=DL&amp;dl=ACM&amp;CFID=272767600&amp;CFTOKEN=23334910"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Error-aware Algorithm/Architecture Co-exploration for Video Over Wireless Applications</strong></div>
<ul>
<li class="level3"><div class="li"> A. Khajeh, M. Kim, N. Dutt, A. Eltawil, F. Kurdahi</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/citation.cfm?id=2180892" class="urlextern" title="http://dl.acm.org/citation.cfm?id=2180892"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Resilient, Dependable CyberPhysical Systems: A Middleware Perspective</strong></div>
<ul>
<li class="level3"><div class="li"> G. Denker, N. Dutt, S. Mehrotra, M.Stehr, C. Talcott, N. Venkatasubramanian</div>
</li>
<li class="level3"><div class="li"> Springer Journal of Internet Services and Applications, <a href="http://link.springer.com/article/10.1007/s13174-011-0057-4" class="urlextern" title="http://link.springer.com/article/10.1007/s13174-011-0057-4"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT15 SECTION "2012" [30401-32427] -->
<h2 class="sectionedit16" id="section20111">2011</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>An Efficient and Flexible Simulation Environment for Modeling Large-Scale Cortical Processing</strong></div>
<ul>
<li class="level3"><div class="li"> M. Richert, J. Moorkanikara, N. Dutt, J. L. Krichmar</div>
</li>
<li class="level3"><div class="li"> Frontiers in Neuroinformatics, <a href="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC3172707/" class="urlextern" title="http://www.ncbi.nlm.nih.gov/pmc/articles/PMC3172707/"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Mapping Multi-Domain Applications onto Coarse-Grained Reconfigurable Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> G. Lee, K. Choi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5752434" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5752434"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Multi-Granularity Power Modeling Methodology for Embedded Processors</strong></div>
<ul>
<li class="level3"><div class="li"> Y. Park, S. Pasricha, N.D. Dutt, F. Kurdahi</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Very Large Scale Integration Systems (TVLSI), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5401086" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5401086"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT16 SECTION "2011" [32428-33309] -->
<h2 class="sectionedit17" id="section20101">2010</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> S. Banerjee, E. Bozorgzadeh, J. Noguera, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Reconfigurable Technology and Systems (TRETS), <a href="http://dl.acm.org/citation.cfm?id=1839488" class="urlextern" title="http://dl.acm.org/citation.cfm?id=1839488"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Partitioning Techniques for Partially Protected Caches in Resource-Constrained Embedded Systems</strong></div>
<ul>
<li class="level3"><div class="li"> K. Lee, A. Shrivastava, N. Dutt, N. Venkatasubramanian</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES), <a href="http://dl.acm.org/citation.cfm?id=1835423" class="urlextern" title="http://dl.acm.org/citation.cfm?id=1835423"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications</strong></div>
<ul>
<li class="level3"><div class="li"> S. Pasricha, F. Kurdahi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Very Large Scale Integration Systems (TVLSI),  <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5208261" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5208261"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>CAPPS: A Framework for Power-Performance Trade-Offs in On-Chip Communication Architecture Synthesis</strong></div>
<ul>
<li class="level3"><div class="li"> S. Pasricha, Y. Park, F. Kurdahi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Very Large Scale Integration Systems (TVLSI),  <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4814464" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4814464"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT17 SECTION "2010" [33310-34521] -->
<h2 class="sectionedit18" id="section20091">2009</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> <strong>Partially Protected Caches to Reduce Failures due to Soft Errors in Multimedia Applications</strong></div>
<ul>
<li class="level3"><div class="li"> K. Lee, A. Shrivastava, I. Issenin, N.D. Dutt, N. Venkatasubramanian</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Very Large Scale Integration Systems (TVLSI), <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4799213" class="urlextern" title="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4799213"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Cross-abstraction Functional Veriﬁcation and Performance Analysis of Chip Multiprocessor Designs</strong></div>
<ul>
<li class="level3"><div class="li"> G. Madl, S. Pasricha, N.  Dutt, S. Abdelwahed</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Industrial Informatics, Special section on Real-Time and (Networked) Embedded Systems, <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=5175491" class="urlextern" title="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=5175491"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Configurable Simulation Environment for the Efficient Simulation of Large-Scale Spiking Neural Networks on Graphics Processors</strong></div>
<ul>
<li class="level3"><div class="li"> J. Moorkanikara, N. Dutt, J. Krichmar,  A. Nicolau, A. Veidenbaum</div>
</li>
<li class="level3"><div class="li"> Neural Networks, <a href="http://www.sciencedirect.com/science/article/pii/S0893608009001373" class="urlextern" title="http://www.sciencedirect.com/science/article/pii/S0893608009001373"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Brain Derived Vision Algorithm on High Performance Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> J. Moorkanikara, A. Felch, A. Chandrasekhar, N, Dutt, R. Granger,  A. Nicolau,  A. Veidenbaum</div>
</li>
<li class="level3"><div class="li"> International Journal of Parallel Processing (IJPP), <a href="http://link.springer.com/content/pdf/10.1007/s10766-009-0106-9" class="urlextern" title="http://link.springer.com/content/pdf/10.1007/s10766-009-0106-9"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications</strong></div>
<ul>
<li class="level3"><div class="li"> D. Cho, S. Pasricha, I. Issenin, N. Dutt, Y. Paek</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4802221" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4802221"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Hybrid Compiled Simulation: An Efficient Technique for Instruction-set Architecture Simulation</strong></div>
<ul>
<li class="level3"><div class="li"> M. Reshadi, P. Mishra, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Embedded Computing Systems (ACM-TECS), <a href="http://dl.acm.org/ft_gateway.cfm?id=1509292&amp;type=pdf" class="urlextern" title="http://dl.acm.org/ft_gateway.cfm?id=1509292&amp;type=pdf"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>System-level PVT Variation Aware Power Exploration of On-Chip Communication Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> S. Pasricha, Y. Park, F. Kurdahi, N. Dutt</div>
</li>
<li class="level3"><div class="li"> ACM Transactions on Design Automation of Electronic Systems (ACM-TODAES), <a href="http://dl.acm.org/citation.cfm?id=1497561.1497563" class="urlextern" title="http://dl.acm.org/citation.cfm?id=1497561.1497563"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures</strong></div>
<ul>
<li class="level3"><div class="li"> A. Shrivastava, I. Issenin, N.  Dutt, S. Park, Y. Paek</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04785345" class="urlextern" title="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04785345"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Exploiting Application Data-parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations</strong></div>
<ul>
<li class="level3"><div class="li"> S. Banerjee, E. Bozorgzadeh, N. Dutt</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Very Large Scale Integration Systems  (TVLSI), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4745810" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4745810"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Fast Configurable-Cache Tuning with a Unified Second-Level Cache</strong></div>
<ul>
<li class="level3"><div class="li"> A. Gordon-Ross, F. Vahid, N. Dutt,</div>
</li>
<li class="level3"><div class="li"> IEEE Transactions on Very Large Scale Integration Systems  (TVLSI), <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4689316" class="urlextern" title="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4689316"  rel="nofollow">[paper]</a></div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT18 SECTION "2009" [34522-37729] -->
<h1 class="sectionedit19" id="technical_reports">Technical Reports</h1>
<div class="level1">
<ul>
<li class="level1"><div class="li"> <strong>Design Space Exploration Framework for Memory Exploration in Heterogeneous Architectures</strong> <a href="http://cecs.uci.edu/files/2016/07/CECS-TR-16-03.pdf" class="urlextern" title="http://cecs.uci.edu/files/2016/07/CECS-TR-16-03.pdf"  rel="nofollow">[CECS TR 16-03]</a></div>
<ul>
<li class="level3"><div class="li"> Kasra Moazzemi, Chen-Ying Hsieh, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Relaxing Manufacturing Guard-bands in Memories for Energy Saving</strong>  <a href="http://cecs.uci.edu/files/2014/07/CECS-TR-14-04-2.pdf" class="urlextern" title="http://cecs.uci.edu/files/2014/07/CECS-TR-14-04-2.pdf"  rel="nofollow">[CECS TR 14-04]</a></div>
<ul>
<li class="level3"><div class="li"> Majid Shoushtari, Abbas Banaiyan, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>SPMPool: Runtime SPM Management for Embedded Many-Cores</strong>  <a href="http://cecs.uci.edu/files/2014/07/CECS-TR-14-08.pdf" class="urlextern" title="http://cecs.uci.edu/files/2014/07/CECS-TR-14-08.pdf"  rel="nofollow">[CECS TR 14-08]</a></div>
<ul>
<li class="level3"><div class="li"> Hossein Tajik, Bryan Donyanavard, Janmartin Jahn, Joerg Henkel, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Cross-Layer Design Space Exploration of Heterogeneous Multicore Processors With Predictive Models</strong>  <a href="http://cecs.uci.edu/files/2014/06/CECS-TR-14-02.pdf" class="urlextern" title="http://cecs.uci.edu/files/2014/06/CECS-TR-14-02.pdf"  rel="nofollow">[CECS TR 14-02]</a></div>
<ul>
<li class="level3"><div class="li"> Santanu Sarma, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Strength of Diversity: Exploiting Cheap Heterogeneous Nosiy Sensors for Accurate Full-Chip Thermal Estimation and Prediction</strong>  <a href="http://cecs.uci.edu/files/2014/05/CECS-TR-14-01.pdf" class="urlextern" title="http://cecs.uci.edu/files/2014/05/CECS-TR-14-01.pdf"  rel="nofollow">[CECS TR 14-01]</a></div>
<ul>
<li class="level3"><div class="li"> Santanu Sarma, Nikil Dutt, Puneet Gupta</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Cyber Physical-System-On-Chip (CPSoC):  Sensor-Actuator Rich Self-Aware Computational Platform</strong>  <a href="http://cecs.uci.edu/files/2013/05/TR-13-06-revised.pdf" class="urlextern" title="http://cecs.uci.edu/files/2013/05/TR-13-06-revised.pdf"  rel="nofollow">[CECS TR 13-06]</a></div>
<ul>
<li class="level3"><div class="li"> Santanu Sarma, Nikil  Dutt, Nalini Venkatasubramanian, Alex Nicolau, Puneet Gupta</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Analyzing and Exploring Fault-tolerant Distributed memories for NoCs</strong>  <a href="http://cecs.uci.edu/files/2014/01/TR-12-15.pdf" class="urlextern" title="http://cecs.uci.edu/files/2014/01/TR-12-15.pdf"  rel="nofollow">[CECS TR 12-15]</a></div>
<ul>
<li class="level3"><div class="li"> Abbas BanaiyanMofrad, Gustavo Girao, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Mobile Embedded Software with Android: Course Design and Experience</strong>  <a href="http://cecs.uci.edu/files/2012/11/TR-12-101.pdf" class="urlextern" title="http://cecs.uci.edu/files/2012/11/TR-12-101.pdf"  rel="nofollow">[CECS TR 12-10]</a></div>
<ul>
<li class="level3"><div class="li"> Gu-Min Jeong, DOng-Byeong Kang, Sung-Soo Lim and Nikil D. Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>An Embedded Hybrid-Memory-Aware Virtualization Layer for Chip-Multiprocessor</strong>  <a href="http://cecs.uci.edu/files/2012/12/TR-12-033.pdf" class="urlextern" title="http://cecs.uci.edu/files/2012/12/TR-12-033.pdf"  rel="nofollow">[CECS TR 12-03]</a></div>
<ul>
<li class="level3"><div class="li"> Luis Angel D. Bathen, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Standard Cell-Based DPA Attack Countermeasure using Homogeneous Dual-Rail Logic (HDRL)</strong>  <a href="http://cecs.uci.edu/files/2012/11/TR12-01.pdf" class="urlextern" title="http://cecs.uci.edu/files/2012/11/TR12-01.pdf"  rel="nofollow">[CECS TR 12-01]</a></div>
<ul>
<li class="level3"><div class="li"> Kazuyuki Tanimura, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>A Case for an Adaptive and Opportunistic Variability-Aware Memory Virtualization Layer</strong>  <a href="http://www.cecs.uci.edu/technical_report/TR11-09.pdf" class="urlextern" title="http://www.cecs.uci.edu/technical_report/TR11-09.pdf"  rel="nofollow">[CECS TR 11-09]</a></div>
<ul>
<li class="level3"><div class="li"> Luis Angel D. Bathen, Puneet Gupta, Alex Nicolau, Nikil D. Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Towards Distributed On-Chip Memory Virtualization</strong>  <a href="http://www.cecs.uci.edu/technical_report/TR11-08.pdf" class="urlextern" title="http://www.cecs.uci.edu/technical_report/TR11-08.pdf"  rel="nofollow">[CECS TR 11-08]</a></div>
<ul>
<li class="level3"><div class="li"> Luis Angel D. Bathen, Dongyoun Shin, Sung-Soo Lim, Nikil D. Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Using a Flexible Fault-Tolerant Cache (FFT-Cache) to Improve Reliability in Ultra Low Voltage Operation</strong>  <a href="http://www.cecs.uci.edu/technical_report/TR11-07.pdf" class="urlextern" title="http://www.cecs.uci.edu/technical_report/TR11-07.pdf"  rel="nofollow">[CECS TR 11-07]</a></div>
<ul>
<li class="level3"><div class="li"> Abbas BanaiyanMofrad, Houman Homayoun, Nikil D. Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Low Overhead DPA Countermeasure using ExCCel (Exploration of Complementary Cells)</strong>  <a href="http://www.cecs.uci.edu/technical_report/TR10-04.pdf" class="urlextern" title="http://www.cecs.uci.edu/technical_report/TR10-04.pdf"  rel="nofollow">[CECS TR 10-04]</a></div>
<ul>
<li class="level3"><div class="li"> Kazuyuki Tanimura, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Towards Embedded RAIDs-on-Chip</strong>  <a href="http://www.cecs.uci.edu/technical_report/TR10-12.pdf" class="urlextern" title="http://www.cecs.uci.edu/technical_report/TR10-12.pdf"  rel="nofollow">[CECS TR 10-12]</a></div>
<ul>
<li class="level3"><div class="li"> Luis Angel D. Bathen, Nikil Dutt</div>
</li>
</ul>
</li>
</ul>
<hr />

</div>
<!-- EDIT19 SECTION "Technical Reports" [37730-41054] -->
<h1 class="sectionedit20" id="books">Books</h1>
<div class="level1">
<ul>
<li class="level1"><div class="li"> <strong>Processor Description Languages: Applications and Methodologies</strong></div>
<ul>
<li class="level3"><div class="li"> Prabhat Mishra, Nikil D. Dutt</div>
</li>
<li class="level3"><div class="li"> Morgan Kaufman/Elsevier Systems-on-Silicon Series, 2008, <a href="http://www.cise.ufl.edu/~prabhat/bookADL.html" class="urlextern" title="http://www.cise.ufl.edu/~prabhat/bookADL.html"  rel="nofollow">Link</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>On-Chip Communication Architectures: System on Chip Interconnect</strong></div>
<ul>
<li class="level3"><div class="li"> Sudeep Pasricha, Nikil D. Dutt</div>
</li>
<li class="level3"><div class="li"> Morgan Kaufman/Elsevier Systems-on-Silicon Series, 2008, <a href="http://www.engr.colostate.edu/~sudeep/research/book_comm.htm" class="urlextern" title="http://www.engr.colostate.edu/~sudeep/research/book_comm.htm"  rel="nofollow">Link</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Functional Verification of Programmable Embedded Architectures: A Top-Down Approach</strong></div>
<ul>
<li class="level3"><div class="li"> Prabhat Mishra, Nikil D. Dutt</div>
</li>
<li class="level3"><div class="li"> Springer, 2005, <a href="http://www.cise.ufl.edu/~prabhat/bookVerify.html" class="urlextern" title="http://www.cise.ufl.edu/~prabhat/bookVerify.html"  rel="nofollow">Link</a></div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits</strong></div>
<ul>
<li class="level3"><div class="li"> Sumit Gupta, Rajesh Gupta, Nikil D. Dutt, Alexandru Nicolau</div>
</li>
<li class="level3"><div class="li"> Kluwer Academic Publishers, Norwell, MA, 2004</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Memory Architecture Exploration for Programmable Embedded Systems</strong></div>
<ul>
<li class="level3"><div class="li"> Peter Grun, Nikil D. Dutt, Alexandru Nicolau</div>
</li>
<li class="level3"><div class="li"> Kluwer Academic Publishers, Norwell, MA, 2003</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration</strong></div>
<ul>
<li class="level3"><div class="li"> Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau</div>
</li>
<li class="level3"><div class="li"> Kluwer Academic Publishers, Norwell, MA, 1998</div>
</li>
</ul>
</li>
</ul>
<ul>
<li class="level1"><div class="li"> <strong>High Level Synthesis: Introduction to Chip and System Design</strong></div>
<ul>
<li class="level3"><div class="li"> Daniel D. Gajski, Nikil D. Dutt, Allen C-H Wu, Steve Y-L Lin</div>
</li>
<li class="level3"><div class="li"> Kluwer Academic Publishers, Norwell, MA, 1992</div>
</li>
<li class="level3"><div class="li"> Second Printing, Kluwer Academic Publishers, 1993</div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT20 SECTION "Books" [41055-] --></div>
</body>
</html>
