\hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl}{}\section{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl Namespace Reference}
\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl}\index{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl@{sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\+\_\+signal\+\_\+name} (fimp, port)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}{create\+\_\+components} (one\+\_\+edge, components)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}{create\+\_\+signals} (one\+\_\+edge, src\+\_\+fimp\+\_\+exists, dest\+\_\+fimp\+\_\+exists, signals)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}{create\+\_\+connection} (one\+\_\+edge, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}{connect\+\_\+one\+\_\+edge} (one\+\_\+edge, components, signals, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}{connect\+\_\+global\+\_\+inputs} (nodes, global\+\_\+inputs, exceptions=\{\})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}{create\+\_\+port\+\_\+connections} (port\+\_\+connections, connections, direction=\textquotesingle{}input\textquotesingle{})
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}{create\+\_\+top\+\_\+connections} (input\+\_\+actor\+\_\+and\+\_\+ports, output\+\_\+actor\+\_\+and\+\_\+ports, connections)
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a0725288caa57a5c518a1b9c2683291fa}{hsdf\+\_\+to\+\_\+vhdl}
\item 
def \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a34788575516a0c7731b0e5abd4d42231}{create\+\_\+empty\+\_\+vhdl} (sdf\+\_\+actor, output\+\_\+file=None, libraries=\{\}, fimp\+\_\+count=1, additional\+\_\+input\+\_\+ports=\mbox{[}$\,$\mbox{]})
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_ae3bc1b6b45064dcd26934de897ca43ce}{\+\_\+\+\_\+author\+\_\+\+\_\+} = \textquotesingle{}Shuo Li $<$contact@shuol.\+li$>$\textquotesingle{}
\item 
string \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a75916eaf9006c0cce223480e45896984}{\+\_\+\+\_\+version\+\_\+\+\_\+} = \textquotesingle{}2014-\/06-\/12-\/11\+:47\textquotesingle{}
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!connect\+\_\+global\+\_\+inputs@{connect\+\_\+global\+\_\+inputs}}
\index{connect\+\_\+global\+\_\+inputs@{connect\+\_\+global\+\_\+inputs}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{connect\+\_\+global\+\_\+inputs()}{connect\_global\_inputs()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+global\+\_\+inputs (\begin{DoxyParamCaption}\item[{}]{nodes,  }\item[{}]{global\+\_\+inputs,  }\item[{}]{exceptions = {\ttfamily \{\}} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Connect global input ports like clock or reset

  nodes
    array of sdf nodes

  global_inputs
    dict of strings
    {port name : port type}

  exceptions
    { fimp_index : [ port names ] }
\end{DoxyVerb}
 

Definition at line 178 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+port\+\_\+connections(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name().


\begin{DoxyCode}
178 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a4a40923ef153cf1f1a9da0c742b2e542}{connect\_global\_inputs}(nodes, global\_inputs, exceptions=\{\}):
179     \textcolor{stringliteral}{'''Connect global input ports like clock or reset}
180 \textcolor{stringliteral}{}
181 \textcolor{stringliteral}{      nodes}
182 \textcolor{stringliteral}{        array of sdf nodes}
183 \textcolor{stringliteral}{}
184 \textcolor{stringliteral}{      global\_inputs}
185 \textcolor{stringliteral}{        dict of strings}
186 \textcolor{stringliteral}{        \{port name : port type\}}
187 \textcolor{stringliteral}{}
188 \textcolor{stringliteral}{      exceptions}
189 \textcolor{stringliteral}{        \{ fimp\_index : [ port names ] \}}
190 \textcolor{stringliteral}{    '''}
191 
192     \textcolor{keywordflow}{for} n \textcolor{keywordflow}{in} nodes:
193         \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} n.input\_ports:
194             connect = \textcolor{keyword}{False}
195 
196             \textcolor{keywordflow}{if} n.fimp.index \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} exceptions.keys():
197                 connect = \textcolor{keyword}{True}
198             \textcolor{keywordflow}{else}:
199                 \textcolor{keywordflow}{if} p.name \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} exceptions[n.fimp.index]:
200                     connect = \textcolor{keyword}{True}
201 
202             \textcolor{keywordflow}{if} (connect == \textcolor{keyword}{True}) \textcolor{keywordflow}{and} (p.name \textcolor{keywordflow}{in} global\_inputs):
203                 signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(n.fimp, p)
204                 connections.append(\{\textcolor{stringliteral}{'dest'}: signal\_name, \textcolor{stringliteral}{'src'}: p.name\})
205 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!connect\+\_\+one\+\_\+edge@{connect\+\_\+one\+\_\+edge}}
\index{connect\+\_\+one\+\_\+edge@{connect\+\_\+one\+\_\+edge}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{connect\+\_\+one\+\_\+edge()}{connect\_one\_edge()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{components,  }\item[{}]{signals,  }\item[{}]{connections }\end{DoxyParamCaption})}

\begin{DoxyVerb}Generate necessary parts for connecting one sdf edge

  one_edge
    sdf.edge

  current_components
    current used components
    dict of arrays
    outer keys are the entity names
    inner keys are fimp instances
    e.g. { 'fft_64' : [ fft_0, fft_1 ] }

  signals
    current used components
    dict of strings
    keys are signal names
    values are signal types
    e.g. { 'counter_output' : 'integer range 0 to 3' }

  connections
    array of dicts, keys = [ 'src', 'dest' ], all strings (signal names)
    e.g. [ { 'src': 'counter', 'dest' : 'fsm_state_input' } ]
\end{DoxyVerb}
 

Definition at line 146 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+components(), sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+connection(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+signals().



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().


\begin{DoxyCode}
146 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}{connect\_one\_edge}(one\_edge, components, signals, connections):
147     \textcolor{stringliteral}{'''Generate necessary parts for connecting one sdf edge}
148 \textcolor{stringliteral}{}
149 \textcolor{stringliteral}{      one\_edge}
150 \textcolor{stringliteral}{        sdf.edge}
151 \textcolor{stringliteral}{}
152 \textcolor{stringliteral}{      current\_components}
153 \textcolor{stringliteral}{        current used components}
154 \textcolor{stringliteral}{        dict of arrays}
155 \textcolor{stringliteral}{        outer keys are the entity names}
156 \textcolor{stringliteral}{        inner keys are fimp instances}
157 \textcolor{stringliteral}{        e.g. \{ 'fft\_64' : [ fft\_0, fft\_1 ] \}}
158 \textcolor{stringliteral}{}
159 \textcolor{stringliteral}{      signals}
160 \textcolor{stringliteral}{        current used components}
161 \textcolor{stringliteral}{        dict of strings}
162 \textcolor{stringliteral}{        keys are signal names}
163 \textcolor{stringliteral}{        values are signal types}
164 \textcolor{stringliteral}{        e.g. \{ 'counter\_output' : 'integer range 0 to 3' \}}
165 \textcolor{stringliteral}{}
166 \textcolor{stringliteral}{      connections}
167 \textcolor{stringliteral}{        array of dicts, keys = [ 'src', 'dest' ], all strings (signal names)}
168 \textcolor{stringliteral}{        e.g. [ \{ 'src': 'counter', 'dest' : 'fsm\_state\_input' \} ]}
169 \textcolor{stringliteral}{    '''}
170 
171     src\_fimp\_exists, dest\_fimp\_exists = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}{create\_components}(
172         one\_edge, components)
173 
174     \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}{create\_signals}(one\_edge, src\_fimp\_exists, dest\_fimp\_exists, signals)
175 
176     \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}{create\_connection}(one\_edge, connections)
177 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+components@{create\+\_\+components}}
\index{create\+\_\+components@{create\+\_\+components}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+components()}{create\_components()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+components (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{components }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create component declarations if necessary.

  components
    dict of arrays
    keys are the function names (entity names)
    values are the fimp instances used for the function
    e.g. {'fft' : [ fft_0, fft_1, fft_2 ]}
\end{DoxyVerb}
 

Definition at line 33 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge().


\begin{DoxyCode}
33 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a3672bd3c4fb6d5c86df2d4cd1f64e875}{create\_components}(one\_edge, components):
34     \textcolor{stringliteral}{'''Create component declarations if necessary.}
35 \textcolor{stringliteral}{}
36 \textcolor{stringliteral}{      components}
37 \textcolor{stringliteral}{        dict of arrays}
38 \textcolor{stringliteral}{        keys are the function names (entity names)}
39 \textcolor{stringliteral}{        values are the fimp instances used for the function}
40 \textcolor{stringliteral}{        e.g. \{'fft' : [ fft\_0, fft\_1, fft\_2 ]\}}
41 \textcolor{stringliteral}{    '''}
42 
43     src\_entity\_name = one\_edge.src\_actor.base\_actor.name
44     dest\_entity\_name = one\_edge.dest\_actor.base\_actor.name
45 
46     src\_fimp = one\_edge.src\_actor.fimp
47     dest\_fimp = one\_edge.dest\_actor.fimp
48 
49     src\_fimp\_exists = \textcolor{keyword}{False}
50     dest\_fimp\_exists = \textcolor{keyword}{False}
51 
52     \textcolor{keywordflow}{if} src\_entity\_name \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components.keys():
53         components[src\_entity\_name] = [src\_fimp]
54     \textcolor{keywordflow}{else}:
55         \textcolor{keywordflow}{if} src\_fimp \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components[src\_entity\_name]:
56             components[src\_entity\_name].append(src\_fimp)
57         \textcolor{keywordflow}{else}:
58             src\_fimp\_exists = \textcolor{keyword}{True}
59 
60     \textcolor{keywordflow}{if} dest\_entity\_name \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components.keys():
61         components[dest\_entity\_name] = [dest\_fimp]
62     \textcolor{keywordflow}{else}:
63         \textcolor{keywordflow}{if} dest\_fimp \textcolor{keywordflow}{not} \textcolor{keywordflow}{in} components[dest\_entity\_name]:
64             components[dest\_entity\_name].append(dest\_fimp)
65         \textcolor{keywordflow}{else}:
66             dest\_fimp\_exists = \textcolor{keyword}{True}
67 
68     \textcolor{keywordflow}{return} src\_fimp\_exists, dest\_fimp\_exists
69 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+connection@{create\+\_\+connection}}
\index{create\+\_\+connection@{create\+\_\+connection}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+connection()}{create\_connection()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+connection (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{connections }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create signal connections for one edge
\end{DoxyVerb}
 

Definition at line 93 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+examples.\+hsdfg.\+format, and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name().



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge().


\begin{DoxyCode}
93 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5381a4c2d460f5f0490d0361e37917e9}{create\_connection}(one\_edge, connections):
94     \textcolor{stringliteral}{'''Create signal connections for one edge}
95 \textcolor{stringliteral}{    '''}
96 
97     \textcolor{comment}{# when size is different,}
98     \textcolor{comment}{# we need to split the source port or the destination port}
99 
100     \textcolor{comment}{# if the source port is wider: N to 1}
101     \textcolor{keyword}{def }n\_to\_one(src\_port, dest\_port, n, src\_signal\_name, dest\_signal\_name):
102 
103         \textcolor{comment}{# destination is also std\_logic\_vector}
104         \textcolor{keywordflow}{if} dest\_port.type.name.lower().startswith(\textcolor{stringliteral}{'std\_logic\_vector'}):
105             \textcolor{keywordflow}{return} [\{\textcolor{stringliteral}{'dest'}: dest\_signal\_name,
106                      \textcolor{stringliteral}{'src'}: src\_signal\_name +
107                      \textcolor{stringliteral}{'( \{i\} * \{width\} - 1 downto 0)'}.\hyperlink{namespacesylva_1_1examples_1_1hsdfg_ab3510a0b8457362330aa4d9fd2209590}{format}(i=i, width=dest\_port.type.size)\}
108                     \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} range(n)]
109         \textcolor{comment}{# destination is std\_logic}
110         \textcolor{keywordflow}{else}:
111             \textcolor{keywordflow}{return} [\{\textcolor{stringliteral}{'dest'}: dest\_signal\_name,
112                      \textcolor{stringliteral}{'src'}: src\_signal\_name + \textcolor{stringliteral}{'(\{i\})'}.\hyperlink{namespacesylva_1_1examples_1_1hsdfg_ab3510a0b8457362330aa4d9fd2209590}{format}(i=i)\}
113                     \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} range(n)]
114 
115     \textcolor{comment}{# if the destination port is wider: 1 to N}
116     \textcolor{keyword}{def }one\_to\_n(src\_port, dest\_port, n, src\_signal\_name, dest\_signal\_name):
117 
118         \textcolor{comment}{# source is also std\_logic\_vector}
119         \textcolor{keywordflow}{if} src\_port.type.name.lower().startswith(\textcolor{stringliteral}{'std\_logic\_vector'}):
120             \textcolor{keywordflow}{return} [\{\textcolor{stringliteral}{'dest'}: dest\_signal\_name +
121                      \textcolor{stringliteral}{'( \{i\} * \{width\} - 1 downto 0)'}.\hyperlink{namespacesylva_1_1examples_1_1hsdfg_ab3510a0b8457362330aa4d9fd2209590}{format}(i=i, width=src\_port.type.size),
122                      \textcolor{stringliteral}{'src'}: src\_signal\_name\}
123                     \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} range(n)]
124         \textcolor{comment}{# source is std\_logic}
125         \textcolor{keywordflow}{else}:
126             \textcolor{keywordflow}{return} [\{\textcolor{stringliteral}{'dest'}: dest\_signal\_name + \textcolor{stringliteral}{'(\{i\})'}.\hyperlink{namespacesylva_1_1examples_1_1hsdfg_ab3510a0b8457362330aa4d9fd2209590}{format}(i=i),
127                      \textcolor{stringliteral}{'src'}: src\_signal\_name\}
128                     \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} range(n)]
129 
130     src\_fimp = one\_edge.src\_actor.fimp
131     dest\_fimp = one\_edge.dest\_actor.fimp
132 
133     src\_port = one\_edge.src\_port
134     dest\_port = one\_edge.dest\_port
135 
136     src\_signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(src\_fimp, src\_port)
137     dest\_signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(dest\_fimp, dest\_port)
138 
139     \textcolor{keywordflow}{if} src\_port.type.size == dest\_port.type.size:
140         connections.append(\{\textcolor{stringliteral}{'dest'}: dest\_signal\_name, \textcolor{stringliteral}{'src'}: src\_signal\_name\})
141     \textcolor{keywordflow}{elif} src\_port.type.size > dest\_port.type.size:
142         connections += n\_to\_one(src\_port, dest\_port, int(src\_port.type.size / dest\_port.type.size), 
      src\_signal\_name, dest\_signal\_name)
143     \textcolor{keywordflow}{else}:
144         connections += one\_to\_n(src\_port, dest\_port, int(dest\_port.type.size / src\_port.type.size), 
      src\_signal\_name, dest\_signal\_name)
145 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a34788575516a0c7731b0e5abd4d42231}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a34788575516a0c7731b0e5abd4d42231}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+empty\+\_\+vhdl@{create\+\_\+empty\+\_\+vhdl}}
\index{create\+\_\+empty\+\_\+vhdl@{create\+\_\+empty\+\_\+vhdl}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+empty\+\_\+vhdl()}{create\_empty\_vhdl()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+empty\+\_\+vhdl (\begin{DoxyParamCaption}\item[{}]{sdf\+\_\+actor,  }\item[{}]{output\+\_\+file = {\ttfamily None},  }\item[{}]{libraries = {\ttfamily \{\}},  }\item[{}]{fimp\+\_\+count = {\ttfamily 1},  }\item[{}]{additional\+\_\+input\+\_\+ports = {\ttfamily \mbox{[}\mbox{]}} }\end{DoxyParamCaption})}



Definition at line 325 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+examples.\+hsdfg.\+format.



Referenced by sylva.\+code\+\_\+generation.\+air.\+air\+\_\+to\+\_\+vhdl(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().


\begin{DoxyCode}
325                       additional\_input\_ports=[]):
326 
327     \textcolor{keywordflow}{if} output\_file == \textcolor{keywordtype}{None}:
328         output\_file = sdf\_actor.name + \textcolor{stringliteral}{'.vhdl'}
329 
330     interface = vhdl\_generation.interface(entity\_name=sdf\_actor.name,
331                                           libraries=libraries,
332                                           input\_ports=dict([(p.name, p.type.name) \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} (
      sdf\_actor.input\_ports + additional\_input\_ports)]),
333                                           output\_ports=dict([(p.name, p.type.name) \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} 
      sdf\_actor.output\_ports]))
334 
335     architectures = [vhdl\_generation.architecture(entity\_name=sdf\_actor.name,
336                                                   architecture\_name=\textcolor{stringliteral}{'fimp\_\{0\}'}.
      \hyperlink{namespacesylva_1_1examples_1_1hsdfg_ab3510a0b8457362330aa4d9fd2209590}{format}(i))
337                      \textcolor{keywordflow}{for} i \textcolor{keywordflow}{in} xrange(fimp\_count)]
338 
339     \textcolor{keywordflow}{return} vhdl\_generation.vhdl\_file(interface, architectures, output\_file)
340 \end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+port\+\_\+connections@{create\+\_\+port\+\_\+connections}}
\index{create\+\_\+port\+\_\+connections@{create\+\_\+port\+\_\+connections}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+port\+\_\+connections()}{create\_port\_connections()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+port\+\_\+connections (\begin{DoxyParamCaption}\item[{}]{port\+\_\+connections,  }\item[{}]{connections,  }\item[{}]{direction = {\ttfamily \textquotesingle{}input\textquotesingle{}} }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create port to signal connections

  port_connections
    { 'data_in_re' : [ {'fimp' : fft_0, 'port' : data_in_re} ] }

  connections
    current established connections

  direction
    'input' or 'output'
\end{DoxyVerb}
 

Definition at line 207 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+global\+\_\+inputs(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().


\begin{DoxyCode}
207                             direction=\textcolor{stringliteral}{'input'}):
208     \textcolor{stringliteral}{'''Create port to signal connections}
209 \textcolor{stringliteral}{}
210 \textcolor{stringliteral}{      port\_connections}
211 \textcolor{stringliteral}{        \{ 'data\_in\_re' : [ \{'fimp' : fft\_0, 'port' : data\_in\_re\} ] \}}
212 \textcolor{stringliteral}{}
213 \textcolor{stringliteral}{      connections}
214 \textcolor{stringliteral}{        current established connections}
215 \textcolor{stringliteral}{}
216 \textcolor{stringliteral}{      direction}
217 \textcolor{stringliteral}{        'input' or 'output'}
218 \textcolor{stringliteral}{    '''}
219 
220     \textcolor{keywordflow}{for} top\_port\_name, fimp\_ports \textcolor{keywordflow}{in} port\_connections:
221         \textcolor{keywordflow}{if} direction == \textcolor{stringliteral}{'input'}:
222             \textcolor{keywordflow}{for} fimp\_port \textcolor{keywordflow}{in} fimp\_ports:
223                 fimp = fimp\_port[\textcolor{stringliteral}{'fimp'}]
224                 port = fimp\_port[\textcolor{stringliteral}{'port'}]
225                 dest\_signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} \(\backslash\)
226                     % (fimp.name, fimp.index, port.name)
227 
228                 connections.append(\{\textcolor{stringliteral}{'dest'}: dest\_signal\_name, \textcolor{stringliteral}{'src'}: top\_port\_name\})
229 
230         \textcolor{keywordflow}{elif} direction == \textcolor{stringliteral}{'output'}:
231             \textcolor{keywordflow}{for} fimp\_port \textcolor{keywordflow}{in} fimp\_ports:
232                 fimp = fimp\_port[\textcolor{stringliteral}{'fimp'}]
233                 port = fimp\_port[\textcolor{stringliteral}{'port'}]
234                 src\_signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} \(\backslash\)
235                     % (fimp.name, fimp.index, port.name)
236 
237                 connections.append(\{\textcolor{stringliteral}{'dest'}: top\_port\_name, \textcolor{stringliteral}{'src'}: src\_signal\_name\})
238 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+signals@{create\+\_\+signals}}
\index{create\+\_\+signals@{create\+\_\+signals}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+signals()}{create\_signals()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+signals (\begin{DoxyParamCaption}\item[{}]{one\+\_\+edge,  }\item[{}]{src\+\_\+fimp\+\_\+exists,  }\item[{}]{dest\+\_\+fimp\+\_\+exists,  }\item[{}]{signals }\end{DoxyParamCaption})}

\begin{DoxyVerb}create signals

  signal name
    string
    <function name>_<fimp index>_<port name>
\end{DoxyVerb}
 

Definition at line 70 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name().



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge().


\begin{DoxyCode}
70 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a7b3765f9d22f02a29cb6ecfb267ae7f0}{create\_signals}(one\_edge, src\_fimp\_exists, dest\_fimp\_exists, signals):
71     \textcolor{stringliteral}{'''create signals}
72 \textcolor{stringliteral}{}
73 \textcolor{stringliteral}{      signal name}
74 \textcolor{stringliteral}{        string}
75 \textcolor{stringliteral}{        <function name>\_<fimp index>\_<port name>}
76 \textcolor{stringliteral}{    '''}
77 
78     src\_fimp = one\_edge.src\_actor.fimp
79     dest\_fimp = one\_edge.dest\_actor.fimp
80 
81     \textcolor{keywordflow}{if} src\_fimp\_exists == \textcolor{keyword}{False}:
82         \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} src\_fimp.base\_actor.input\_ports \(\backslash\)
83                 + src\_fimp.base\_actor.output\_ports:
84             signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(src\_fimp, p)
85             signals[signal\_name] = p.type.name
86 
87     \textcolor{keywordflow}{if} dest\_fimp\_exists == \textcolor{keyword}{False}:
88         \textcolor{keywordflow}{for} p \textcolor{keywordflow}{in} dest\_fimp.base\_actor.input\_ports \(\backslash\)
89                 + dest\_fimp.base\_actor.output\_ports:
90             signal\_name = \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(dest\_fimp, p)
91             signals[signal\_name] = p.type.name
92 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!create\+\_\+top\+\_\+connections@{create\+\_\+top\+\_\+connections}}
\index{create\+\_\+top\+\_\+connections@{create\+\_\+top\+\_\+connections}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{create\+\_\+top\+\_\+connections()}{create\_top\_connections()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+top\+\_\+connections (\begin{DoxyParamCaption}\item[{}]{input\+\_\+actor\+\_\+and\+\_\+ports,  }\item[{}]{output\+\_\+actor\+\_\+and\+\_\+ports,  }\item[{}]{connections }\end{DoxyParamCaption})}

\begin{DoxyVerb}Create top level connections (e.g. clk or nrst) for the entire HSDF graph

  input_actor_and_ports
    e.g. [ ActorAndPort object ]

  output_actor_and_ports
    e.g. [ ActorAndPort object ]

  connections
    current established connections
\end{DoxyVerb}
 

Definition at line 239 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl().


\begin{DoxyCode}
239 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}{create\_top\_connections}(input\_actor\_and\_ports, output\_actor\_and\_ports, connections
      ):
240     \textcolor{stringliteral}{'''Create top level connections (e.g. clk or nrst) for the entire HSDF graph}
241 \textcolor{stringliteral}{}
242 \textcolor{stringliteral}{      input\_actor\_and\_ports}
243 \textcolor{stringliteral}{        e.g. [ ActorAndPort object ]}
244 \textcolor{stringliteral}{}
245 \textcolor{stringliteral}{      output\_actor\_and\_ports}
246 \textcolor{stringliteral}{        e.g. [ ActorAndPort object ]}
247 \textcolor{stringliteral}{}
248 \textcolor{stringliteral}{      connections}
249 \textcolor{stringliteral}{        current established connections}
250 \textcolor{stringliteral}{    '''}
251     \textcolor{keywordflow}{for} iap \textcolor{keywordflow}{in} input\_actor\_and\_ports:
252         \textcolor{comment}{# port name format: <function name>\_<fimp index>\_<port name>}
253         func\_name = iap.actor.base\_actor.name
254         fimp\_index = 0
255         port\_name = iap.port.name
256         signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} % (func\_name, fimp\_index, port\_name)
257         connections.append(\{\textcolor{stringliteral}{'dest'}: signal\_name, \textcolor{stringliteral}{'src'}: port\_name\})
258 
259     \textcolor{keywordflow}{for} oap \textcolor{keywordflow}{in} output\_actor\_and\_ports:
260         \textcolor{comment}{# port name format: <function name>\_<fimp index>\_<port name>}
261         func\_name = oap.actor.base\_actor.name
262         fimp\_index = 0
263         port\_name = oap.port.name
264         signal\_name = \textcolor{stringliteral}{'%s\_%s\_%s'} % (func\_name, fimp\_index, port\_name)
265         connections.append(\{\textcolor{stringliteral}{'src'}: signal\_name, \textcolor{stringliteral}{'dest'}: port\_name\})
266 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!get\+\_\+signal\+\_\+name@{get\+\_\+signal\+\_\+name}}
\index{get\+\_\+signal\+\_\+name@{get\+\_\+signal\+\_\+name}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{get\+\_\+signal\+\_\+name()}{get\_signal\_name()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+get\+\_\+signal\+\_\+name (\begin{DoxyParamCaption}\item[{}]{fimp,  }\item[{}]{port }\end{DoxyParamCaption})}



Definition at line 30 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



Referenced by sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+global\+\_\+inputs(), sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+connection(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+signals().


\begin{DoxyCode}
30 \textcolor{keyword}{def }\hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_adfe6fda6b02f34c7fd4f2775ced8228f}{get\_signal\_name}(fimp, port):
31     \textcolor{keywordflow}{return} \textcolor{stringliteral}{'%s\_%s\_%s'} % (fimp.base\_actor.name, fimp.global\_index, port.name)
32 
\end{DoxyCode}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a0725288caa57a5c518a1b9c2683291fa}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a0725288caa57a5c518a1b9c2683291fa}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!hsdf\+\_\+to\+\_\+vhdl@{hsdf\+\_\+to\+\_\+vhdl}}
\index{hsdf\+\_\+to\+\_\+vhdl@{hsdf\+\_\+to\+\_\+vhdl}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{hsdf\+\_\+to\+\_\+vhdl()}{hsdf\_to\_vhdl()}}
{\footnotesize\ttfamily def sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+hsdf\+\_\+to\+\_\+vhdl (\begin{DoxyParamCaption}\item[{}]{sdf\+\_\+actors,  }\item[{}]{sdf\+\_\+edges,  }\item[{}]{fimp\+\_\+lib,  }\item[{}]{output\+\_\+file = {\ttfamily \textquotesingle{}result\+\_\+vhdl.vhdl\textquotesingle{}},  }\item[{}]{entity\+\_\+name = {\ttfamily \textquotesingle{}top\textquotesingle{}},  }\item[{}]{global\+\_\+generics = {\ttfamily \{\}},  }\item[{}]{local\+\_\+generics = {\ttfamily \{\}},  }\item[{}]{input\+\_\+actor\+\_\+and\+\_\+ports = {\ttfamily \mbox{[}\mbox{]}},  }\item[{}]{output\+\_\+actor\+\_\+and\+\_\+ports = {\ttfamily \mbox{[}\mbox{]}},  }\item[{}]{default\+\_\+input\+\_\+ports = {\ttfamily \{\textquotesingle{}clk\textquotesingle{}\+:~\textquotesingle{}std\+\_\+logic\textquotesingle{}},  }\item[{}]{nrst }\end{DoxyParamCaption})}



Definition at line 274 of file hsdf\+\_\+to\+\_\+vhdl.\+py.



References sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+connect\+\_\+one\+\_\+edge(), sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+empty\+\_\+vhdl(), sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+port\+\_\+connections(), and sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+top\+\_\+connections().



Referenced by sylva.\+code\+\_\+generation.\+air.\+abb\+\_\+to\+\_\+vhdl(), sylva.\+code\+\_\+generation.\+air.\+air\+\_\+to\+\_\+vhdl(), sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+create\+\_\+top\+\_\+connections(), and sylva.\+misc.\+exec.\+S\+Y\+L\+V\+A.\+execute\+\_\+generate().


\begin{DoxyCode}
274                  default\_input\_ports=\{\textcolor{stringliteral}{'clk'}: \textcolor{stringliteral}{'std\_logic'}, \textcolor{stringliteral}{'nrst'}: \textcolor{stringliteral}{'std\_logic'}\},
275                  input\_connections=\{\},
276                  output\_ports=\{\},
277                  output\_connections=\{\},
278                  global\_input\_connections=[],
279                  global\_output\_connections=[],
280                  used\_libraries=\{\},
281                  custom\_header=\textcolor{stringliteral}{''},
282                  license\_header=mit\_license.vhdl()):
283     \textcolor{stringliteral}{''' Generate vhdl design unit based on an HSDF graph.}
284 \textcolor{stringliteral}{}
285 \textcolor{stringliteral}{      input\_connections/output\_connections}
286 \textcolor{stringliteral}{        \{ 'data\_in' : [(fft\_0, 'data\_in\_re'), (fir\_0, 'data\_in\_re')]\}}
287 \textcolor{stringliteral}{}
288 \textcolor{stringliteral}{      global\_input\_connections/global\_output\_connections}
289 \textcolor{stringliteral}{        ['clk', 'nrst']}
290 \textcolor{stringliteral}{    '''}
291 
292     interface = vhdl\_generation.interface(entity\_name=entity\_name,
293                                           input\_ports=[ap.port \textcolor{keywordflow}{for} ap \textcolor{keywordflow}{in} input\_actor\_and\_ports],
294                                           output\_ports=[ap.port \textcolor{keywordflow}{for} ap \textcolor{keywordflow}{in} output\_actor\_and\_ports],
295                                           libraries=used\_libraries,
296                                           generics=global\_generics,
297                                           header=custom\_header,
298                                           license\_header=license\_header,
299                                           default\_input\_ports=default\_input\_ports)
300 
301     components = \{\}
302     signals = \{\}
303     connections = []
304 
305     \textcolor{keywordflow}{for} edge \textcolor{keywordflow}{in} sdf\_edges:
306         \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a5976ee6a55f22e1fc1e9fc87bac3ea62}{connect\_one\_edge}(edge, components, signals, connections)
307 
308     \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a09020e1a1ea5a2d3e4b8cdd35f51a185}{create\_top\_connections}(input\_actor\_and\_ports, output\_actor\_and\_ports, connections
      )
309 
310     \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}{create\_port\_connections}(input\_connections, connections, \textcolor{stringliteral}{'input'})
311     \hyperlink{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a32b4f40eadeb985a68674b401be7a1dc}{create\_port\_connections}(output\_connections, connections, \textcolor{stringliteral}{'output'})
312 
313     fimps = []
314     fimps.append(vhdl\_generation.architecture(
315         architecture\_name=\textcolor{stringliteral}{'fimp\_0'},
316         entity\_name=entity\_name,
317         components=components,
318         fimp\_lib=fimp\_lib,
319         signals=signals,
320         connections=connections))
321 
322     \textcolor{keywordflow}{return} vhdl\_generation.vhdl\_file(interface, fimps, output\_file=output\_file)
323 
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_ae3bc1b6b45064dcd26934de897ca43ce}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_ae3bc1b6b45064dcd26934de897ca43ce}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!\+\_\+\+\_\+author\+\_\+\+\_\+@{\+\_\+\+\_\+author\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+author\+\_\+\+\_\+@{\+\_\+\+\_\+author\+\_\+\+\_\+}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+author\+\_\+\+\_\+}{\_\_author\_\_}}
{\footnotesize\ttfamily string sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+\_\+\+\_\+author\+\_\+\+\_\+ = \textquotesingle{}Shuo Li $<$contact@shuol.\+li$>$\textquotesingle{}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 3 of file hsdf\+\_\+to\+\_\+vhdl.\+py.

\mbox{\Hypertarget{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a75916eaf9006c0cce223480e45896984}\label{namespacesylva_1_1code__generation_1_1hsdf__to__vhdl_a75916eaf9006c0cce223480e45896984}} 
\index{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}!\+\_\+\+\_\+version\+\_\+\+\_\+@{\+\_\+\+\_\+version\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+version\+\_\+\+\_\+@{\+\_\+\+\_\+version\+\_\+\+\_\+}!sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl@{sylva\+::code\+\_\+generation\+::hsdf\+\_\+to\+\_\+vhdl}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+version\+\_\+\+\_\+}{\_\_version\_\_}}
{\footnotesize\ttfamily string sylva.\+code\+\_\+generation.\+hsdf\+\_\+to\+\_\+vhdl.\+\_\+\+\_\+version\+\_\+\+\_\+ = \textquotesingle{}2014-\/06-\/12-\/11\+:47\textquotesingle{}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 4 of file hsdf\+\_\+to\+\_\+vhdl.\+py.

