// Seed: 1167693225
module module_0 #(
    parameter id_1 = 32'd53
) (
    _id_1,
    id_2
);
  inout wire id_2;
  output wire _id_1;
  logic [id_1 : 1] id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  inout wire _id_1;
  assign id_6 = id_5;
  assign id_1 = id_2[-1'b0 : id_1];
  final $clog2(id_1);
  ;
  module_0 modCall_1 (
      id_1,
      id_5
  );
endmodule
