<?xml version='1.0'?>
<island simulinkPath='DSPB_MMSE/dut/Output_IF' topLevelEntity='DSPB_MMSE_dut_Output_IF'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_Enhanced_Signal_Valid' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_1_Enhanced_Signal_Valid' stm='DSPB_MMSE/DSPB_MMSE_dut_Output_IF_GPIn.stm' highLevelName='Enhanced_Signal_Valid' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_Enhanced_Signal' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_Enhanced_Signal' stm='DSPB_MMSE/DSPB_MMSE_dut_Output_IF_GPIn.stm' highLevelName='Enhanced_Signal' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_4_Estimated_SNR_Db' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_4_Estimated_SNR_Db' stm='DSPB_MMSE/DSPB_MMSE_dut_Output_IF_GPIn1.stm' highLevelName='Estimated_SNR_Db' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_3_Estimated_SNR_Valid' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_3_Estimated_SNR_Valid' stm='DSPB_MMSE/DSPB_MMSE_dut_Output_IF_GPIn1.stm' highLevelName='Estimated_SNR_Valid' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DSPB_MMSE_dut_Output_IF_RegOut_x' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DSPB_MMSE_dut_Output_IF_RegOut_x' stm='DSPB_MMSE/DSPB_MMSE_dut_Output_IF_GPIn1.stm' highLevelName='out_AMMregisterPortData_DSPB_MMSE_dut_Output_IF_RegOut_x' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DSPB_MMSE_dut_Output_IF_RegOut_x' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DSPB_MMSE_dut_Output_IF_RegOut_x' stm='DSPB_MMSE/DSPB_MMSE_dut_Output_IF_GPIn1.stm' highLevelName='out_AMMregisterPortWriteEn_DSPB_MMSE_dut_Output_IF_RegOut_x' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_sharedMemPortAddr_DSPB_MMSE_dut_Output_IF_output_fifo_x' clock='clk' reset='areset' width='9' dir='out' role='data' qsys_role='data_out_sharedMemPortAddr_DSPB_MMSE_dut_Output_IF_output_fifo_x' stm='' highLevelName='out_sharedMemPortAddr_DSPB_MMSE_dut_Output_IF_output_fifo_x' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_sharedMemPortData_DSPB_MMSE_dut_Output_IF_output_fifo_x' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_sharedMemPortData_DSPB_MMSE_dut_Output_IF_output_fifo_x' stm='' highLevelName='out_sharedMemPortData_DSPB_MMSE_dut_Output_IF_output_fifo_x' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_sharedMemPortWriteEn_DSPB_MMSE_dut_Output_IF_output_fifo_x' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_sharedMemPortWriteEn_DSPB_MMSE_dut_Output_IF_output_fifo_x' stm='' highLevelName='out_sharedMemPortWriteEn_DSPB_MMSE_dut_Output_IF_output_fifo_x' highLevelIndex='4' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
