<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro I-2013.09L-SP1-1 , Build 098R, Apr 15 2014
#install: C:\lscc\diamond\3.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LATTICEDVM

#Implementation: SeeBetterLogic_FX3

$ Start of Compile
#Fri Oct 31 12:26:51 2014

Synopsys VHDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":15:7:15:14|Top entity is set to TopLevel.
File C:\lscc\diamond\3.2_x64\synpbase\lib\vhd\math_real.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\TimestampGenerator.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCConfigRecords.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\SPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\FifoMerger.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCell.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ChipBiasStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ChipBiasSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell_tb.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std1164.vhd":913:16:913:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":15:7:15:14|Synthesizing work.toplevel.structural 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":148:8:148:19|Signal caviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":148:22:148:34|Signal tcaviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":149:32:149:45|Signal caviar_ack_aux is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":149:74:149:85|Signal tcaviaro_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":149:88:149:99|Signal tcaviaro_ack is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":149:148:149:149|Signal kk is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":151:8:151:16|Signal timertest is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":153:8:153:13|Signal spi_wr is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":154:8:154:15|Signal spi_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":155:8:155:18|Signal spi_address is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":156:8:156:10|Signal led is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":157:8:157:16|Signal ot_active is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":158:8:158:19|Signal ws2caviar_en is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":158:22:158:27|Signal bgafen is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":158:67:158:74|Signal davis_en is undriven 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\SPIConfig.vhd":6:7:6:15|Synthesizing work.spiconfig.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\SPIConfig.vhd":28:13:28:14|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\EdgeDetector.vhd":8:7:8:18|Synthesizing work.edgedetector.behavioral 
Post processing for work.edgedetector.behavioral
Post processing for work.spiconfig.behavioral
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\SPIConfig.vhd":227:2:227:3|Pruning register SPIMISO_DZO_cl_2  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":6:7:6:25|Synthesizing work.exttriggerspiconfig.behavioral 
Post processing for work.exttriggerspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|Pruning register bits 31 to 24 of ExtTriggerInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerStateMachine.vhd":11:7:11:28|Synthesizing work.exttriggerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerStateMachine.vhd":37:13:37:14|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\SimpleRegister.vhd":4:7:4:20|Synthesizing work.simpleregister.behavioral 
Post processing for work.simpleregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseGenerator.vhd":10:7:10:20|Synthesizing work.pulsegenerator.behavioral 
Post processing for work.pulsegenerator.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseDetector.vhd":10:7:10:19|Synthesizing work.pulsedetector.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseDetector.vhd":26:13:26:14|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector.behavioral
Post processing for work.exttriggerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_0.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_0.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":6:7:6:18|Synthesizing work.imuspiconfig.behavioral 
Post processing for work.imuspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":84:2:84:3|Pruning register bits 31 to 8 of IMUInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUStateMachine.vhd":12:7:12:21|Synthesizing work.imustatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUStateMachine.vhd":33:13:33:14|Using onehot encoding for type tstate (stidle="10000000000000000000000000000")
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUStateMachine.vhd":41:16:41:17|Using onehot encoding for type ti2cstate (sti2cidle="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\BufferClear.vhd":13:7:13:17|Synthesizing work.bufferclear.behavioral 
Post processing for work.bufferclear.behavioral
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseGenerator.vhd":10:7:10:20|Synthesizing work.pulsegenerator.behavioral 
Post processing for work.pulsegenerator.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
Post processing for work.imustatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_1.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_1.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":6:7:6:21|Synthesizing work.apsadcspiconfig.behavioral 
Post processing for work.apsadcspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|All reachable assignments to APSADCOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":104:2:104:3|Pruning register bits 31 to 20 of APSADCInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":10:7:10:24|Synthesizing work.apsadcstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":45:19:45:20|Using onehot encoding for type tcolumnstate (stidle="1000000")
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":51:16:51:17|Using onehot encoding for type trowstate (stidle="100000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\SimpleRegister.vhd":4:7:4:20|Synthesizing work.simpleregister.behavioral 
Post processing for work.simpleregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.apsadcstatemachine.behavioral
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.GSTXGateOpenReset_S_2  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.ResetSettle_D_2(7 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.GlobalShutter_S_2  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.GSTXGateOpenReset_S_4  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.ResetSettle_D_5(7 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.GlobalShutter_S_4  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register RowReadDone_SP_3  
@W: CL168 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":194:27:194:48|Pruning instance resetTimeCounter -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|All reachable assignments to APSChipColModeReg_DP(0) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|All reachable assignments to APSChipColModeReg_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|All reachable assignments to APSChipTXGate_SBO assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|All reachable assignments to APSChipColSRIn_SO assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|All reachable assignments to APSChipColSRClock_SO assign '0'; register removed by optimization
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Sharing sequential element APSADCOutputEnable_SBO.
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.EndColumn_D(7 downto 4)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.EndColumn_D(3 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.StartColumn_D(7 downto 1)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.StartColumn_D(0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.EndColumn_D(7 downto 4)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.EndColumn_D(3 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.StartColumn_D(7 downto 1)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.StartColumn_D(0)  
@W: CL168 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":155:27:155:48|Pruning instance colReadAPosition -- not in use ... 
@W: CL168 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":168:27:168:48|Pruning instance colReadBPosition -- not in use ... 
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.EndRow_D(7 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.StartRow_D(7 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.EndRow_D(7 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.StartRow_D(7 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_2.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_2.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":8:7:8:25|Synthesizing work.miscaerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":29:12:29:13|Using onehot encoding for type state (stidle="10000000")
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":53:85:53:100|Signal ackdelaynotify_s in the sensitivity list is not used in the process
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":53:103:53:122|Signal ackextensionnotify_s in the sensitivity list is not used in the process
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":36:25:36:40|Signal ackdelaynotify_s is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":39:29:39:48|Signal ackextensionnotify_s is undriven 
Post processing for work.miscaerstatemachine.behavioral
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":39:29:39:48|ackExtensionNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":36:25:36:40|ackDelayNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":173:2:173:3|Optimizing register bit OutFifoData_DO(8) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":173:2:173:3|Optimizing register bit OutFifoData_DO(9) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":173:2:173:3|Optimizing register bit OutFifoData_DO(10) to a constant 0
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":173:2:173:3|Pruning register bits 10 to 8 of OutFifoData_DO(14 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_3.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_3.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":6:7:6:21|Synthesizing work.dvsaerspiconfig.behavioral 
Post processing for work.dvsaerspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|All reachable assignments to DVSAEROutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":60:2:60:3|Pruning register bits 31 to 5 of DVSAERInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERStateMachine.vhd":8:7:8:24|Synthesizing work.dvsaerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERStateMachine.vhd":32:13:32:14|Using onehot encoding for type tstate (stidle="1000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.dvsaerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\FifoMerger.vhd":9:7:9:16|Synthesizing work.fifomerger.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\FifoMerger.vhd":32:13:32:14|Using onehot encoding for type tstate (idle="100")
Post processing for work.fifomerger.behavioral
@A: CL282 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\FifoMerger.vhd":67:2:67:3|Feedback mux created for signal State_DP[0:2] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":6:7:6:26|Synthesizing work.multiplexerspiconfig.behavioral 
Post processing for work.multiplexerspiconfig.behavioral
@W: CL271 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|Pruning bits 31 to 1 of MultiplexerInput_DP_3(31 downto 0) -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(2) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(3) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(4) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(31) assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":8:7:8:29|Synthesizing work.multiplexerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":45:13:45:14|Using onehot encoding for type tstate (stidle="1000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseDetector.vhd":10:7:10:19|Synthesizing work.pulsedetector.behavioral 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseDetector.vhd":27:49:27:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseDetector.vhd":26:13:26:14|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\TimestampGenerator.vhd":9:7:9:24|Synthesizing work.timestampgenerator.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.timestampgenerator.structural
Post processing for work.multiplexerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFODualClock.vhd":6:7:6:19|Synthesizing work.fifodualclock.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFODualClock.vhd":28:13:28:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":551:12:551:22|Unbound component pmi_fifo_dc mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":551:12:551:22|Synthesizing work.pmi_fifo_dc_work_toplevel_structural_0.syn_black_box 
Post processing for work.pmi_fifo_dc_work_toplevel_structural_0.syn_black_box
Post processing for work.fifodualclock.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":6:7:6:18|Synthesizing work.fx3spiconfig.behavioral 
Post processing for work.fx3spiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|All reachable assignments to FX3Output_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":52:2:52:3|Pruning register bits 31 to 13 of FX3Input_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3StateMachine.vhd":11:7:11:21|Synthesizing work.fx3statemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3StateMachine.vhd":38:13:38:14|Using onehot encoding for type tstate (stidle0="100000000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.fx3statemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\PLL.vhd":5:7:5:9|Synthesizing work.pll.structural 
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":1143:12:1143:18|Unbound component pmi_pll mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":1143:12:1143:18|Synthesizing work.pmi_pll.syn_black_box 
Post processing for work.pmi_pll.syn_black_box
Post processing for work.pll.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\LogicClockSynchronizer.vhd":4:7:4:28|Synthesizing work.logicclocksynchronizer.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\DFFSynchronizer.vhd":6:7:6:21|Synthesizing work.dffsynchronizer.behavioral 
Post processing for work.dffsynchronizer.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\DFFSynchronizer.vhd":6:7:6:21|Synthesizing work.dffsynchronizer.behavioral 
Post processing for work.dffsynchronizer.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ResetSynchronizer.vhd":10:7:10:23|Synthesizing work.resetsynchronizer.behavioral 
Post processing for work.resetsynchronizer.behavioral
Post processing for work.logicclocksynchronizer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3USBClockSynchronizer.vhd":4:7:4:29|Synthesizing work.fx3usbclocksynchronizer.structural 
Post processing for work.fx3usbclocksynchronizer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\CAVIAR2WSAER.vhd":24:7:24:18|Synthesizing work.caviar2wsaer.structural 
@N: CD233 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\CAVIAR2WSAER.vhd":41:12:41:13|Using sequential encoding for type tsm
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\CAVIAR2WSAER.vhd":103:1:103:14|OTHERS clause is not synthesized 
Post processing for work.caviar2wsaer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":27:7:27:31|Synthesizing work.objectmotioncellspiconfig.behavioural 
Post processing for work.objectmotioncellspiconfig.behavioural
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|All reachable assignments to ObjectMotionCellOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":88:2:88:3|Pruning register bits 31 to 25 of ObjectMotionCellInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":27:7:27:28|Synthesizing work.objectmotionmothercell.behavioural 
@N: CD233 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":56:13:56:14|Using sequential encoding for type tst
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCell.vhd":27:7:27:22|Synthesizing work.objectmotioncell.behavioural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCell.vhd":58:13:58:14|Using onehot encoding for type tst (idle="1000000000")
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCell.vhd":205:68:205:80|Signal subtraction_s in the sensitivity list is not used in the process
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCell.vhd":205:83:205:93|Signal threshold_s in the sensitivity list is not used in the process
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\MullerCelement.vhd":26:7:26:20|Synthesizing work.mullercelement.behavioural 
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\MullerCelement.vhd":46:16:46:20|Removed redundant assignment
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\MullerCelement.vhd":47:16:47:20|Removed redundant assignment
Post processing for work.mullercelement.behavioural
@W: CL117 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\MullerCelement.vhd":44:1:44:4|Latch generated from process for signal state; possible missing assignment in an if or case statement.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\ContinuousCounter.vhd":25:7:25:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.objectmotioncell.behavioural
Post processing for work.objectmotionmothercell.behavioural
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Pruning register TimerLimit_S_2(24 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Pruning register Threshold_S_3(24 downto 0)  
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_2_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_2_1.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_2_0.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_1_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_1_1.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_1_0.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_0_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_0_1.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC4_0_0.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC3_3_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC3_3_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC3_3_1.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC3_3_0.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC3_2_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC3_2_1.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC3_2_0.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC2_3_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC2_2_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC2_2_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC2_1_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC2_1_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC2_0_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC2_0_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_3_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_3_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_3_1.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_3_0.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_2_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_2_2.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_1_3.
@N: CL177 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Sharing sequential element arrayOfSubunitsOMC1_0_3.
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PSMreqOMC5_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PSMreqOMC4_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PSMreqOMC3_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PSMreqOMC2_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PSMreqOMC1_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PDVSackOMC5_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PDVSackOMC4_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PDVSackOMC3_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PDVSackOMC2_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to PDVSackOMC1_S assign '1'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to OMCfireOMC5_S assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to OMCfireOMC4_S assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to OMCfireOMC3_S assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to OMCfireOMC2_S assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|All reachable assignments to OMCfireOMC1_S assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":24:7:24:18|Synthesizing work.wsaer2caviar.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":45:12:45:13|Using onehot encoding for type tst (idle="10000000")
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":115:3:115:16|OTHERS clause is not synthesized 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":43:10:43:19|Signal dwsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":43:21:43:31|Signal d1wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":43:33:43:43|Signal d2wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":43:46:43:56|Signal wsaer_data9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":43:59:43:63|Signal last9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":44:10:44:19|Signal latched_ev is undriven 
Post processing for work.wsaer2caviar.structural
Post processing for work.toplevel.structural
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":158:67:158:74|DAVIS_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":158:8:158:19|WS2CAVIAR_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":157:8:157:16|Bit 0 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":157:8:157:16|Bit 1 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":157:8:157:16|Bit 2 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":157:8:157:16|Bit 3 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":156:8:156:10|Bit 0 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":156:8:156:10|Bit 1 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":156:8:156:10|Bit 2 of signal led is floating -- simulation mismatch possible.
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":71:2:71:16|SyncOutClock_CO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":174:2:174:3|Pruning register testcnt_3(7 downto 0)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\WSAER2CAVIAR2.vhd":51:3:51:4|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCell.vhd":115:1:115:2|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":235:1:235:2|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":36:2:36:13|Input port bits 13 to 9 of pdvsdata_adi(16 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionMotherCell.vhd":36:2:36:13|Input port bits 5 to 0 of pdvsdata_adi(16 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\ObjectMotionCellSPIConfig.vhd":39:2:39:20|Input port bits 31 to 25 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\CAVIAR2WSAER.vhd":48:3:48:4|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3StateMachine.vhd":294:2:294:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\fx3\FX3SPIConfig.vhd":15:2:15:20|Input port bits 31 to 13 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFODualClock.vhd":131:2:131:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseDetector.vhd":89:2:89:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stdropdata) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareexttrigger) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareimu) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareapsadc) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stpreparedvsaer) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(sttimestampwrap) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(sttimestampreset) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stidle) is always 0, optimizing ...
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 0 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 2 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 4 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 6 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 8 of StateTimestampNext_DP(0 to 12)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bits 10 to 12 of StateTimestampNext_DP(0 to 12)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\MultiplexerSPIConfig.vhd":15:2:15:20|Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\FifoMerger.vhd":16:2:16:18|Input port bit 1 of fifoin1control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\FifoMerger.vhd":20:2:20:18|Input port bit 1 of fifoin2control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\FifoMerger.vhd":24:2:24:18|Input port bit 1 of fifooutcontrol_si(1 downto 0) is unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERStateMachine.vhd":199:2:199:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERStateMachine.vhd":16:2:16:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\DVSAERSPIConfig.vhd":15:2:15:20|Input port bits 31 to 5 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":173:2:173:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":173:2:173:3|Pruning register bit 14 of OutFifoData_DO(14 downto 11)  
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\MISCAERStateMachine.vhd":16:2:16:18|Input OutFifoControl_SI is unused
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Trying to extract state machine for register RowState_DP
Extracted state machine for register RowState_DP
State machine has 7 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   100000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Trying to extract state machine for register ColState_DP
Extracted state machine for register ColState_DP
State machine has 3 reachable states with original encodings of:
   0000001
   0000010
   0000100
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Optimizing register bit RowReadStart_SP to a constant 0
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register RowReadStart_SP  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.RowSettle_D(5 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.RowSettle_D(5 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigReg_D.FrameDelay_D(19 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":494:2:494:3|Pruning register APSADCConfigSyncReg_D.FrameDelay_D(19 downto 0)  
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":21:2:21:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":39:2:39:16|Input port bits 96 to 90 of apsadcconfig_di(98 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":39:2:39:16|Input port bits 83 to 56 of apsadcconfig_di(98 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":39:2:39:16|Input port bits 35 to 3 of apsadcconfig_di(98 downto 0) are unused 
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":32:2:32:14|Input APSADCData_DI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCStateMachine.vhd":33:2:33:18|Input APSADCOverflow_SI is unused
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\APSADCSPIConfig.vhd":15:2:15:20|Input port bits 31 to 20 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUStateMachine.vhd":757:2:757:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUStateMachine.vhd":132:2:132:3|Trying to extract state machine for register I2CState_DP
Extracted state machine for register I2CState_DP
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUStateMachine.vhd":18:2:18:18|Input port bit 0 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\IMUSPIConfig.vhd":15:2:15:20|Input port bits 31 to 8 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\support\PulseDetector.vhd":89:2:89:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerStateMachine.vhd":104:2:104:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerStateMachine.vhd":19:2:19:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\ExtTriggerSPIConfig.vhd":17:2:17:20|Input port bits 31 to 24 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\..\common-source\SPIConfig.vhd":227:2:227:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\private-source\TopLevel.vhd":20:2:20:24|Input SPIAlternativeSelect_SI is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 31 12:26:52 2014

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 908R, Built Apr 16 2014 10:10:17
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt 
Printing clock  summary report in "E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - 4x4 cells x 5\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 122MB)

@A: BN321 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\objectmotionmothercell.vhd":128:14:128:34|Found multiple drivers on pin pin:OMCfire_DO inst:OMC1 of work.ObjectMotionCell(behavioural); use Resolve Mixed Driver option on Device tab to automatically resolve.
@E: BN314 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\objectmotionmothercell.vhd":128:14:128:34|Net GND in work.ObjectMotionMotherCell(behavioural) has multiple drivers. 
@E: Net "false" in work.ObjectMotionMotherCell(behavioural) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:OMCfire_DO inst:OMC1 of work.ObjectMotionCell(behavioural)
Connection 2: Direction is (Output ) pin:OMCfire_DO inst:OMC2 of work.ObjectMotionCell(behavioural)
Connection 3: Direction is (Output ) pin:OMCfire_DO inst:OMC3 of work.ObjectMotionCell(behavioural)
Connection 4: Direction is (Output ) pin:OMCfire_DO inst:OMC4 of work.ObjectMotionCell(behavioural)
Connection 5: Direction is (Output ) pin:OMCfire_DO inst:OMC5 of work.ObjectMotionCell(behavioural)
Connection 6: Direction is (Output ) pin:O[0] inst:false of PrimLib.false(prim)
@A: BN321 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\objectmotionmothercell.vhd":128:14:128:34|Found multiple drivers on pin pin:PDVSack_ABO inst:OMC1 of work.ObjectMotionCell(behavioural); use Resolve Mixed Driver option on Device tab to automatically resolve.
@E: BN314 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - 4x4 cells x 5\objectmotionmothercell.vhd":128:14:128:34|Net VCC in work.ObjectMotionMotherCell(behavioural) has multiple drivers. 
@E: Net "true" in work.ObjectMotionMotherCell(behavioural) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:PDVSack_ABO inst:OMC1 of work.ObjectMotionCell(behavioural)
Connection 2: Direction is (Output ) pin:PSMreq_ABO inst:OMC1 of work.ObjectMotionCell(behavioural)
Connection 3: Direction is (Output ) pin:PDVSack_ABO inst:OMC2 of work.ObjectMotionCell(behavioural)
Connection 4: Direction is (Output ) pin:PSMreq_ABO inst:OMC2 of work.ObjectMotionCell(behavioural)
Connection 5: Direction is (Output ) pin:PDVSack_ABO inst:OMC3 of work.ObjectMotionCell(behavioural)
Connection 6: Direction is (Output ) pin:PSMreq_ABO inst:OMC3 of work.ObjectMotionCell(behavioural)
Connection 7: Direction is (Output ) pin:PDVSack_ABO inst:OMC4 of work.ObjectMotionCell(behavioural)
Connection 8: Direction is (Output ) pin:PSMreq_ABO inst:OMC4 of work.ObjectMotionCell(behavioural)
Connection 9: Direction is (Output ) pin:PDVSack_ABO inst:OMC5 of work.ObjectMotionCell(behavioural)
Connection 10: Direction is (Output ) pin:PSMreq_ABO inst:OMC5 of work.ObjectMotionCell(behavioural)
Connection 11: Direction is (Output ) pin:O[0] inst:true of PrimLib.true(prim)
 2 Errors occurred during mapping - no output produced
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct 31 12:26:53 2014

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
