Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan 24 21:47:59 2025
| Host         : DESKTOP-S7UT0A9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 3.964ns (65.286%)  route 2.108ns (34.714%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE                         0.000     0.000 r  led_reg/C
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  led_reg/Q
                         net (fo=1, routed)           2.108     2.564    led_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.072 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     6.072    led
    A17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 0.936ns (19.057%)  route 3.977ns (80.943%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.977     4.914    rst_IBUF
    SLICE_X0Y113         FDCE                                         f  debounce_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 0.936ns (19.057%)  route 3.977ns (80.943%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.977     4.914    rst_IBUF
    SLICE_X0Y113         FDCE                                         f  debounce_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 0.936ns (19.057%)  route 3.977ns (80.943%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.977     4.914    rst_IBUF
    SLICE_X0Y113         FDCE                                         f  debounce_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 0.936ns (19.057%)  route 3.977ns (80.943%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.977     4.914    rst_IBUF
    SLICE_X0Y113         FDCE                                         f  debounce_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.909ns  (logic 0.936ns (19.074%)  route 3.973ns (80.926%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.973     4.909    rst_IBUF
    SLICE_X1Y113         FDCE                                         f  led_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.936ns (19.640%)  route 3.831ns (80.360%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.831     4.768    rst_IBUF
    SLICE_X0Y112         FDCE                                         f  debounce_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.936ns (19.640%)  route 3.831ns (80.360%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.831     4.768    rst_IBUF
    SLICE_X0Y112         FDCE                                         f  debounce_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.936ns (19.640%)  route 3.831ns (80.360%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.831     4.768    rst_IBUF
    SLICE_X0Y112         FDCE                                         f  debounce_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_cnt_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 0.936ns (19.640%)  route 3.831ns (80.360%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.831     4.768    rst_IBUF
    SLICE_X0Y112         FDCE                                         f  debounce_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE                         0.000     0.000 r  button_sync_reg/C
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_sync_reg/Q
                         net (fo=2, routed)           0.121     0.262    button_sync
    SLICE_X1Y112         FDCE                                         r  button_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE                         0.000     0.000 r  led_state_reg/C
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_state_reg/Q
                         net (fo=2, routed)           0.123     0.264    led_state
    SLICE_X1Y113         FDCE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE                         0.000     0.000 r  button_prev_reg/C
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  button_prev_reg/Q
                         net (fo=1, routed)           0.054     0.182    button_prev
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.099     0.281 r  led_state_i_1/O
                         net (fo=1, routed)           0.000     0.281    led_state_i_1_n_0
    SLICE_X1Y112         FDCE                                         r  led_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE                         0.000     0.000 r  debounce_cnt_reg[11]/C
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    debounce_cnt_reg[11]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  debounce_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    debounce_cnt[8]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  debounce_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    debounce_cnt_reg[8]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  debounce_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE                         0.000     0.000 r  debounce_cnt_reg[7]/C
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    debounce_cnt_reg[7]
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  debounce_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    debounce_cnt[4]_i_2_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  debounce_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    debounce_cnt_reg[4]_i_1_n_4
    SLICE_X0Y110         FDCE                                         r  debounce_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE                         0.000     0.000 r  debounce_cnt_reg[15]/C
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    debounce_cnt_reg[15]
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  debounce_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.359    debounce_cnt[12]_i_2_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  debounce_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    debounce_cnt_reg[12]_i_1_n_4
    SLICE_X0Y112         FDCE                                         r  debounce_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE                         0.000     0.000 r  debounce_cnt_reg[19]/C
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[19]/Q
                         net (fo=2, routed)           0.173     0.314    debounce_cnt_reg[19]
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  debounce_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.359    debounce_cnt[16]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  debounce_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    debounce_cnt_reg[16]_i_1_n_4
    SLICE_X0Y113         FDCE                                         r  debounce_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  debounce_cnt_reg[3]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    debounce_cnt_reg[3]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  debounce_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    debounce_cnt[0]_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  debounce_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.422    debounce_cnt_reg[0]_i_2_n_4
    SLICE_X0Y109         FDCE                                         r  debounce_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE                         0.000     0.000 r  debounce_cnt_reg[8]/C
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_cnt_reg[8]/Q
                         net (fo=2, routed)           0.184     0.325    debounce_cnt_reg[8]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045     0.370 r  debounce_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     0.370    debounce_cnt[8]_i_5_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  debounce_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    debounce_cnt_reg[8]_i_1_n_7
    SLICE_X0Y111         FDCE                                         r  debounce_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE                         0.000     0.000 r  debounce_cnt_reg[0]/C
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  debounce_cnt_reg[0]/Q
                         net (fo=2, routed)           0.185     0.326    debounce_cnt_reg[0]
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  debounce_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     0.371    debounce_cnt[0]_i_6_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  debounce_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.441    debounce_cnt_reg[0]_i_2_n_7
    SLICE_X0Y109         FDCE                                         r  debounce_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





