sv xil_defaultlib --include "../../../ipstatic/hdl" \
"/home/ubuntu/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/home/ubuntu/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axi_infrastructure_v1_1_0 --include "../../../ipstatic/hdl" \
"../../../ipstatic/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog fifo_generator_v13_2_3 --include "../../../ipstatic/hdl" \
"../../../ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_clock_converter_v2_1_17 --include "../../../ipstatic/hdl" \
"../../../ipstatic/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../ipstatic/hdl" \
"../../../../mku3pa.srcs/sources_1/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
