{
    "code": "module mux2to1 (\n    input logic a,\n    input logic b,\n    input logic sel,\n    output logic y\n);\n\n    always @(*) begin\n        if (sel) begin\n            y = b;\n        end else begin\n            y = a;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}