0.6
2017.4
Dec 15 2017
21:07:18
G:/cpu_homework/cpu/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sim_1/new/SCPU_test.v,1544601002,verilog,,,,SCPU_test,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sim_1/new/datamemory_sim.v,1544011260,verilog,,,,dataMemory_sim,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ALU.v,1544428934,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ControlUnit.v,,ALU,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/ControlUnit.v,1544258964,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v,,ControlUnit,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/InstructionMemory.v,1544258633,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v,,InstructionMemory,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/PC.v,1544409045,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/RegFile.v,,PC,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/RegFile.v,1544602244,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v,,RegFile,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SCPU.v,1544166940,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SignZeroExtend.v,,SCPU,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/SignZeroExtend.v,1544118758,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/dataMemory.v,,signZeroExtend,,,,,,,,
G:/cpu_homework/cpu/project_1/project_1.srcs/sources_1/new/dataMemory.v,1544166772,verilog,,G:/cpu_homework/cpu/project_1/project_1.srcs/sim_1/new/SCPU_test.v,,dataMemory,,,,,,,,
