

================================================================
== Vivado HLS Report for 'pointwise_conv_1d_cl_array_ap_fixed_ap_fixed_config13_s'
================================================================
* Date:           Sun Apr 23 20:55:58 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.563 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      511| 2.555 us | 2.555 us |  511|  511|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |      510|      510|         7|          -|          -|    73|    no    |
        | + ReuseLoop      |        4|        4|         2|          1|          1|     4|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|    280|        0|    3689|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|      34|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|    1368|    -|
|Register             |        -|      -|     4635|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|    280|     4635|    5091|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      9|    ~0   |       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      4|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+---------------------------+---------+-------+---+----+-----+
    |             Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+---------------------------+---------+-------+---+----+-----+
    |myproject_mux_42_2240_1_1_U2246  |myproject_mux_42_2240_1_1  |        0|      0|  0|  17|    0|
    |myproject_mux_42_32_1_1_U2245    |myproject_mux_42_32_1_1    |        0|      0|  0|  17|    0|
    +---------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                            |                           |        0|      0|  0|  34|    0|
    +---------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_10_fu_3175_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_11_fu_3205_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_12_fu_3235_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_13_fu_3265_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_14_fu_3295_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_15_fu_3325_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_16_fu_3355_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_17_fu_3385_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_18_fu_3415_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_19_fu_3445_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_1_fu_2905_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_20_fu_3475_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_21_fu_3505_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_22_fu_3535_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_23_fu_3565_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_24_fu_3595_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_25_fu_3625_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_26_fu_3655_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_27_fu_3685_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_28_fu_3715_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_29_fu_3745_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_2_fu_2935_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_30_fu_3775_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_31_fu_3805_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_32_fu_3835_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_33_fu_3865_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_34_fu_3895_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_35_fu_3925_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_36_fu_3955_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_37_fu_3985_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_38_fu_4015_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_39_fu_4045_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_3_fu_2965_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_40_fu_4075_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_41_fu_4105_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_42_fu_4135_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_43_fu_4165_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_44_fu_4195_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_45_fu_4225_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_46_fu_4255_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_47_fu_4285_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_48_fu_4315_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_49_fu_4345_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_4_fu_2995_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_50_fu_4375_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_51_fu_4405_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_52_fu_4435_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_53_fu_4465_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_54_fu_4495_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_55_fu_4525_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_56_fu_4555_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_57_fu_4585_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_58_fu_4615_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_59_fu_4645_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_5_fu_3025_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_60_fu_4675_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_61_fu_4705_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_62_fu_4735_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_63_fu_4765_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_64_fu_4795_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_65_fu_4825_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_66_fu_4855_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_67_fu_4885_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_68_fu_4915_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_69_fu_4945_p2          |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_6_fu_3055_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_7_fu_3085_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_8_fu_3115_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_9_fu_3145_p2           |     *    |      4|  0|  20|          32|          32|
    |mul_ln1118_fu_2875_p2             |     *    |      4|  0|  20|          32|          32|
    |acc_0_V_fu_4983_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_10_V_fu_5043_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_11_V_fu_5049_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_12_V_fu_5055_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_13_V_fu_5061_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_14_V_fu_5067_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_15_V_fu_5073_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_16_V_fu_5079_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_17_V_fu_5085_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_18_V_fu_5091_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_19_V_fu_5097_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_1_V_fu_4989_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_20_V_fu_5103_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_21_V_fu_5109_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_22_V_fu_5115_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_23_V_fu_5121_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_24_V_fu_5127_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_25_V_fu_5133_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_26_V_fu_5139_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_27_V_fu_5145_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_28_V_fu_5151_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_29_V_fu_5157_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_2_V_fu_4995_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_30_V_fu_5163_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_31_V_fu_5169_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_32_V_fu_5175_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_33_V_fu_5181_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_34_V_fu_5187_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_35_V_fu_5193_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_36_V_fu_5199_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_37_V_fu_5205_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_38_V_fu_5211_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_39_V_fu_5217_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_3_V_fu_5001_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_40_V_fu_5223_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_41_V_fu_5229_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_42_V_fu_5235_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_43_V_fu_5241_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_44_V_fu_5247_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_45_V_fu_5253_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_46_V_fu_5259_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_47_V_fu_5265_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_48_V_fu_5271_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_49_V_fu_5277_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_4_V_fu_5007_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_50_V_fu_5283_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_51_V_fu_5289_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_52_V_fu_5295_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_53_V_fu_5301_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_54_V_fu_5307_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_55_V_fu_5313_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_56_V_fu_5319_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_57_V_fu_5325_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_58_V_fu_5331_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_59_V_fu_5337_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_5_V_fu_5013_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_60_V_fu_5343_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_61_V_fu_5349_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_62_V_fu_5355_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_63_V_fu_5361_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_64_V_fu_5367_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_65_V_fu_5373_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_66_V_fu_5379_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_67_V_fu_5385_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_68_V_fu_5391_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_69_V_fu_5397_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_6_V_fu_5019_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_7_V_fu_5025_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_8_V_fu_5031_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_9_V_fu_5037_p2                |     +    |      0|  0|  32|          32|          32|
    |i_iw_fu_2829_p2                   |     +    |      0|  0|   7|           7|           1|
    |w_index_fu_4961_p2                |     +    |      0|  0|   4|           1|           3|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln104_fu_5403_p2             |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln64_1_fu_4971_p2            |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln64_fu_4977_p2              |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |    280|  0|3689|        4505|        4503|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  27|          5|    1|          5|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_w_index72_phi_fu_2052_p4  |   9|          2|    2|          4|
    |data_0_V_V_blk_n                     |   9|          2|    1|          2|
    |data_1_V_V_blk_n                     |   9|          2|    1|          2|
    |data_2_V_V_blk_n                     |   9|          2|    1|          2|
    |data_3_V_V_blk_n                     |   9|          2|    1|          2|
    |i_iw_073_reg_2036                    |   9|          2|    7|         14|
    |res_0_V_V_blk_n                      |   9|          2|    1|          2|
    |res_10_V_V_blk_n                     |   9|          2|    1|          2|
    |res_11_V_V_blk_n                     |   9|          2|    1|          2|
    |res_12_V_V_blk_n                     |   9|          2|    1|          2|
    |res_13_V_V_blk_n                     |   9|          2|    1|          2|
    |res_14_V_V_blk_n                     |   9|          2|    1|          2|
    |res_15_V_V_blk_n                     |   9|          2|    1|          2|
    |res_16_V_V_blk_n                     |   9|          2|    1|          2|
    |res_17_V_V_blk_n                     |   9|          2|    1|          2|
    |res_18_V_V_blk_n                     |   9|          2|    1|          2|
    |res_19_V_V_blk_n                     |   9|          2|    1|          2|
    |res_1_V_V_blk_n                      |   9|          2|    1|          2|
    |res_20_V_V_blk_n                     |   9|          2|    1|          2|
    |res_21_V_V_blk_n                     |   9|          2|    1|          2|
    |res_22_V_V_blk_n                     |   9|          2|    1|          2|
    |res_23_V_V_blk_n                     |   9|          2|    1|          2|
    |res_24_V_V_blk_n                     |   9|          2|    1|          2|
    |res_25_V_V_blk_n                     |   9|          2|    1|          2|
    |res_26_V_V_blk_n                     |   9|          2|    1|          2|
    |res_27_V_V_blk_n                     |   9|          2|    1|          2|
    |res_28_V_V_blk_n                     |   9|          2|    1|          2|
    |res_29_V_V_blk_n                     |   9|          2|    1|          2|
    |res_2_V_V_blk_n                      |   9|          2|    1|          2|
    |res_30_V_V_blk_n                     |   9|          2|    1|          2|
    |res_31_V_V_blk_n                     |   9|          2|    1|          2|
    |res_32_V_V_blk_n                     |   9|          2|    1|          2|
    |res_33_V_V_blk_n                     |   9|          2|    1|          2|
    |res_34_V_V_blk_n                     |   9|          2|    1|          2|
    |res_35_V_V_blk_n                     |   9|          2|    1|          2|
    |res_36_V_V_blk_n                     |   9|          2|    1|          2|
    |res_37_V_V_blk_n                     |   9|          2|    1|          2|
    |res_38_V_V_blk_n                     |   9|          2|    1|          2|
    |res_39_V_V_blk_n                     |   9|          2|    1|          2|
    |res_3_V_V_blk_n                      |   9|          2|    1|          2|
    |res_40_V_V_blk_n                     |   9|          2|    1|          2|
    |res_41_V_V_blk_n                     |   9|          2|    1|          2|
    |res_42_V_V_blk_n                     |   9|          2|    1|          2|
    |res_43_V_V_blk_n                     |   9|          2|    1|          2|
    |res_44_V_V_blk_n                     |   9|          2|    1|          2|
    |res_45_V_V_blk_n                     |   9|          2|    1|          2|
    |res_46_V_V_blk_n                     |   9|          2|    1|          2|
    |res_47_V_V_blk_n                     |   9|          2|    1|          2|
    |res_48_V_V_blk_n                     |   9|          2|    1|          2|
    |res_49_V_V_blk_n                     |   9|          2|    1|          2|
    |res_4_V_V_blk_n                      |   9|          2|    1|          2|
    |res_50_V_V_blk_n                     |   9|          2|    1|          2|
    |res_51_V_V_blk_n                     |   9|          2|    1|          2|
    |res_52_V_V_blk_n                     |   9|          2|    1|          2|
    |res_53_V_V_blk_n                     |   9|          2|    1|          2|
    |res_54_V_V_blk_n                     |   9|          2|    1|          2|
    |res_55_V_V_blk_n                     |   9|          2|    1|          2|
    |res_56_V_V_blk_n                     |   9|          2|    1|          2|
    |res_57_V_V_blk_n                     |   9|          2|    1|          2|
    |res_58_V_V_blk_n                     |   9|          2|    1|          2|
    |res_59_V_V_blk_n                     |   9|          2|    1|          2|
    |res_5_V_V_blk_n                      |   9|          2|    1|          2|
    |res_60_V_V_blk_n                     |   9|          2|    1|          2|
    |res_61_V_V_blk_n                     |   9|          2|    1|          2|
    |res_62_V_V_blk_n                     |   9|          2|    1|          2|
    |res_63_V_V_blk_n                     |   9|          2|    1|          2|
    |res_64_V_V_blk_n                     |   9|          2|    1|          2|
    |res_65_V_V_blk_n                     |   9|          2|    1|          2|
    |res_66_V_V_blk_n                     |   9|          2|    1|          2|
    |res_67_V_V_blk_n                     |   9|          2|    1|          2|
    |res_68_V_V_blk_n                     |   9|          2|    1|          2|
    |res_69_V_V_blk_n                     |   9|          2|    1|          2|
    |res_6_V_V_blk_n                      |   9|          2|    1|          2|
    |res_7_V_V_blk_n                      |   9|          2|    1|          2|
    |res_8_V_V_blk_n                      |   9|          2|    1|          2|
    |res_9_V_V_blk_n                      |   9|          2|    1|          2|
    |tmp_V_1063_reg_2136                  |   9|          2|   32|         64|
    |tmp_V_1162_reg_2147                  |   9|          2|   32|         64|
    |tmp_V_1261_reg_2158                  |   9|          2|   32|         64|
    |tmp_V_1360_reg_2169                  |   9|          2|   32|         64|
    |tmp_V_1459_reg_2180                  |   9|          2|   32|         64|
    |tmp_V_1558_reg_2191                  |   9|          2|   32|         64|
    |tmp_V_1657_reg_2202                  |   9|          2|   32|         64|
    |tmp_V_1756_reg_2213                  |   9|          2|   32|         64|
    |tmp_V_1855_reg_2224                  |   9|          2|   32|         64|
    |tmp_V_1954_reg_2235                  |   9|          2|   32|         64|
    |tmp_V_2053_reg_2246                  |   9|          2|   32|         64|
    |tmp_V_2152_reg_2257                  |   9|          2|   32|         64|
    |tmp_V_2251_reg_2268                  |   9|          2|   32|         64|
    |tmp_V_2350_reg_2279                  |   9|          2|   32|         64|
    |tmp_V_2449_reg_2290                  |   9|          2|   32|         64|
    |tmp_V_2548_reg_2301                  |   9|          2|   32|         64|
    |tmp_V_2647_reg_2312                  |   9|          2|   32|         64|
    |tmp_V_271_reg_2059                   |   9|          2|   32|         64|
    |tmp_V_2746_reg_2323                  |   9|          2|   32|         64|
    |tmp_V_2845_reg_2334                  |   9|          2|   32|         64|
    |tmp_V_2944_reg_2345                  |   9|          2|   32|         64|
    |tmp_V_3043_reg_2356                  |   9|          2|   32|         64|
    |tmp_V_3142_reg_2367                  |   9|          2|   32|         64|
    |tmp_V_3241_reg_2378                  |   9|          2|   32|         64|
    |tmp_V_3340_reg_2389                  |   9|          2|   32|         64|
    |tmp_V_3439_reg_2400                  |   9|          2|   32|         64|
    |tmp_V_3538_reg_2411                  |   9|          2|   32|         64|
    |tmp_V_3637_reg_2422                  |   9|          2|   32|         64|
    |tmp_V_3736_reg_2433                  |   9|          2|   32|         64|
    |tmp_V_3835_reg_2444                  |   9|          2|   32|         64|
    |tmp_V_3934_reg_2455                  |   9|          2|   32|         64|
    |tmp_V_4033_reg_2466                  |   9|          2|   32|         64|
    |tmp_V_4132_reg_2477                  |   9|          2|   32|         64|
    |tmp_V_4231_reg_2488                  |   9|          2|   32|         64|
    |tmp_V_4330_reg_2499                  |   9|          2|   32|         64|
    |tmp_V_4429_reg_2510                  |   9|          2|   32|         64|
    |tmp_V_4528_reg_2521                  |   9|          2|   32|         64|
    |tmp_V_4627_reg_2532                  |   9|          2|   32|         64|
    |tmp_V_470_reg_2070                   |   9|          2|   32|         64|
    |tmp_V_4726_reg_2543                  |   9|          2|   32|         64|
    |tmp_V_4825_reg_2554                  |   9|          2|   32|         64|
    |tmp_V_4924_reg_2565                  |   9|          2|   32|         64|
    |tmp_V_5023_reg_2576                  |   9|          2|   32|         64|
    |tmp_V_5122_reg_2587                  |   9|          2|   32|         64|
    |tmp_V_5221_reg_2598                  |   9|          2|   32|         64|
    |tmp_V_5320_reg_2609                  |   9|          2|   32|         64|
    |tmp_V_5419_reg_2620                  |   9|          2|   32|         64|
    |tmp_V_5518_reg_2631                  |   9|          2|   32|         64|
    |tmp_V_5617_reg_2642                  |   9|          2|   32|         64|
    |tmp_V_569_reg_2081                   |   9|          2|   32|         64|
    |tmp_V_5716_reg_2653                  |   9|          2|   32|         64|
    |tmp_V_5815_reg_2664                  |   9|          2|   32|         64|
    |tmp_V_5914_reg_2675                  |   9|          2|   32|         64|
    |tmp_V_6013_reg_2686                  |   9|          2|   32|         64|
    |tmp_V_6112_reg_2697                  |   9|          2|   32|         64|
    |tmp_V_6211_reg_2708                  |   9|          2|   32|         64|
    |tmp_V_6310_reg_2719                  |   9|          2|   32|         64|
    |tmp_V_649_reg_2730                   |   9|          2|   32|         64|
    |tmp_V_658_reg_2741                   |   9|          2|   32|         64|
    |tmp_V_667_reg_2752                   |   9|          2|   32|         64|
    |tmp_V_668_reg_2092                   |   9|          2|   32|         64|
    |tmp_V_676_reg_2763                   |   9|          2|   32|         64|
    |tmp_V_685_reg_2774                   |   9|          2|   32|         64|
    |tmp_V_694_reg_2785                   |   9|          2|   32|         64|
    |tmp_V_703_reg_2796                   |   9|          2|   32|         64|
    |tmp_V_712_reg_2807                   |   9|          2|   32|         64|
    |tmp_V_721_reg_2818                   |   9|          2|   32|         64|
    |tmp_V_766_reg_2103                   |   9|          2|   32|         64|
    |tmp_V_865_reg_2114                   |   9|          2|   32|         64|
    |tmp_V_964_reg_2125                   |   9|          2|   32|         64|
    |w_index72_reg_2048                   |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |1368|        303| 2328|       4659|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_iw_073_reg_2036        |   7|   0|    7|          0|
    |i_iw_reg_5429            |   7|   0|    7|          0|
    |icmp_ln64_1_reg_5789     |   1|   0|    1|          0|
    |icmp_ln64_reg_5793       |   1|   0|    1|          0|
    |tmp_V_1063_reg_2136      |  32|   0|   32|          0|
    |tmp_V_1162_reg_2147      |  32|   0|   32|          0|
    |tmp_V_1261_reg_2158      |  32|   0|   32|          0|
    |tmp_V_1360_reg_2169      |  32|   0|   32|          0|
    |tmp_V_1459_reg_2180      |  32|   0|   32|          0|
    |tmp_V_1558_reg_2191      |  32|   0|   32|          0|
    |tmp_V_1657_reg_2202      |  32|   0|   32|          0|
    |tmp_V_1756_reg_2213      |  32|   0|   32|          0|
    |tmp_V_1855_reg_2224      |  32|   0|   32|          0|
    |tmp_V_1954_reg_2235      |  32|   0|   32|          0|
    |tmp_V_2053_reg_2246      |  32|   0|   32|          0|
    |tmp_V_2152_reg_2257      |  32|   0|   32|          0|
    |tmp_V_2251_reg_2268      |  32|   0|   32|          0|
    |tmp_V_2350_reg_2279      |  32|   0|   32|          0|
    |tmp_V_2449_reg_2290      |  32|   0|   32|          0|
    |tmp_V_2548_reg_2301      |  32|   0|   32|          0|
    |tmp_V_2647_reg_2312      |  32|   0|   32|          0|
    |tmp_V_271_reg_2059       |  32|   0|   32|          0|
    |tmp_V_2746_reg_2323      |  32|   0|   32|          0|
    |tmp_V_2845_reg_2334      |  32|   0|   32|          0|
    |tmp_V_2944_reg_2345      |  32|   0|   32|          0|
    |tmp_V_3043_reg_2356      |  32|   0|   32|          0|
    |tmp_V_3142_reg_2367      |  32|   0|   32|          0|
    |tmp_V_3241_reg_2378      |  32|   0|   32|          0|
    |tmp_V_3340_reg_2389      |  32|   0|   32|          0|
    |tmp_V_3439_reg_2400      |  32|   0|   32|          0|
    |tmp_V_3538_reg_2411      |  32|   0|   32|          0|
    |tmp_V_3637_reg_2422      |  32|   0|   32|          0|
    |tmp_V_3736_reg_2433      |  32|   0|   32|          0|
    |tmp_V_3835_reg_2444      |  32|   0|   32|          0|
    |tmp_V_3934_reg_2455      |  32|   0|   32|          0|
    |tmp_V_4033_reg_2466      |  32|   0|   32|          0|
    |tmp_V_4132_reg_2477      |  32|   0|   32|          0|
    |tmp_V_4231_reg_2488      |  32|   0|   32|          0|
    |tmp_V_4330_reg_2499      |  32|   0|   32|          0|
    |tmp_V_4429_reg_2510      |  32|   0|   32|          0|
    |tmp_V_4528_reg_2521      |  32|   0|   32|          0|
    |tmp_V_4627_reg_2532      |  32|   0|   32|          0|
    |tmp_V_470_reg_2070       |  32|   0|   32|          0|
    |tmp_V_4726_reg_2543      |  32|   0|   32|          0|
    |tmp_V_4825_reg_2554      |  32|   0|   32|          0|
    |tmp_V_4924_reg_2565      |  32|   0|   32|          0|
    |tmp_V_5023_reg_2576      |  32|   0|   32|          0|
    |tmp_V_5122_reg_2587      |  32|   0|   32|          0|
    |tmp_V_5221_reg_2598      |  32|   0|   32|          0|
    |tmp_V_5320_reg_2609      |  32|   0|   32|          0|
    |tmp_V_5419_reg_2620      |  32|   0|   32|          0|
    |tmp_V_5518_reg_2631      |  32|   0|   32|          0|
    |tmp_V_5617_reg_2642      |  32|   0|   32|          0|
    |tmp_V_569_reg_2081       |  32|   0|   32|          0|
    |tmp_V_5716_reg_2653      |  32|   0|   32|          0|
    |tmp_V_5815_reg_2664      |  32|   0|   32|          0|
    |tmp_V_5914_reg_2675      |  32|   0|   32|          0|
    |tmp_V_6013_reg_2686      |  32|   0|   32|          0|
    |tmp_V_6112_reg_2697      |  32|   0|   32|          0|
    |tmp_V_6211_reg_2708      |  32|   0|   32|          0|
    |tmp_V_6310_reg_2719      |  32|   0|   32|          0|
    |tmp_V_649_reg_2730       |  32|   0|   32|          0|
    |tmp_V_658_reg_2741       |  32|   0|   32|          0|
    |tmp_V_667_reg_2752       |  32|   0|   32|          0|
    |tmp_V_668_reg_2092       |  32|   0|   32|          0|
    |tmp_V_676_reg_2763       |  32|   0|   32|          0|
    |tmp_V_685_reg_2774       |  32|   0|   32|          0|
    |tmp_V_694_reg_2785       |  32|   0|   32|          0|
    |tmp_V_703_reg_2796       |  32|   0|   32|          0|
    |tmp_V_70_reg_5409        |  32|   0|   32|          0|
    |tmp_V_712_reg_2807       |  32|   0|   32|          0|
    |tmp_V_71_reg_5414        |  32|   0|   32|          0|
    |tmp_V_721_reg_2818       |  32|   0|   32|          0|
    |tmp_V_72_reg_5419        |  32|   0|   32|          0|
    |tmp_V_73_reg_5424        |  32|   0|   32|          0|
    |tmp_V_766_reg_2103       |  32|   0|   32|          0|
    |tmp_V_865_reg_2114       |  32|   0|   32|          0|
    |tmp_V_964_reg_2125       |  32|   0|   32|          0|
    |trunc_ln5_reg_5434       |  32|   0|   32|          0|
    |trunc_ln64_reg_5784      |   2|   0|    2|          0|
    |trunc_ln708_10_reg_5489  |  32|   0|   32|          0|
    |trunc_ln708_11_reg_5494  |  32|   0|   32|          0|
    |trunc_ln708_12_reg_5499  |  32|   0|   32|          0|
    |trunc_ln708_13_reg_5504  |  32|   0|   32|          0|
    |trunc_ln708_14_reg_5509  |  32|   0|   32|          0|
    |trunc_ln708_15_reg_5514  |  32|   0|   32|          0|
    |trunc_ln708_16_reg_5519  |  32|   0|   32|          0|
    |trunc_ln708_17_reg_5524  |  32|   0|   32|          0|
    |trunc_ln708_18_reg_5529  |  32|   0|   32|          0|
    |trunc_ln708_19_reg_5534  |  32|   0|   32|          0|
    |trunc_ln708_1_reg_5439   |  32|   0|   32|          0|
    |trunc_ln708_20_reg_5539  |  32|   0|   32|          0|
    |trunc_ln708_21_reg_5544  |  32|   0|   32|          0|
    |trunc_ln708_22_reg_5549  |  32|   0|   32|          0|
    |trunc_ln708_23_reg_5554  |  32|   0|   32|          0|
    |trunc_ln708_24_reg_5559  |  32|   0|   32|          0|
    |trunc_ln708_25_reg_5564  |  32|   0|   32|          0|
    |trunc_ln708_26_reg_5569  |  32|   0|   32|          0|
    |trunc_ln708_27_reg_5574  |  32|   0|   32|          0|
    |trunc_ln708_28_reg_5579  |  32|   0|   32|          0|
    |trunc_ln708_29_reg_5584  |  32|   0|   32|          0|
    |trunc_ln708_2_reg_5444   |  32|   0|   32|          0|
    |trunc_ln708_30_reg_5589  |  32|   0|   32|          0|
    |trunc_ln708_31_reg_5594  |  32|   0|   32|          0|
    |trunc_ln708_32_reg_5599  |  32|   0|   32|          0|
    |trunc_ln708_33_reg_5604  |  32|   0|   32|          0|
    |trunc_ln708_34_reg_5609  |  32|   0|   32|          0|
    |trunc_ln708_35_reg_5614  |  32|   0|   32|          0|
    |trunc_ln708_36_reg_5619  |  32|   0|   32|          0|
    |trunc_ln708_37_reg_5624  |  32|   0|   32|          0|
    |trunc_ln708_38_reg_5629  |  32|   0|   32|          0|
    |trunc_ln708_39_reg_5634  |  32|   0|   32|          0|
    |trunc_ln708_3_reg_5449   |  32|   0|   32|          0|
    |trunc_ln708_40_reg_5639  |  32|   0|   32|          0|
    |trunc_ln708_41_reg_5644  |  32|   0|   32|          0|
    |trunc_ln708_42_reg_5649  |  32|   0|   32|          0|
    |trunc_ln708_43_reg_5654  |  32|   0|   32|          0|
    |trunc_ln708_44_reg_5659  |  32|   0|   32|          0|
    |trunc_ln708_45_reg_5664  |  32|   0|   32|          0|
    |trunc_ln708_46_reg_5669  |  32|   0|   32|          0|
    |trunc_ln708_47_reg_5674  |  32|   0|   32|          0|
    |trunc_ln708_48_reg_5679  |  32|   0|   32|          0|
    |trunc_ln708_49_reg_5684  |  32|   0|   32|          0|
    |trunc_ln708_4_reg_5454   |  32|   0|   32|          0|
    |trunc_ln708_50_reg_5689  |  32|   0|   32|          0|
    |trunc_ln708_51_reg_5694  |  32|   0|   32|          0|
    |trunc_ln708_52_reg_5699  |  32|   0|   32|          0|
    |trunc_ln708_53_reg_5704  |  32|   0|   32|          0|
    |trunc_ln708_54_reg_5709  |  32|   0|   32|          0|
    |trunc_ln708_55_reg_5714  |  32|   0|   32|          0|
    |trunc_ln708_56_reg_5719  |  32|   0|   32|          0|
    |trunc_ln708_57_reg_5724  |  32|   0|   32|          0|
    |trunc_ln708_58_reg_5729  |  32|   0|   32|          0|
    |trunc_ln708_59_reg_5734  |  32|   0|   32|          0|
    |trunc_ln708_5_reg_5459   |  32|   0|   32|          0|
    |trunc_ln708_60_reg_5739  |  32|   0|   32|          0|
    |trunc_ln708_61_reg_5744  |  32|   0|   32|          0|
    |trunc_ln708_62_reg_5749  |  32|   0|   32|          0|
    |trunc_ln708_63_reg_5754  |  32|   0|   32|          0|
    |trunc_ln708_64_reg_5759  |  32|   0|   32|          0|
    |trunc_ln708_65_reg_5764  |  32|   0|   32|          0|
    |trunc_ln708_66_reg_5769  |  32|   0|   32|          0|
    |trunc_ln708_67_reg_5774  |  32|   0|   32|          0|
    |trunc_ln708_68_reg_5779  |  32|   0|   32|          0|
    |trunc_ln708_6_reg_5464   |  32|   0|   32|          0|
    |trunc_ln708_7_reg_5469   |  32|   0|   32|          0|
    |trunc_ln708_8_reg_5474   |  32|   0|   32|          0|
    |trunc_ln708_9_reg_5479   |  32|   0|   32|          0|
    |trunc_ln708_s_reg_5484   |  32|   0|   32|          0|
    |w_index72_reg_2048       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |4635|   0| 4635|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pointwise_conv_1d_cl_array<ap_fixed,ap_fixed,config13> | return value |
|data_0_V_V_dout     |  in |   32|   ap_fifo  |                       data_0_V_V                       |    pointer   |
|data_0_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_0_V_V                       |    pointer   |
|data_0_V_V_read     | out |    1|   ap_fifo  |                       data_0_V_V                       |    pointer   |
|data_1_V_V_dout     |  in |   32|   ap_fifo  |                       data_1_V_V                       |    pointer   |
|data_1_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_1_V_V                       |    pointer   |
|data_1_V_V_read     | out |    1|   ap_fifo  |                       data_1_V_V                       |    pointer   |
|data_2_V_V_dout     |  in |   32|   ap_fifo  |                       data_2_V_V                       |    pointer   |
|data_2_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_2_V_V                       |    pointer   |
|data_2_V_V_read     | out |    1|   ap_fifo  |                       data_2_V_V                       |    pointer   |
|data_3_V_V_dout     |  in |   32|   ap_fifo  |                       data_3_V_V                       |    pointer   |
|data_3_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_3_V_V                       |    pointer   |
|data_3_V_V_read     | out |    1|   ap_fifo  |                       data_3_V_V                       |    pointer   |
|res_0_V_V_din       | out |   32|   ap_fifo  |                        res_0_V_V                       |    pointer   |
|res_0_V_V_full_n    |  in |    1|   ap_fifo  |                        res_0_V_V                       |    pointer   |
|res_0_V_V_write     | out |    1|   ap_fifo  |                        res_0_V_V                       |    pointer   |
|res_1_V_V_din       | out |   32|   ap_fifo  |                        res_1_V_V                       |    pointer   |
|res_1_V_V_full_n    |  in |    1|   ap_fifo  |                        res_1_V_V                       |    pointer   |
|res_1_V_V_write     | out |    1|   ap_fifo  |                        res_1_V_V                       |    pointer   |
|res_2_V_V_din       | out |   32|   ap_fifo  |                        res_2_V_V                       |    pointer   |
|res_2_V_V_full_n    |  in |    1|   ap_fifo  |                        res_2_V_V                       |    pointer   |
|res_2_V_V_write     | out |    1|   ap_fifo  |                        res_2_V_V                       |    pointer   |
|res_3_V_V_din       | out |   32|   ap_fifo  |                        res_3_V_V                       |    pointer   |
|res_3_V_V_full_n    |  in |    1|   ap_fifo  |                        res_3_V_V                       |    pointer   |
|res_3_V_V_write     | out |    1|   ap_fifo  |                        res_3_V_V                       |    pointer   |
|res_4_V_V_din       | out |   32|   ap_fifo  |                        res_4_V_V                       |    pointer   |
|res_4_V_V_full_n    |  in |    1|   ap_fifo  |                        res_4_V_V                       |    pointer   |
|res_4_V_V_write     | out |    1|   ap_fifo  |                        res_4_V_V                       |    pointer   |
|res_5_V_V_din       | out |   32|   ap_fifo  |                        res_5_V_V                       |    pointer   |
|res_5_V_V_full_n    |  in |    1|   ap_fifo  |                        res_5_V_V                       |    pointer   |
|res_5_V_V_write     | out |    1|   ap_fifo  |                        res_5_V_V                       |    pointer   |
|res_6_V_V_din       | out |   32|   ap_fifo  |                        res_6_V_V                       |    pointer   |
|res_6_V_V_full_n    |  in |    1|   ap_fifo  |                        res_6_V_V                       |    pointer   |
|res_6_V_V_write     | out |    1|   ap_fifo  |                        res_6_V_V                       |    pointer   |
|res_7_V_V_din       | out |   32|   ap_fifo  |                        res_7_V_V                       |    pointer   |
|res_7_V_V_full_n    |  in |    1|   ap_fifo  |                        res_7_V_V                       |    pointer   |
|res_7_V_V_write     | out |    1|   ap_fifo  |                        res_7_V_V                       |    pointer   |
|res_8_V_V_din       | out |   32|   ap_fifo  |                        res_8_V_V                       |    pointer   |
|res_8_V_V_full_n    |  in |    1|   ap_fifo  |                        res_8_V_V                       |    pointer   |
|res_8_V_V_write     | out |    1|   ap_fifo  |                        res_8_V_V                       |    pointer   |
|res_9_V_V_din       | out |   32|   ap_fifo  |                        res_9_V_V                       |    pointer   |
|res_9_V_V_full_n    |  in |    1|   ap_fifo  |                        res_9_V_V                       |    pointer   |
|res_9_V_V_write     | out |    1|   ap_fifo  |                        res_9_V_V                       |    pointer   |
|res_10_V_V_din      | out |   32|   ap_fifo  |                       res_10_V_V                       |    pointer   |
|res_10_V_V_full_n   |  in |    1|   ap_fifo  |                       res_10_V_V                       |    pointer   |
|res_10_V_V_write    | out |    1|   ap_fifo  |                       res_10_V_V                       |    pointer   |
|res_11_V_V_din      | out |   32|   ap_fifo  |                       res_11_V_V                       |    pointer   |
|res_11_V_V_full_n   |  in |    1|   ap_fifo  |                       res_11_V_V                       |    pointer   |
|res_11_V_V_write    | out |    1|   ap_fifo  |                       res_11_V_V                       |    pointer   |
|res_12_V_V_din      | out |   32|   ap_fifo  |                       res_12_V_V                       |    pointer   |
|res_12_V_V_full_n   |  in |    1|   ap_fifo  |                       res_12_V_V                       |    pointer   |
|res_12_V_V_write    | out |    1|   ap_fifo  |                       res_12_V_V                       |    pointer   |
|res_13_V_V_din      | out |   32|   ap_fifo  |                       res_13_V_V                       |    pointer   |
|res_13_V_V_full_n   |  in |    1|   ap_fifo  |                       res_13_V_V                       |    pointer   |
|res_13_V_V_write    | out |    1|   ap_fifo  |                       res_13_V_V                       |    pointer   |
|res_14_V_V_din      | out |   32|   ap_fifo  |                       res_14_V_V                       |    pointer   |
|res_14_V_V_full_n   |  in |    1|   ap_fifo  |                       res_14_V_V                       |    pointer   |
|res_14_V_V_write    | out |    1|   ap_fifo  |                       res_14_V_V                       |    pointer   |
|res_15_V_V_din      | out |   32|   ap_fifo  |                       res_15_V_V                       |    pointer   |
|res_15_V_V_full_n   |  in |    1|   ap_fifo  |                       res_15_V_V                       |    pointer   |
|res_15_V_V_write    | out |    1|   ap_fifo  |                       res_15_V_V                       |    pointer   |
|res_16_V_V_din      | out |   32|   ap_fifo  |                       res_16_V_V                       |    pointer   |
|res_16_V_V_full_n   |  in |    1|   ap_fifo  |                       res_16_V_V                       |    pointer   |
|res_16_V_V_write    | out |    1|   ap_fifo  |                       res_16_V_V                       |    pointer   |
|res_17_V_V_din      | out |   32|   ap_fifo  |                       res_17_V_V                       |    pointer   |
|res_17_V_V_full_n   |  in |    1|   ap_fifo  |                       res_17_V_V                       |    pointer   |
|res_17_V_V_write    | out |    1|   ap_fifo  |                       res_17_V_V                       |    pointer   |
|res_18_V_V_din      | out |   32|   ap_fifo  |                       res_18_V_V                       |    pointer   |
|res_18_V_V_full_n   |  in |    1|   ap_fifo  |                       res_18_V_V                       |    pointer   |
|res_18_V_V_write    | out |    1|   ap_fifo  |                       res_18_V_V                       |    pointer   |
|res_19_V_V_din      | out |   32|   ap_fifo  |                       res_19_V_V                       |    pointer   |
|res_19_V_V_full_n   |  in |    1|   ap_fifo  |                       res_19_V_V                       |    pointer   |
|res_19_V_V_write    | out |    1|   ap_fifo  |                       res_19_V_V                       |    pointer   |
|res_20_V_V_din      | out |   32|   ap_fifo  |                       res_20_V_V                       |    pointer   |
|res_20_V_V_full_n   |  in |    1|   ap_fifo  |                       res_20_V_V                       |    pointer   |
|res_20_V_V_write    | out |    1|   ap_fifo  |                       res_20_V_V                       |    pointer   |
|res_21_V_V_din      | out |   32|   ap_fifo  |                       res_21_V_V                       |    pointer   |
|res_21_V_V_full_n   |  in |    1|   ap_fifo  |                       res_21_V_V                       |    pointer   |
|res_21_V_V_write    | out |    1|   ap_fifo  |                       res_21_V_V                       |    pointer   |
|res_22_V_V_din      | out |   32|   ap_fifo  |                       res_22_V_V                       |    pointer   |
|res_22_V_V_full_n   |  in |    1|   ap_fifo  |                       res_22_V_V                       |    pointer   |
|res_22_V_V_write    | out |    1|   ap_fifo  |                       res_22_V_V                       |    pointer   |
|res_23_V_V_din      | out |   32|   ap_fifo  |                       res_23_V_V                       |    pointer   |
|res_23_V_V_full_n   |  in |    1|   ap_fifo  |                       res_23_V_V                       |    pointer   |
|res_23_V_V_write    | out |    1|   ap_fifo  |                       res_23_V_V                       |    pointer   |
|res_24_V_V_din      | out |   32|   ap_fifo  |                       res_24_V_V                       |    pointer   |
|res_24_V_V_full_n   |  in |    1|   ap_fifo  |                       res_24_V_V                       |    pointer   |
|res_24_V_V_write    | out |    1|   ap_fifo  |                       res_24_V_V                       |    pointer   |
|res_25_V_V_din      | out |   32|   ap_fifo  |                       res_25_V_V                       |    pointer   |
|res_25_V_V_full_n   |  in |    1|   ap_fifo  |                       res_25_V_V                       |    pointer   |
|res_25_V_V_write    | out |    1|   ap_fifo  |                       res_25_V_V                       |    pointer   |
|res_26_V_V_din      | out |   32|   ap_fifo  |                       res_26_V_V                       |    pointer   |
|res_26_V_V_full_n   |  in |    1|   ap_fifo  |                       res_26_V_V                       |    pointer   |
|res_26_V_V_write    | out |    1|   ap_fifo  |                       res_26_V_V                       |    pointer   |
|res_27_V_V_din      | out |   32|   ap_fifo  |                       res_27_V_V                       |    pointer   |
|res_27_V_V_full_n   |  in |    1|   ap_fifo  |                       res_27_V_V                       |    pointer   |
|res_27_V_V_write    | out |    1|   ap_fifo  |                       res_27_V_V                       |    pointer   |
|res_28_V_V_din      | out |   32|   ap_fifo  |                       res_28_V_V                       |    pointer   |
|res_28_V_V_full_n   |  in |    1|   ap_fifo  |                       res_28_V_V                       |    pointer   |
|res_28_V_V_write    | out |    1|   ap_fifo  |                       res_28_V_V                       |    pointer   |
|res_29_V_V_din      | out |   32|   ap_fifo  |                       res_29_V_V                       |    pointer   |
|res_29_V_V_full_n   |  in |    1|   ap_fifo  |                       res_29_V_V                       |    pointer   |
|res_29_V_V_write    | out |    1|   ap_fifo  |                       res_29_V_V                       |    pointer   |
|res_30_V_V_din      | out |   32|   ap_fifo  |                       res_30_V_V                       |    pointer   |
|res_30_V_V_full_n   |  in |    1|   ap_fifo  |                       res_30_V_V                       |    pointer   |
|res_30_V_V_write    | out |    1|   ap_fifo  |                       res_30_V_V                       |    pointer   |
|res_31_V_V_din      | out |   32|   ap_fifo  |                       res_31_V_V                       |    pointer   |
|res_31_V_V_full_n   |  in |    1|   ap_fifo  |                       res_31_V_V                       |    pointer   |
|res_31_V_V_write    | out |    1|   ap_fifo  |                       res_31_V_V                       |    pointer   |
|res_32_V_V_din      | out |   32|   ap_fifo  |                       res_32_V_V                       |    pointer   |
|res_32_V_V_full_n   |  in |    1|   ap_fifo  |                       res_32_V_V                       |    pointer   |
|res_32_V_V_write    | out |    1|   ap_fifo  |                       res_32_V_V                       |    pointer   |
|res_33_V_V_din      | out |   32|   ap_fifo  |                       res_33_V_V                       |    pointer   |
|res_33_V_V_full_n   |  in |    1|   ap_fifo  |                       res_33_V_V                       |    pointer   |
|res_33_V_V_write    | out |    1|   ap_fifo  |                       res_33_V_V                       |    pointer   |
|res_34_V_V_din      | out |   32|   ap_fifo  |                       res_34_V_V                       |    pointer   |
|res_34_V_V_full_n   |  in |    1|   ap_fifo  |                       res_34_V_V                       |    pointer   |
|res_34_V_V_write    | out |    1|   ap_fifo  |                       res_34_V_V                       |    pointer   |
|res_35_V_V_din      | out |   32|   ap_fifo  |                       res_35_V_V                       |    pointer   |
|res_35_V_V_full_n   |  in |    1|   ap_fifo  |                       res_35_V_V                       |    pointer   |
|res_35_V_V_write    | out |    1|   ap_fifo  |                       res_35_V_V                       |    pointer   |
|res_36_V_V_din      | out |   32|   ap_fifo  |                       res_36_V_V                       |    pointer   |
|res_36_V_V_full_n   |  in |    1|   ap_fifo  |                       res_36_V_V                       |    pointer   |
|res_36_V_V_write    | out |    1|   ap_fifo  |                       res_36_V_V                       |    pointer   |
|res_37_V_V_din      | out |   32|   ap_fifo  |                       res_37_V_V                       |    pointer   |
|res_37_V_V_full_n   |  in |    1|   ap_fifo  |                       res_37_V_V                       |    pointer   |
|res_37_V_V_write    | out |    1|   ap_fifo  |                       res_37_V_V                       |    pointer   |
|res_38_V_V_din      | out |   32|   ap_fifo  |                       res_38_V_V                       |    pointer   |
|res_38_V_V_full_n   |  in |    1|   ap_fifo  |                       res_38_V_V                       |    pointer   |
|res_38_V_V_write    | out |    1|   ap_fifo  |                       res_38_V_V                       |    pointer   |
|res_39_V_V_din      | out |   32|   ap_fifo  |                       res_39_V_V                       |    pointer   |
|res_39_V_V_full_n   |  in |    1|   ap_fifo  |                       res_39_V_V                       |    pointer   |
|res_39_V_V_write    | out |    1|   ap_fifo  |                       res_39_V_V                       |    pointer   |
|res_40_V_V_din      | out |   32|   ap_fifo  |                       res_40_V_V                       |    pointer   |
|res_40_V_V_full_n   |  in |    1|   ap_fifo  |                       res_40_V_V                       |    pointer   |
|res_40_V_V_write    | out |    1|   ap_fifo  |                       res_40_V_V                       |    pointer   |
|res_41_V_V_din      | out |   32|   ap_fifo  |                       res_41_V_V                       |    pointer   |
|res_41_V_V_full_n   |  in |    1|   ap_fifo  |                       res_41_V_V                       |    pointer   |
|res_41_V_V_write    | out |    1|   ap_fifo  |                       res_41_V_V                       |    pointer   |
|res_42_V_V_din      | out |   32|   ap_fifo  |                       res_42_V_V                       |    pointer   |
|res_42_V_V_full_n   |  in |    1|   ap_fifo  |                       res_42_V_V                       |    pointer   |
|res_42_V_V_write    | out |    1|   ap_fifo  |                       res_42_V_V                       |    pointer   |
|res_43_V_V_din      | out |   32|   ap_fifo  |                       res_43_V_V                       |    pointer   |
|res_43_V_V_full_n   |  in |    1|   ap_fifo  |                       res_43_V_V                       |    pointer   |
|res_43_V_V_write    | out |    1|   ap_fifo  |                       res_43_V_V                       |    pointer   |
|res_44_V_V_din      | out |   32|   ap_fifo  |                       res_44_V_V                       |    pointer   |
|res_44_V_V_full_n   |  in |    1|   ap_fifo  |                       res_44_V_V                       |    pointer   |
|res_44_V_V_write    | out |    1|   ap_fifo  |                       res_44_V_V                       |    pointer   |
|res_45_V_V_din      | out |   32|   ap_fifo  |                       res_45_V_V                       |    pointer   |
|res_45_V_V_full_n   |  in |    1|   ap_fifo  |                       res_45_V_V                       |    pointer   |
|res_45_V_V_write    | out |    1|   ap_fifo  |                       res_45_V_V                       |    pointer   |
|res_46_V_V_din      | out |   32|   ap_fifo  |                       res_46_V_V                       |    pointer   |
|res_46_V_V_full_n   |  in |    1|   ap_fifo  |                       res_46_V_V                       |    pointer   |
|res_46_V_V_write    | out |    1|   ap_fifo  |                       res_46_V_V                       |    pointer   |
|res_47_V_V_din      | out |   32|   ap_fifo  |                       res_47_V_V                       |    pointer   |
|res_47_V_V_full_n   |  in |    1|   ap_fifo  |                       res_47_V_V                       |    pointer   |
|res_47_V_V_write    | out |    1|   ap_fifo  |                       res_47_V_V                       |    pointer   |
|res_48_V_V_din      | out |   32|   ap_fifo  |                       res_48_V_V                       |    pointer   |
|res_48_V_V_full_n   |  in |    1|   ap_fifo  |                       res_48_V_V                       |    pointer   |
|res_48_V_V_write    | out |    1|   ap_fifo  |                       res_48_V_V                       |    pointer   |
|res_49_V_V_din      | out |   32|   ap_fifo  |                       res_49_V_V                       |    pointer   |
|res_49_V_V_full_n   |  in |    1|   ap_fifo  |                       res_49_V_V                       |    pointer   |
|res_49_V_V_write    | out |    1|   ap_fifo  |                       res_49_V_V                       |    pointer   |
|res_50_V_V_din      | out |   32|   ap_fifo  |                       res_50_V_V                       |    pointer   |
|res_50_V_V_full_n   |  in |    1|   ap_fifo  |                       res_50_V_V                       |    pointer   |
|res_50_V_V_write    | out |    1|   ap_fifo  |                       res_50_V_V                       |    pointer   |
|res_51_V_V_din      | out |   32|   ap_fifo  |                       res_51_V_V                       |    pointer   |
|res_51_V_V_full_n   |  in |    1|   ap_fifo  |                       res_51_V_V                       |    pointer   |
|res_51_V_V_write    | out |    1|   ap_fifo  |                       res_51_V_V                       |    pointer   |
|res_52_V_V_din      | out |   32|   ap_fifo  |                       res_52_V_V                       |    pointer   |
|res_52_V_V_full_n   |  in |    1|   ap_fifo  |                       res_52_V_V                       |    pointer   |
|res_52_V_V_write    | out |    1|   ap_fifo  |                       res_52_V_V                       |    pointer   |
|res_53_V_V_din      | out |   32|   ap_fifo  |                       res_53_V_V                       |    pointer   |
|res_53_V_V_full_n   |  in |    1|   ap_fifo  |                       res_53_V_V                       |    pointer   |
|res_53_V_V_write    | out |    1|   ap_fifo  |                       res_53_V_V                       |    pointer   |
|res_54_V_V_din      | out |   32|   ap_fifo  |                       res_54_V_V                       |    pointer   |
|res_54_V_V_full_n   |  in |    1|   ap_fifo  |                       res_54_V_V                       |    pointer   |
|res_54_V_V_write    | out |    1|   ap_fifo  |                       res_54_V_V                       |    pointer   |
|res_55_V_V_din      | out |   32|   ap_fifo  |                       res_55_V_V                       |    pointer   |
|res_55_V_V_full_n   |  in |    1|   ap_fifo  |                       res_55_V_V                       |    pointer   |
|res_55_V_V_write    | out |    1|   ap_fifo  |                       res_55_V_V                       |    pointer   |
|res_56_V_V_din      | out |   32|   ap_fifo  |                       res_56_V_V                       |    pointer   |
|res_56_V_V_full_n   |  in |    1|   ap_fifo  |                       res_56_V_V                       |    pointer   |
|res_56_V_V_write    | out |    1|   ap_fifo  |                       res_56_V_V                       |    pointer   |
|res_57_V_V_din      | out |   32|   ap_fifo  |                       res_57_V_V                       |    pointer   |
|res_57_V_V_full_n   |  in |    1|   ap_fifo  |                       res_57_V_V                       |    pointer   |
|res_57_V_V_write    | out |    1|   ap_fifo  |                       res_57_V_V                       |    pointer   |
|res_58_V_V_din      | out |   32|   ap_fifo  |                       res_58_V_V                       |    pointer   |
|res_58_V_V_full_n   |  in |    1|   ap_fifo  |                       res_58_V_V                       |    pointer   |
|res_58_V_V_write    | out |    1|   ap_fifo  |                       res_58_V_V                       |    pointer   |
|res_59_V_V_din      | out |   32|   ap_fifo  |                       res_59_V_V                       |    pointer   |
|res_59_V_V_full_n   |  in |    1|   ap_fifo  |                       res_59_V_V                       |    pointer   |
|res_59_V_V_write    | out |    1|   ap_fifo  |                       res_59_V_V                       |    pointer   |
|res_60_V_V_din      | out |   32|   ap_fifo  |                       res_60_V_V                       |    pointer   |
|res_60_V_V_full_n   |  in |    1|   ap_fifo  |                       res_60_V_V                       |    pointer   |
|res_60_V_V_write    | out |    1|   ap_fifo  |                       res_60_V_V                       |    pointer   |
|res_61_V_V_din      | out |   32|   ap_fifo  |                       res_61_V_V                       |    pointer   |
|res_61_V_V_full_n   |  in |    1|   ap_fifo  |                       res_61_V_V                       |    pointer   |
|res_61_V_V_write    | out |    1|   ap_fifo  |                       res_61_V_V                       |    pointer   |
|res_62_V_V_din      | out |   32|   ap_fifo  |                       res_62_V_V                       |    pointer   |
|res_62_V_V_full_n   |  in |    1|   ap_fifo  |                       res_62_V_V                       |    pointer   |
|res_62_V_V_write    | out |    1|   ap_fifo  |                       res_62_V_V                       |    pointer   |
|res_63_V_V_din      | out |   32|   ap_fifo  |                       res_63_V_V                       |    pointer   |
|res_63_V_V_full_n   |  in |    1|   ap_fifo  |                       res_63_V_V                       |    pointer   |
|res_63_V_V_write    | out |    1|   ap_fifo  |                       res_63_V_V                       |    pointer   |
|res_64_V_V_din      | out |   32|   ap_fifo  |                       res_64_V_V                       |    pointer   |
|res_64_V_V_full_n   |  in |    1|   ap_fifo  |                       res_64_V_V                       |    pointer   |
|res_64_V_V_write    | out |    1|   ap_fifo  |                       res_64_V_V                       |    pointer   |
|res_65_V_V_din      | out |   32|   ap_fifo  |                       res_65_V_V                       |    pointer   |
|res_65_V_V_full_n   |  in |    1|   ap_fifo  |                       res_65_V_V                       |    pointer   |
|res_65_V_V_write    | out |    1|   ap_fifo  |                       res_65_V_V                       |    pointer   |
|res_66_V_V_din      | out |   32|   ap_fifo  |                       res_66_V_V                       |    pointer   |
|res_66_V_V_full_n   |  in |    1|   ap_fifo  |                       res_66_V_V                       |    pointer   |
|res_66_V_V_write    | out |    1|   ap_fifo  |                       res_66_V_V                       |    pointer   |
|res_67_V_V_din      | out |   32|   ap_fifo  |                       res_67_V_V                       |    pointer   |
|res_67_V_V_full_n   |  in |    1|   ap_fifo  |                       res_67_V_V                       |    pointer   |
|res_67_V_V_write    | out |    1|   ap_fifo  |                       res_67_V_V                       |    pointer   |
|res_68_V_V_din      | out |   32|   ap_fifo  |                       res_68_V_V                       |    pointer   |
|res_68_V_V_full_n   |  in |    1|   ap_fifo  |                       res_68_V_V                       |    pointer   |
|res_68_V_V_write    | out |    1|   ap_fifo  |                       res_68_V_V                       |    pointer   |
|res_69_V_V_din      | out |   32|   ap_fifo  |                       res_69_V_V                       |    pointer   |
|res_69_V_V_full_n   |  in |    1|   ap_fifo  |                       res_69_V_V                       |    pointer   |
|res_69_V_V_write    | out |    1|   ap_fifo  |                       res_69_V_V                       |    pointer   |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+

