
<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <meta name="robots" content="index, follow" />

  <link href="https://fonts.googleapis.com/css2?family=Source+Code+Pro:ital,wght@0,400;0,700;1,400&family=Source+Sans+Pro:ital,wght@0,300;0,400;0,700;1,400&display=swap" rel="stylesheet">

    <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/stylesheet/style.min.css">

    <link id="dark-theme-style" rel="stylesheet" type="text/css"
          media="(prefers-color-scheme: dark)"
    href="https://qian-gu.github.io/theme/stylesheet/dark-theme.min.css">

    <link id="pygments-dark-theme" rel="stylesheet" type="text/css"
              media="(prefers-color-scheme: dark)"
          href="https://qian-gu.github.io/theme/pygments/monokai.min.css">
    <link id="pygments-light-theme" rel="stylesheet" type="text/css"
              media="(prefers-color-scheme: light), (prefers-color-scheme: no-preference)"
          href="https://qian-gu.github.io/theme/pygments/monokai.min.css">


  <link rel="stylesheet"
        type="text/css"
        href="https://qian-gu.github.io/theme/stork/stork.css" />

  <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/font-awesome/css/fontawesome.css">
  <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/font-awesome/css/brands.css">
  <link rel="stylesheet" type="text/css" href="https://qian-gu.github.io/theme/font-awesome/css/solid.css">

  <link rel="stylesheet" type="text/css" href="/static/custom.css">

  <link rel="shortcut icon" href="https://qian-gu.github.io/images/favicon_64x64.ico" type="image/x-icon">
  <link rel="icon" href="https://qian-gu.github.io/images/favicon_64x64.ico" type="image/x-icon">

  <!-- Chrome, Firefox OS and Opera -->
  <meta name="theme-color" content="#333333">
  <!-- Windows Phone -->
  <meta name="msapplication-navbutton-color" content="#333333">
  <!-- iOS Safari -->
  <meta name="apple-mobile-web-app-capable" content="yes">
  <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
  <!-- Microsoft EDGE -->
  <meta name="msapplication-TileColor" content="#333333">

  <link href="https://qian-gu.github.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Qian's Blog Atom">


<script type="text/javascript">
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-48826831-1', 'auto');
  ga('send', 'pageview');
</script>






 

<meta name="author" content="Qian Gu" />
<meta name="description" content="总结电路中的时延及其 FPGA 中的实现" />
<meta name="keywords" content="delay">


  <meta property="og:site_name" content="Qian's Blog"/>
  <meta property="og:title" content="FPGA 中的延时"/>
  <meta property="og:description" content="总结电路中的时延及其 FPGA 中的实现"/>
  <meta property="og:locale" content="en"/>
  <meta property="og:url" content="https://qian-gu.github.io/posts/ic/delay-in-fpgas.html"/>
  <meta property="og:type" content="article"/>
  <meta property="article:published_time" content="2014-11-23 14:03:00+08:00"/>
  <meta property="article:modified_time" content=""/>
  <meta property="article:author" content="https://qian-gu.github.io/author/qian-gu.html">
  <meta property="article:section" content="IC"/>
  <meta property="article:tag" content="delay"/>
  <meta property="og:image" content="https://qian-gu.github.io/images/logo.png">

  <title>Qian's Blog &ndash; FPGA 中的延时</title>

  <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
  <script>
    (adsbygoogle = window.adsbygoogle || []).push({
      google_ad_client: "ca-pub-1821536199377100",
      enable_page_level_ads: true
    });
  </script>

</head>
<body >

<aside>
  <div>
    <a href="https://qian-gu.github.io/">
      <img src="https://qian-gu.github.io/images/logo.png" alt="Qian Gu" title="Qian Gu">
    </a>

    <h1>
      <a href="https://qian-gu.github.io/">Qian Gu</a>
    </h1>

    <p>Read >> Think >> Write</p>

    <div class="stork">
      <input class="stork-input" type="text" autocomplete="off" name="q" data-stork="sitesearch" placeholder="Search..." onclick="loadStorkIndex()"/>
      <div class="stork-output" data-stork="sitesearch-output"></div>
    </div>

    <nav>
      <ul class="list">


            <li>
              <a target="_blank"
                 href="https://qian-gu.github.io/pages/about-me.html#about-me">
                About Me
              </a>
            </li>

      </ul>
    </nav>

    <ul class="social">
      <li>
        <a class="sc-envelope"
rel="me"           href="mailto:guqian110@163.com"
           target="_blank">
          <i class="fa-solid fa-envelope"></i>
        </a>
      </li>
      <li>
        <a class="sc-github"
           href="https://github.com/qian-gu"
           target="_blank">
          <i class="fa-brands fa-github"></i>
        </a>
      </li>
      <li>
        <a class="sc-twitter"
           href="https://twitter.com/qian_gu"
           target="_blank">
          <i class="fa-brands fa-twitter"></i>
        </a>
      </li>
      <li>
        <a class="sc-rss"
           href="/feeds/all.atom.xml"
           target="_blank">
          <i class="fa-solid fa-rss"></i>
        </a>
      </li>
    </ul>
  </div>

</aside>
  <main>

<nav>
  <a href="https://qian-gu.github.io/">Home</a>

  <a href="/authors.html">Authors</a>
  <a href="/archives.html">Archives</a>
  <a href="/categories.html">Categories</a>
  <a href="/tags.html">Tags</a>

  <a href="https://qian-gu.github.io/feeds/all.atom.xml">Atom</a>

</nav>

<article class="single">
  <header>
    <link href="https://cdn.bootcdn.net/ajax/libs/font-awesome/5.1.0/css/all.css" rel="stylesheet">
      
    <h1 id="delay-in-fpgas">FPGA 中的延时</h1>
    <p>
      Posted on 2014-11-23 14:03 in <a href="https://qian-gu.github.io/category/ic.html">IC</a>

    </p>
    <div class="tag-cloud">
      <p>
        <a href="https://qian-gu.github.io/tag/delay.html">delay</a>
      </p>
    </div>
  </header>



  <div>
    <h2 id="delay-in-circuits">Delay in circuits</h2>
<p>从模拟电路的知识，我们可以知道 <strong>电路中存在很多类型不同的延时。</strong> 比如：</p>
<ol>
<li>
<p><strong>propagation delay</strong></p>
<p>我们通常假设信号在电平之间变化时瞬间完成的，但是实际情况并不是瞬间完成，电路需要花费一段时间才能完成电平的转化。晶体管的开关特性对于不同的变化有不同的表现：</p>
<ul>
<li>
<p>上升延时 (<code>rising delay</code>)，输出变为 1</p>
</li>
<li>
<p>下降延时 (<code>falling delay</code>)，输出变为 0</p>
</li>
<li>
<p>关闭延时 (<code>turn-off delay</code>)，输出变为高阻 Z</p>
</li>
<li>
<p>输出变为 X 的时延</p>
</li>
</ul>
<p>原因就是（<a href="http://www.amazon.cn/Digital-Design-An-Embedded-Systems-Approach-Using-Verilog-Ashenden-Peter-J/dp/0123695279">Digital Design (Verilog): An Embedded Systems Approach Using Verilog</a>）：</p>
<blockquote>
<p>One factor that causes signal changes to occur over a nonzero time
interval is the fact that the switches in the output stage of a digital component, illustrated in Figure 1.15, do not open or close instantaneously. Rather, their resistance changes between near zero and a very large value over some time interval. However, a more significant factor, especially in CMOS circuits, is the fact that logic gates have a significant amount of capacitance at each input.</p>
</blockquote>
<p>这个答案也解释了为什么在设计中要避免大扇出信号：因为大扇出意味着输出端并联着很多电容，电容负载较大时造成连接信号转换相对较慢的原因。</p>
<blockquote>
<p>The total capacitive load is thus the sum of the individual capacitive loads. The effect is to make transitions on the connecting signal correspondingly slower. For CMOS components, this effect is much more significant than the static load of component inputs.</p>
</blockquote>
<p>我们可以把对晶体管的讨论推广到其他的数字元件：</p>
<blockquote>
<p>A similar argument regarding time taken to switch transistors on and off and to charge and discharge capacitance also applies within a digital component. Without going into the details of a component’s circuit, we can summarize the argument by saying that, due to the switching time of the internal transistors, it takes some time for a change of logic level at an input to cause a corresponding change at the output. We call that time the <code>propagation delay</code>, denoted by <code>tpd</code>, of the component.</p>
</blockquote>
</li>
<li>
<p><strong>wire delay</strong></p>
<p>另外一种延时是信号在导线上传播时产生的延时，一般我们都把这种延时假设也 0，也就是说导线时理想的导体，信号经由导线的传输没有任何延迟。如果导线很短，或者芯片上不超过 1mm 的导线来说，这种假设是合理的。但是当设计高速电路时，不能忽略这种导线存在的寄生电容和电感，这时候导线应该被视为传输线，必须精心设计。</p>
<p>至于如何设计应该属于模拟电路的部分，这里不讨论。</p>
</li>
</ol>
<p>关于上面的两种延时，<a href="http://www.amazon.com/FPGA-Based-System-paperback-Prentice-Semiconductor/dp/0137033486">FPGA-Based System Design</a> 里面有详细讨论如何建模、如何计算具体时延的值。</p>
<p>即使对于同一种信号跳变，延时也分为不同的类型：</p>
<ul>
<li>
<p>最小值 (<code>minimum</code>)</p>
</li>
<li>
<p>典型值 (<code>typical</code>)</p>
</li>
<li>
<p>最大值 (<code>maximum</code>)</p>
</li>
</ul>
<h2 id="models-in-verilog-hdl">Models in Verilog HDL</h2>
<p>为了对电路中的时延现象进行建模，Verilog HDL 定义了延时语法。</p>
<ul>
<li>
<p>对于上升、下降、关闭时延，可以使用逗号按照顺序将三者分开：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="p">#(</span><span class="mh">1</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="p">)</span><span class="w"> </span><span class="n">A</span><span class="o">-</span><span class="k">xor</span><span class="o">-</span><span class="kt">wire</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">eq0</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">eq1</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="p">#(</span><span class="mh">1</span><span class="p">,</span><span class="w"> </span><span class="mh">2</span><span class="p">,</span><span class="w"> </span><span class="mh">3</span><span class="p">)</span><span class="w"> </span><span class="n">A</span><span class="o">-</span><span class="k">xor</span><span class="o">-</span><span class="kt">wire</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">eq0</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">eq1</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>第一句表示一个异或门上升时延为 1，下降时延为 2，关闭和 X 时延为两者中的最小值，即 1；</p>
<p>第二句表示一个异或门的上升、下降、关闭时延分别是 1，2，3，X 时延为 3 者中的最小值，即 1。</p>
</li>
<li>
<p>对于最小值、典型值、最大值可以使用分号按照 min:typ:max 的顺序，将 3 者分开：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="n">assgin</span><span class="w"> </span><span class="p">#(</span><span class="mh">2</span><span class="o">:</span><span class="mh">3</span><span class="o">:</span><span class="mh">4</span><span class="p">,</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="mh">4</span><span class="o">:</span><span class="mh">5</span><span class="p">)</span><span class="w"> </span><span class="n">A</span><span class="o">-</span><span class="k">xor</span><span class="o">-</span><span class="kt">wire</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">eq0</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">eq1</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>表示上升时延的 min:typ:max = 2:3:4，下降时延的 min:typ:max = 3:4:5。</p>
</li>
</ul>
<p>需要注意到一点是，<strong>当延时出现在 wire 信号的定义处时，会和普通的赋值语句中的延时稍有不同。</strong></p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="kt">wire</span><span class="w"> </span><span class="p">#</span><span class="mh">10</span><span class="w"> </span><span class="n">wireA</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>这个叫做 <code>net delay</code>，它是和 wireA 绑定的，对 wireA 进行的任何赋值必须延迟 10 个时间单位之后才有效。当在连续赋值语句中，延时是属于连续赋值语句的一部分，而不属于 net，所以只在这一句中有效，对其他赋值语句没有影响。</p>
<p><strong>一般来说，assign 语句中的延时特性会被综合工具忽略。</strong>因为综合工具需要完成的功能就是将代码描述映射为逻辑电路，而逻辑电路中的延时是由最基本的单元库和走线延时决定的，用户是无法对逻辑单元指定延时长度的，只能在综合、实现时添加时序约束条件，使工具尽量满足要求。</p>
<h2 id="implement">Implement</h2>
<p>Verilog HDL 中的延时语法不可综合并不代表就不能在实际电路中实现延时。</p>
<p>在实际电路中，不同的情况下需要采用不同的方法来实现延时：一般来说，异步电路的时延通过门延时来完成，比较难预测，而同步电路的时延通过触发器或者计数器来实现。</p>
<h3 id="in-asics">in ASICs</h3>
<p>在早期的逻辑电路图设计阶段，有且设计者养成了手工加入 Buffer 或者非门调整数据
延时的习惯，以保证本级模块的时钟对上级模块数据的建立及保持时间的要求。这些做法目
前主要应用于两种场合：</p>
<ol>
<li>
<p>分离电路</p>
<p>使用分立逻辑单元（如 74 系列）搭建数字电路一般为复杂度比较低、系统灵活性比较低的场合。使用分立元件时，由于可以使用的元件比较少，而且一般设计频率比较低，时序裕量比较大，所以采用 Buffer、非门等单元来调整时延时可以接受的。</p>
</li>
<li>
<p>ASIC 领域</p>
<p>在 ASIC 中采用这种方法，是以严格的仿真和时序约束为前提的。</p>
</li>
</ol>
<h3 id="in-fpgas">in FPGAs</h3>
<p>在 ASIC 中采用的添加 Buffer、非门的设计方法并不适合 FPGA/CPLD 等可编程逻辑，在 FPGA 中应该尽量避免这种设计。</p>
<p><a href="http://www.amazon.com/The-Art-Hardware-Architecture-Techniques/dp/1461403960">The Art of Hardware Architecture</a>：</p>
<blockquote>
<p>Delay chains occur when two or more consecutive nodes with a single fan-in and a single fan-out are used to cause delay. Often inverters are chained together to add delay. Delay chains generally result from asynchronous design practices, and are sometimes used to resolve race conditions created by other combinational logic. In both FPGA and ASIC, delays can change with each place-and-route. Delay
chains can cause various design problems, including an increase in a design’s sensitivity to operating conditions, a decrease in a design’s reliability, and difficulties when migrating to different device architecture. <strong>Avoid using delay chains in a design, rely on synchronous practices instead.</strong></p>
</blockquote>
<p>总结下来主要就是 3 个原因：</p>
<ol>
<li>
<p>设计的可靠度低</p>
<p>Buffer、非门都是组合逻辑，组合逻辑最大的问题就是容易出现毛刺，电路可靠度不高，这种方法的时序裕量小，对环境敏感（特别是温度），一旦外界环境发生变化，时序可能就会完全紊乱、导致电路瘫痪。</p>
</li>
<li>
<p>设计的移植难度大</p>
<p>一旦芯片换代，或者需要将设计移植到不同的器件上时，就必须对延时进行重新调整，电路的可维护性和扩展性差。</p>
</li>
<li>
<p>信号通过多级非门时，综合器可能会将其优化掉。</p>
<p>虽然可以在代码中添加约束，防止综合器将其优化掉，但是不推荐这种方法，理由见前两条。</p>
</li>
</ol>
<p><a href="http://www.amazon.cn/Xilinx-FPGA%E9%AB%98%E7%BA%A7%E8%AE%BE%E8%AE%A1%E5%8F%8A%E5%BA%94%E7%94%A8-%E6%B1%A4%E7%90%A6/dp/B007TLVUT8">Xilinx FPGA 高级设计及应用</a> 介绍了 FPGA 中应该采用的方法：</p>
<ol>
<li>
<p><strong>专门的延时器件</strong></p>
<p>在 FPGA/CPLD 内部延时电路结构由一种标准的宏单元描述。虽然各家芯片的宏单元描述不同，但总的来说都是 <strong>一些逻辑 + 一个 / 两个触发器构成</strong>。</p>
<p>Altera FPGA 中可以对信号加一个或多个 LCELL 来产生一个延时。（Xilinx 的没有查到 ...）</p>
<p>虽然厂家提供了延时单元，但是这种延时并不稳定，会随着外界环境（比如温度）的变化而变化，所以并不提倡这种方法。</p>
<p>网上有人讨论这种方法的应用：<a href="http://bbs.eccn.com/viewthread.php?tid=181856">fpga 内部的延时单元</a></p>
</li>
<li>
<p><strong>触发器 or 计数器</strong></p>
<p>如果延时相对较小，可以使用高频时钟来驱动一个移位寄存器，将待延时的信号当作输入，按照需要的延时来设置移位寄存器的级数，最后的输出即延时的结果。</p>
<p>如果延时相对较大，可以使用计数器来延时输出。</p>
</li>
</ol>
<p>====================== Update 01/31/2015 ========================</p>
<h2 id="simulation">Simulation</h2>
<p>我们知道，仿真器使用 “ 事件 ” (<code>event</code>) 来模拟实际的电路行为，但是毕竟软件和硬件还是不同的，而 Verilog 语言又是很灵活的，如果不加注意，很可能不能对电路进行正确的建模。Clifford E. Cummings 大神写了一篇 paper 介绍了 Verilog HDL 中应该如何正确使用延时，才能保证建模的正确性：</p>
<p><a href="http://www.sunburst-design.com/papers/CummingsHDLCON1999-BehavioralDelays-Rev1-1.pdf">Correct Methods For Adding Delays To Verilog Behavioral Models</a></p>
<p>下面我的笔记，摘录一部分内容和结论：</p>
<p>要讨论正确的延时的代码风格，首先要了解仿真器在对延时进行建模时，通常使用的两种不同类型的 Delay 模型：</p>
<ol>
<li>
<p><code>Inertial delay</code> 模型 
    惯性时延，专门描述一些特殊信号传播到输出端口所耗费的时延，这部分信号特殊在于：输入信号必须保持稳定一段时间（等于或大于传播时延）。如果输入信号的变化时间间隔小于过程赋值延时 / 连续赋值延时 / 门延时（也就是说在计算出一个结果并且还没有来得及输出，输入信号又发生了变化），那么前一时刻值的旧事件会被新值的事件代替，重新触发计算，并输出。</p>
</li>
<li>
<p><code>Transport delay</code> 模型</p>
<p>传播时延，用来描述当任何一个输入信号一旦发生变化后，所有信号到输出的延时。所有的输出变化值会按照顺序排队输出。</p>
</li>
</ol>
<p><em>有了上面两个延时的概念之后，我们就可以分类讨论下面三种情况下应该如何添加延时了。</em></p>
<h3 id="blocking-assignment">Blocking assignment</h3>
<p>在阻塞赋值中，通常添加延时的方法有两种：</p>
<ol>
<li>
<p>left-hand-side</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">a</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

</li>
<li>
<p>right-hand-side</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="o">~</span><span class="n">a</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

</li>
</ol>
<p>但是这两种方法都有可能存在问题：</p>
<p>以描述一个输出延迟为 12ns 的加法器，如果我们在左边添加延时，</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">ci</span><span class="p">)</span>
<span class="w">    </span><span class="p">#</span><span class="mh">12</span><span class="w"> </span><span class="p">{</span><span class="n">co</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">ci</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>在下图时序中可以看到，当 t = 15 时，a 发生变化，触发 always 块，模块计算新的求和结果。但是，在接下来的 t = 15 ~ 24 内，a、b、ci 分别发生了变化，所以当从触发开始，到 12ns 过后该输出结果时，计算结果的值使用的是当前最新的值（可以看到，ci 的变化和输出之间仅仅有 3ns &lt; 12ns），而非触发时刻的值。</p>
<p><img alt="timing1" src="/images/delay-in-fpgas/timing1.png"></p>
<p>事实上，在任何阻塞赋值的左边添加延时都会存在类似的问题。</p>
<blockquote>
<p><strong>Modeling Guideline:</strong> do not place delays on the LHS of blocking assignments to model combinational logic. This is a bad coding style.</p>
<p><strong>Testbench Guideline:</strong> placing delays on the LHS of blocking assignments in a testbench is reasonable since the delay is just being used to time-space sequential input stimuls events.</p>
</blockquote>
<p>如果我们在右边添加延时，同样也会有问题。</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">ci</span><span class="p">)</span>
<span class="w">    </span><span class="p">{</span><span class="n">ci</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">#</span><span class="mh">12</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">ci</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>假设在 t = 15 时刻，a 发生变化，触发 always 块，模块会对当前的值进行采样，并且在 12ns 之后将采样结果输出，而在这 12ns 期间，输入端的任何变化都会被忽略，这意味着错误的旧值会一直保持下去，直到有新的变化重新触发。</p>
<blockquote>
<p><strong>Modeling Guideline:</strong> do not place delays on the RHS of blocking assignments to model combinational logic. This is a bad coding style.</p>
<p><strong>Testbench Guideline:</strong> do not place delays on the RHS of blocking assignments in a testbench.</p>
<p><strong>General Guideline:</strong> placing a delay on the RHS of any blocking assignment is both confusing and a poor coding style. This Verilog coding practice should be avoided.</p>
</blockquote>
<h3 id="non-blocking-assignment">Non-blocking assignment</h3>
<p>在非阻塞赋值中，同样有两种方法来添加延时：</p>
<ol>
<li>
<p>left-hand-side</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">a</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

</li>
<li>
<p>right-hand-side</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="o">~</span><span class="n">a</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

</li>
</ol>
<p>仍然使用上面加法器的例子，如果我们在左边添加延时，会和阻塞赋值存在一样的问题：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">ci</span><span class="p">)</span>
<span class="w">    </span><span class="p">#</span><span class="mh">12</span><span class="w"> </span><span class="p">{</span><span class="n">co</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">ci</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>当 t = 15 时，触发 always 块，但是输出时结果时，使用的是最新时刻的值。</p>
<p>事实上，在任何非阻塞赋值的左边添加延时都会存在类似的问题。</p>
<blockquote>
<p><strong>Modeling Guideline:</strong> do not place delays on the LHS of nonblocking assignments to model combinational logic. This is a bad coding style.</p>
<p><strong>Testbench Guideline:</strong> nonblocking assignments are less efficient to simulate than blocking assignments; therefore, in general, placing delays on the LHS of nonblocking assignments for either modeling or testbench generation is discouraged.</p>
</blockquote>
<p>在非阻塞赋值的右边添加延时，会准确地描述前面介绍的 <code>transport delays</code>：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">ci</span><span class="p">)</span>
<span class="w">    </span><span class="p">{</span><span class="n">co</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">#</span><span class="mh">12</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">ci</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>当 t = 15 时刻，a 发生变化触发 always 块，此时会立刻对输入进行采样，然后等待 12ns 之后输出；在将这一时间存放在时间队列之后，always 块会被下一个变化时间重新触发，这意味着输出会随着输入的变化在 12ns 之后变化，如下图所示：</p>
<p><img alt="timing2" src="/images/delay-in-fpgas/timing2.png"></p>
<blockquote>
<p><strong>Recommended Application:</strong> Use this coding style to model behavioral delay-line logic.</p>
<p><strong>Modeling Guideline:</strong> place delays on the RHS of nonblocking assignments only when trying to model transport output-prapagation behavior. This coding style will accurately model delay lines and combinational logic with pure <code>transport delays</code>; however, this coding style generally causes slower simulations.</p>
<p><strong>Testbench Guideline:</strong> This coding style is ofen used in testbenches when stimulus must be scheduled on future clock edges or after a set delay, while not blocking the assignment of subsequent stimulus events in the same procedural blocks,</p>
<p><strong>Modeling Guideline:</strong> in general, do not place delays on the RHS of nonblocking assignments to model <em>combinational logic</em>. This coding style can be confusing and is not very simulation efficient. It is a common and sometimes useful practice to palce delays n the RHS of nonblocking assignments to model clock-to-output behavior on <em>sequential logic</em>.</p>
<p><strong>Testbench Guideline:</strong> there are some multi-clock design verification suites that benefit from using multiple nonblocking assignments with RHS delays; however, this coding style can be confusing, therefore placing delays on the RHS of nonblocking assignments in testbenches is not generally recommended.</p>
</blockquote>
<h3 id="continuous-assignment">Continuous assignment</h3>
<p>连续赋值语句中，只能在左侧添加延时，在右边添加延时是非法的：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">5</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">a</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>在连续赋值语句的左边添加延时，会准确描述惯性延时（<code>inertial delay</code>），一般推荐使用这种方式。</p>
<p>以上面的加法器为例：</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">12</span><span class="w"> </span><span class="p">{</span><span class="n">co</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">ci</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>如下图，在 t = 15 时刻，a 发生变化触发 assign 语句，应该在 t = 27 时刻输出结果，但是在 t = 17, 19, 21 时刻，a，b 分别发生了变化，这会导致有 3 个新的值，最终会只输出最后一个值（在 t = 21 + 12 = 33 时刻）。</p>
<p><img alt="timing3" src="/images/delay-in-fpgas/timing3.png"></p>
<p>因为连续赋值语句不会排队输出这个概念，它只会跟踪输出结果，所以，连续赋值语句中的延时是对惯性延时（<code>inertial delay</code>）的建模。</p>
<p>混合方式：无延时的 always 块 + 连续赋值语句</p>
<div class="highlight"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span>
<span class="normal">4</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">a</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">ci</span><span class="p">)</span>
<span class="w">    </span><span class="n">tmp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>

<span class="k">assign</span><span class="w"> </span><span class="p">#</span><span class="mh">12</span><span class="w"> </span><span class="p">{</span><span class="n">co</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">tmp</span><span class="p">;</span>
</code></pre></div></td></tr></table></div>

<p>仍然会准确描述组合逻辑中的 inertial delay。在每个输入变化时，tmp 的值都会改变，在 tmp 改变的 12ns 之后，连续赋值的输出发生变化。tmp 一旦发生变化，assign 会重新赋值，重新延时，所以这种方式会准确描述组合逻辑的 inertial delay。</p>
<blockquote>
<p><strong>Modeling Guide:</strong> Use continuous assignments with delays to model simple combinational logic. This coding style will accurately model combinational logic with inertial delays.</p>
<p><strong>Modeling Guide:</strong> Use always blocks with no delays to model complex combinational logic that are more easily rendered sing Verilog behavroral constructs such as "case-casez-casex", "if-else", etc. The outputs from the no-delay always blocks can be driven into continuous assignments to apply behavioral delays to the models. This coding style will accurately model complex combinational logic with inertial delays.</p>
<p><strong>Testbench Guideline:</strong> Continuous assignments can be used anywhere in a testbench to drive stimulus values onto input port and bi-directional port and bi-directional ports of instantiated models.</p>
</blockquote>
<h3 id="conclusions">Conclusions</h3>
<p>always 块中的任何延时都无法准确对真实硬件的行为进行准确建模，应该避免这种延时建模。有一个例外：在非阻塞复制的右边添加延时，来描述 transport delay，但是这种方式是以仿真性能的下降为代价的。</p>
<p>在 连续赋值语句 / 无延时的 always + 连续赋值语句 中添加延时，这两种方式都会对 inertial delays 建模，推荐使用这种方式来对组合逻辑建模。</p>
<h2 id="reference">Reference</h2>
<p><a href="http://www.amazon.cn/Digital-Design-An-Embedded-Systems-Approach-Using-Verilog-Ashenden-Peter-J/dp/0123695279">Digital Design (Verilog): An Embedded Systems Approach Using Verilog</a></p>
<p><a href="http://www.amazon.com/FPGA-Based-System-paperback-Prentice-Semiconductor/dp/0137033486">FPGA-Based System Design</a></p>
<p><a href="http://book.douban.com/subject/1882474/">设计与验证 Verilog HDL</a></p>
<p><a href="http://www.amazon.cn/Xilinx-FPGA%E9%AB%98%E7%BA%A7%E8%AE%BE%E8%AE%A1%E5%8F%8A%E5%BA%94%E7%94%A8-%E6%B1%A4%E7%90%A6/dp/B007TLVUT8">Xilinx FPGA 高级设计及应用</a></p>
<p><a href="http://www.amazon.com/The-Art-Hardware-Architecture-Techniques/dp/1461403960">The Art of Hardware Architecture: Design Methods and Techniques for Digital Circuits</a></p>
  </div>


  <div class="neighbors">
    <a class="btn float-left" href="https://qian-gu.github.io/posts/ic/counter-design-summary.html" title="计数器设计小结">
      <i class="fa fa-angle-left"></i> Previous Post
    </a>
    <a class="btn float-right" href="https://qian-gu.github.io/posts/telecom/tail-bitting-convolutional-code-implementation-in-matlab-and-c-and-fpga.html" title="LTE 咬尾卷积编码器的 Matlab 、C 语言及 FPGA 实现">
      Next Post <i class="fa fa-angle-right"></i>
    </a>
  </div>


    <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
    <ins class="adsbygoogle ads-responsive"
         data-ad-client="ca-pub-1821536199377100"
         data-ad-slot="4843941849"></ins>
    <script>
      (adsbygoogle = window.adsbygoogle || []).push({});
    </script>

<!-- Gitalk -->
<div id="gitalk-container"></div>
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.css">
<script src="https://cdn.jsdelivr.net/npm/gitalk@1/dist/gitalk.min.js"></script>
<script src="https://qian-gu.github.io/theme/gitalk/md5.min.js"></script>
<script>
var gitalk = new Gitalk({
  clientID: '4b3de26a6e80be727416',
  clientSecret: '993d79339c842fc56d9739ef268f38806dc93f50',
  repo: 'qian-gu.github.io',
  owner: 'qian-gu',
  admin: ['qian-gu'],
  id: md5(location.href),
  distractionFreeMode: false
})
gitalk.render('gitalk-container')
</script>
<!-- End Gitalk -->
</article>

<footer>
<p>
  &copy; 2025  - This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/deed.en_US" target="_blank">Creative Commons Attribution-ShareAlike</a>
</p>
<p>
Built with <a href="http://getpelican.com" target="_blank">Pelican</a> using <a href="http://bit.ly/flex-pelican" target="_blank">Flex</a> theme
  <span class="footer-separator">|</span>
  Switch to the <a href="javascript:void(0)" onclick="theme.switch(`dark`)">dark</a> | <a href="javascript:void(0)" onclick="theme.switch(`light`)">light</a> | <a href="javascript:void(0)" onclick="theme.switch(`browser`)">browser</a> theme
  <script id="dark-theme-script"
          src="https://qian-gu.github.io/theme/dark-theme/dark-theme.min.js"
          data-enable-auto-detect-theme="True"
          data-default-theme="ligtht"
          type="text/javascript">
  </script>
</p><p>
  <a rel="license"
     href="http://creativecommons.org/licenses/by-sa/4.0/"
     target="_blank">
    <img alt="Creative Commons License"
         title="Creative Commons License"
         style="border-width:0"
           src="https://qian-gu.github.io/theme/img/cc/by-sa.png"
         width="80"
         height="15"/>
  </a>
</p></footer>  </main>

<script type="application/ld+json">
{
  "@context" : "http://schema.org",
  "@type" : "Blog",
  "name": " Qian's Blog ",
  "url" : "https://qian-gu.github.io",
  "image": "https://qian-gu.github.io/images/logo.png",
  "description": "Qian's Thoughts and Writings"
}
</script><a href="https://github.com/qian-gu/qian-gu.github.io" target="_blank" class="github-corner" aria-label="View source on Github">
    <svg width="80"
         height="80"
         viewBox="0 0 250 250"
         style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;"
         aria-hidden="true">
        <path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path>
        <path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2"
              fill="currentColor"
              style="transform-origin: 130px 106px;"
              class="octo-arm">
        </path>
        <path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z"
              fill="currentColor"
              class="octo-body">
        </path>
    </svg>
</a>
  <script>
    window.loadStorkIndex = function () {
      stork.initialize("https://qian-gu.github.io/theme/stork/stork.wasm")
      stork.register("sitesearch", "https://qian-gu.github.io/search-index.st", { showProgress: false });
    }
  </script>
  <script src="https://qian-gu.github.io/theme/stork/stork.js"></script>

</body>
</html>