$date
	Thu Mar 21 19:45:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module register_file_tb $end
$var wire 16 ! Read_data2 [15:0] $end
$var wire 16 " Read_data1 [15:0] $end
$var reg 5 # Rd [4:0] $end
$var reg 1 $ RegWrite $end
$var reg 5 % Rs1 [4:0] $end
$var reg 5 & Rs2 [4:0] $end
$var reg 16 ' Write_data [15:0] $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$scope module rf_unit $end
$var wire 5 * Rd [4:0] $end
$var wire 16 + Read_data1 [15:0] $end
$var wire 16 , Read_data2 [15:0] $end
$var wire 1 $ RegWrite $end
$var wire 5 - Rs1 [4:0] $end
$var wire 5 . Rs2 [4:0] $end
$var wire 16 / Write_data [15:0] $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var integer 32 0 k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
1)
0(
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#5
b10000 0
1(
#10
0(
b1001000110100 '
b1001000110100 /
b10 #
b10 *
1$
0)
#15
1(
#20
0(
b101011001111000 '
b101011001111000 /
b11 #
b11 *
#25
1(
#30
0(
b101011001111000 !
b101011001111000 ,
b11 &
b11 .
b1001000110100 "
b1001000110100 +
b10 %
b10 -
0$
#35
1(
#40
0(
