# database generated on 2023-11-29 17:57 GMT
!!omap
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/andn-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/bclr-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bclr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/bclri-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bclri
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/bext-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bext
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/bexti-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bexti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/binv-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - binv
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/binvi-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - binvi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/bset-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bset
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/bseti-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bseti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/clmul-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbc
    - RV32EZbkc
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '3':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '4':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/clmulh-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbc
    - RV32EZbkc
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/clmulr-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/clz-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/cpop-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cpop
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/ctz-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ctz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/max-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - max
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/maxu-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - maxu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/min-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - min
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/minu-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - minu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/orcb_32-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - orcb_32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/orn-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/rev8_32-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/rol-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/ror-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '1':
        check:
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '2':
        check:
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '3':
        check:
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '4':
        check:
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/rori-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '2':
        check:
        - check ISA:=regex(.*.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '3':
        check:
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '4':
        check:
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/sext.b-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.b
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/sext.h-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/sh1add-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zba.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sh1add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/sh2add-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zba.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sh2add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/sh3add-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zba.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sh3add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/xnor-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/B/src/zext.h_32-01.S:
    commit_id: 7307c18a009f4758fb29f5ca75920b147575ef98
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - zext.h_32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cadd-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cadd
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/caddi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/caddi16sp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi16sp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/caddi4spn-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi4spn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cand-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cand
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/candi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - candi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cbeqz-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cbeqz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cbnez-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cbnez
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cj-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cj
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cjal-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cjal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cjalr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cjalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cjr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cjr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/clui-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clui
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/clw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/clwsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - clwsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cmv-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cmv
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cnop-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cnop
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cslli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cslli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csrai-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csrai
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csrli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csrli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csub-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csub
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/csw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - csw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cswsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cswsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/C/src/cxor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - cxor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/addi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - addi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/and-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - and
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/andi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - andi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/auipc-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - auipc
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/beq-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - beq
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bge-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bge
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bgeu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bgeu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/blt-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - blt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bltu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/bne-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - bne
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/jal-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - jal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/jalr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lb-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lb-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lbu-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lbu-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lh-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lh-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lhu-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lhu-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lui-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lui
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/lw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - lw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/or-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - or
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/ori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - ori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sb-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sb-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sh-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sh-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sll-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sll
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/slli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - slli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/slt-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - slt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/slti-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - slti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sltiu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sltiu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sltu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sra-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sra
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/srai-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - srai
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/srl-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - srl
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/srli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - srli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sub-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sub
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/sw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - sw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/xor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/E/src/xori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - xori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/div-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - div
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/divu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - divu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mul-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mulh-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mulhsu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/mulhu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/rem-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - rem
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/M/src/remu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - remu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/Zifencei/src/Fencei.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zifencei
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*E.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - fencei
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-beq-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-bge-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-bgeu-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-blt-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-bltu-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-bne-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-jal-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-lh-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-lhu-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-lw-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-sh-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign-sw-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign1-jalr-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32e_unratified/privilege/src/misalign2-jalr-01.S:
    commit_id: c16fc227d4f3ef9441ae40f0e59506a37a1a4128
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoadd.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoadd.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoand.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoand.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomax.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomax.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomaxu.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomaxu.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomin.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomin.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amominu.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amominu.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoor.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoor.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoswap.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoswap.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoxor.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoxor.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/andn-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bclr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bclr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bclri-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bclri
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bext-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bext
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bexti-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bexti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/binv-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - binv
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/binvi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - binvi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bset-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bset
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bseti-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bseti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmul-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbc
    - RV32IZbkc
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmulh-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbc
    - RV32IZbkc
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmulr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clz-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/cpop-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cpop
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ctz-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ctz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/max-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - max
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/maxu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - maxu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/min-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - min
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/minu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - minu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orcb_32-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orcb_32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orn-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rev8_32-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rol-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ror-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.b-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.b
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.h-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh1add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh1add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh2add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh2add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh3add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh3add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/xnor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/zext.h_32-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zext.h_32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cadd
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi16sp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi4spn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cand
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - candi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbeqz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbnez
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S:
    commit_id: 136ab593b08af9ea3081f822767e44d4133d301d
    isa:
    - RV32IC_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*Zicsr)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - cebreak
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cj
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clui
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clwsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmv
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cnop
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cslli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrai
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csub
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cswsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cxor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/CMO/src/cbo.zero-01.S:
    commit_id: 07eceea19b5b7ff03f8cf2ecfa7dec65bcb2e8c1
    isa:
    - RV32IZicbozZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zicboz.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbozero
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b10-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b10
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b11-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b11
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b12-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b12
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b13-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b13
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fclass.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.w_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.w_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.wu_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.wu_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b20-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b20
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b21-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b21
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b9-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b9
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fld-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fld-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b9-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b9
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsd-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsd-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnj.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjn.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjx.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b20-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b20
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b9-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b9
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b10-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b10
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b11-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b11
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b12-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b12
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b13-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b13
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b10-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b10
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b11-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b11
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b12-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b12
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b13-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b13
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fclass_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.w_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.w_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.wu_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.wu_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b20-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b20
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b21-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b21
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b9-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b9
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b19-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b19
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b9-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b9
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.w.x_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.w.x_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b14-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b14
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b16-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b17-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b17
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b18-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b18
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b6-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b6
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnj_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjn_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjx_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b20-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b20
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b9-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b9
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b10-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b10
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b11-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b11
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b12-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b12
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b13-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b13
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b3-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b3
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b5-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b5
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b7-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b7
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - and
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - auipc
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - beq
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bge
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bgeu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - blt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bne
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fence
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lb-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lbu-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lh-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lhu-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lui
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S:
    commit_id: 0c4cdffe19b1a48d9fec8590c8817af2ff924a37
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - or
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sb-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltiu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/brev8_32-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/pack-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/packh-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZks
    - RV32IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZks
    - RV32IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZks
    - RV32IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZks
    - RV32IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/unzip-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZbkx
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV32IZk
    - RV32IZbkx
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/zip-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
    commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - div
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
    commit_id: 3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
    commit_id: 3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
    commit_id: 3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
    commit_id: a02feaee118fbea01fbb8fdcdf62bce6f7067478
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
    commit_id: 3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
    commit_id: 3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rem
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
    commit_id: 3c7e9d41d4efb9dcb9c0af83e0eecbe28327bf3c
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*32.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ave-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ave
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmpeq16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmpeq8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/crsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - crsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/insb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - insb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabs16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabs8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabsw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabsw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kaddh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kaddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmatt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmatt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmtt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmtt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khm16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khm8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmtt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmtt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmx16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmx8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmada-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmada
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmadrs-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmadrs
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmads-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmads
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmatt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmatt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmac
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmac.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmsb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmsb.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwb2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwb2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwt2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwt2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksll16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksll8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslli16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslli8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslliw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslliw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksllw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksllw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslraw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslraw.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksubh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kwmmul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kwmmul.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/maddr32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - maddr32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/msubr32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - msubr32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsad-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pbsad
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsada-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pbsada
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pkbt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pkbt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pktb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pktb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/raddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - raddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmple16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmple8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmplt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmplt8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smal-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalbb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalbt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaldrs-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaldrs
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaltt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaltt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalxds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaqa
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa.su-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaqa.su
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smax16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smax8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smbb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smbt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smdrs-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smdrs
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smin16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smin8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmul.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwb.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwt.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smslda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smslxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smtt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smtt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smul16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smul8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smulx16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smulx8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smxds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smxds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*32.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd810-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd810
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd820-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd820
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd830-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd830
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd831-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd831
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd832-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd832
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmple16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmple8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmplt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmplt8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukaddh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukaddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukmar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukmsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksubh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umaqa-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umaqa
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umax16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umax8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umin16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umin8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umul16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umul8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umulx16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umulx8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uraddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uraddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd810-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd810
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd820-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd820
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd830-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd830
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd831-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd831
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd832-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd832
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S:
    commit_id: 274b6cd787d4d5b0b6c41424b9b7dcca495a9d4b
    isa:
    - RV32I_Zifencei
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fencei
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ebreak
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ecall
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoadd.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoadd.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoand.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoand.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomax.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomax.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomaxu.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomaxu.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomin.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomin.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amominu.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amominu.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoor.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoor.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoswap.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoswap.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.d-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoxor.d
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.w-01.S:
    commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoxor.w
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/add.uw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add.uw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/andn-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bclr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bclr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bclri-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bclri
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bext-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bext
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bexti-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bexti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/binv-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - binv
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/binvi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - binvi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bset-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bset
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bseti-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bseti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clmul-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbc
    - RV64IZbkc
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clmulh-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbc
    - RV64IZbkc
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clmulr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clz-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clzw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clzw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/cpop-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cpop
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/cpopw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cpopw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/ctz-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ctz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/ctzw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ctzw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/max-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - max
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/maxu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - maxu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/min-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - min
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/minu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - minu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/orcb_64-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orcb_64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/orn-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rev8-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rol-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rolw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rolw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/ror-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/roriw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - roriw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rorw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rorw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sext.b-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.b
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sext.h-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.h
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh1add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh1add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh1add.uw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh1add.uw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh2add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh2add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh2add.uw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh2add.uw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh3add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh3add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh3add.uw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh3add.uw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/slli.uw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli.uw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/xnor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/zext.h_64-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zext.h_64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cadd-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cadd
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi16sp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi16sp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi4spn-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi4spn
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddiw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddiw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cand-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cand
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/candi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - candi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cbeqz-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbeqz
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cbnez-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbnez
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cebreak-01.S:
    commit_id: 136ab593b08af9ea3081f822767e44d4133d301d
    isa:
    - RV64IC_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*Zicsr)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - cebreak
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cj-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cj
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cjalr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cjr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cld-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cld
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cldsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cldsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clui-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clui
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clwsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clwsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cmv-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmv
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cnop-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cnop
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csd-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csd
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csdsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csdsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cslli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cslli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csrai-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrai
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csrli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csub-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csub
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csubw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cswsp-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cswsp
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cxor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cxor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/CMO/src/cbo.zero-01.S:
    commit_id: 07eceea19b5b7ff03f8cf2ecfa7dec65bcb2e8c1
    isa:
    - RV64IZicbozZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zicboz.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbozero
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.l_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.l_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.l_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.l_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.lu_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.lu_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.lu_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.lu_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.d_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.d_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.d.x_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.d.x_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.d.x_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.d.x_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.d_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.l.s_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b1-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b22-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b22
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b23-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b23
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b24-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b24
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b27-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b27
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b28-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b28
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b29-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.lu.s_b29
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.l_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.l_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.l_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.l_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.lu_b25-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.lu_b25
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.lu_b26-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.lu_b26
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/add-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addiw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addiw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/and-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - and
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/andi-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andi
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/auipc-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - auipc
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/beq-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - beq
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bge-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bge
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bgeu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bgeu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/blt-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - blt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bltu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bne-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bne
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/fence-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fence
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jal-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jalr-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lb-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lb-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lbu-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lbu-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ld-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ld-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lh-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lh-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lhu-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lhu-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lui-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lui
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lwu-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lwu-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/misalign1-jalr-01.S:
    commit_id: 0c4cdffe19b1a48d9fec8590c8817af2ff924a37
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-jalr
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/or-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - or
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sb-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sb-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sd-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sd-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sh-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sll-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slliw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slliw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sllw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sllw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slt-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slti-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slti
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltiu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltiu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltu-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sra-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srai-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraiw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sraiw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sraw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srl-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srli-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srliw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srliw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srlw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srlw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sub-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/subw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - subw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sw-align-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sw-align
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xor-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xor
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xori-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xori
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ds-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ds-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64dsm-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64dsm-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64dsm
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64es-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64es-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64es
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64esm-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64esm-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64esm
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64im
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ks1i-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks1i
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks1i
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks1i
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks1i
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ks2-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks2
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks2
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks2
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes64ks2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/brev8-01.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/pack-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZbkb
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/packh-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZbkb
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/packw-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZbkb
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZks
    - RV64IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-01.S:
    commit_id: 16602105bbbc785671c86605bfa650bd4d14f383
    isa:
    - RV64IZks
    - RV64IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-rwp2.S:
    commit_id: dccda53ab30da1210c2b2e452ec283a08870a97f
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ed-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZks
    - RV64IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ed-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ks-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZks
    - RV64IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ks-rwp1.S:
    commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/xperm4-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZbkx
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/xperm8-01.S:
    commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
    isa:
    - RV64IZk
    - RV64IZbkx
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/div-01.S:
    commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - div
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divu-01.S:
    commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divuw-01.S:
    commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divuw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divw-01.S:
    commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mul-01.S:
    commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulh-01.S:
    commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhsu-01.S:
    commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhu-01.S:
    commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulw-01.S:
    commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/rem-01.S:
    commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rem
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remu-01.S:
    commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remuw-01.S:
    commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remuw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remw-01.S:
    commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/add16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/add32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/add8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ave-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ave
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clrs16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clrs32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clrs8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clz16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clz32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clz8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cmpeq16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmpeq16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cmpeq8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmpeq8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cras32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cras32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/crsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - crsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/crsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - crsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/insb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - insb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabs16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabs16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabs32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabs32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabs8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabs8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabsw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabsw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kaddh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kaddh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kaddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kaddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcras32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcras32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcrsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcrsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmatt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmatt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmatt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmatt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmtt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmtt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmtt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmtt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khm16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khm16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khm8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khm8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmtt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmtt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmtt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmtt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmx16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmx16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmx8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmx8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabb32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabb32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabt32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabt32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmada-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmada
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmadrs-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmadrs
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmadrs32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmadrs32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmads-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmads
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmads32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmads32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmatt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmatt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmatt32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmatt32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxda32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxda32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxds32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxds32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmda32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmda32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmac-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmac
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmac.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmac.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmsb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmsb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmsb.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmsb.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwb2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwb2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwb2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwb2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwt2-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwt2
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwt2.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwt2.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsda32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsda32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsxda32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsxda32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmxda32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmxda32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksll16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksll16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksll32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksll32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksll8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksll8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslli16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslli16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslli32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslli32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslli8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslli8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslliw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslliw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksllw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksllw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra32.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra32.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslraw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslraw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslraw.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslraw.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstas32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstas32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksubh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksubh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kwmmul-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kwmmul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kwmmul.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kwmmul.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/maddr32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - maddr32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/msubr32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - msubr32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/mulr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/mulsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pbsad-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pbsad
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pbsada-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pbsada
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pkbb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pkbb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pkbt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pkbt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pkbt32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pkbt32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pktb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pktb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pktb32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pktb32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pktt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pktt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/raddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - raddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcras32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcras32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcrsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcrsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstas32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstas32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sclip16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sclip32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sclip8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmple16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmple16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmple8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmple8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmplt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmplt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmplt8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmplt8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sll16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sll32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sll8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/slli16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/slli32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/slli8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smal-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalbb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalbb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalbt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalbt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaldrs-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaldrs
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaltt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaltt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalxds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalxds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaqa-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaqa
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaqa.su-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaqa.su
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smax16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smax16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smax32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smax32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smax8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smax8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smbb16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smbb16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smbt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smbt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smbt32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smbt32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smdrs-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smdrs
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smdrs32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smdrs32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smds32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smds32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smin16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smin16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smin32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smin32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smin8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smin8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmul-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmul
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmul.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmul.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwb-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwb
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwb.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwb.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwt-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwt.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwt.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smslda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smslda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smslxda-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smslxda
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smtt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smtt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smtt32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smtt32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smul16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smul16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smul8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smul8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smulx16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smulx16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smulx8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smulx8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smxds-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smxds
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smxds32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smxds32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra32.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra32.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai32.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai32.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sraiw.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sraiw.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl32.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl32.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli16.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli16.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli32.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli32.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli8.u-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli8.u
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stas32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stas32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sub32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd810-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd810
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd820-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd820
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd830-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd830
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd831-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd831
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd832-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd832
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uclip16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uclip32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uclip8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmple16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmple16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmple8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmple8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmplt16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmplt16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmplt8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmplt8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukaddh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukaddh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukaddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukaddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcras32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcras32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcrsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcrsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukmar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukmar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukmsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukmsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstas32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstas32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksubh-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksubh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umaqa-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umaqa
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umar64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umar64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umax16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umax16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umax32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umax32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umax8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umax8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umin16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umin16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umin32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umin32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umin8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umin8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umsr64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umsr64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umul16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umul16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umul8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umul8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umulx16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umulx16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umulx8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umulx8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uraddw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uraddw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcras16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcras16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcras32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcras32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcrsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcrsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcrsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcrsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstas16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstas16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstas32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstas32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstsa16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstsa16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstsa32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstsa32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub16-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub16
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub32-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub32
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub64-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub64
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub8-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub8
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursubw-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursubw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd810-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd810
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd820-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd820
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd830-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd830
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd831-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd831
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd832-01.S:
    commit_id: 9259d84382f5836eee2387af7b0343433c218dc7
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd832
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/Zifencei/src/Fencei.S:
    commit_id: 274b6cd787d4d5b0b6c41424b9b7dcca495a9d4b
    isa:
    - RV64I_Zifencei
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fencei
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/ebreak.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ebreak
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/ecall.S:
    commit_id: bb74a4aefaa8c89fb28b876484cfdf9ca020cec1
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ecall
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-beq-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bge-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bgeu-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-blt-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bltu-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bne-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-jal-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-ld-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-ld
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-ld
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lh-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lhu-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lw-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lwu-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lwu
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lwu
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sd-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sd
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sd
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sh-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sw-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
- /home/shassan/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign2-jalr-01.S:
    commit_id: fa34ab09dc4314604ae644dfcf818babdb8ea44a
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
