{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712620662815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712620662815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 20:57:42 2024 " "Processing started: Mon Apr 08 20:57:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712620662815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620662815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador1 -c contador1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador1 -c contador1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620662815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712620663317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712620663317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "../CONTADOR/ULASomaSub.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675324 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "../CONTADOR/ULASomaSub.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arquitetura " "Found design unit 1: top_level-arquitetura" {  } { { "../CONTADOR/top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675324 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../CONTADOR/top_level.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "../CONTADOR/somaConstante.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "../CONTADOR/somaConstante.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../CONTADOR/registradorGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../CONTADOR/registradorGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula7-arquitetura " "Found design unit 1: Aula7-arquitetura" {  } { { "../CONTADOR/processador.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/processador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula7 " "Found entity 1: Aula7" {  } { { "../CONTADOR/processador.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "../CONTADOR/muxGenerico4x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "../CONTADOR/muxGenerico4x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "../CONTADOR/muxGenerico2x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "../CONTADOR/muxGenerico2x1.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "../CONTADOR/memoriaROM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "../CONTADOR/memoriaROM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "../CONTADOR/memoriaRAM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "../CONTADOR/memoriaRAM.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "../CONTADOR/logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/logicaDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "../CONTADOR/logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "../CONTADOR/flipflopGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/flipflopGenerico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "../CONTADOR/flipflopGenerico.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "../CONTADOR/edgeDetector.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "../CONTADOR/edgeDetector.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "../CONTADOR/edgeDetector.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "../CONTADOR/decoderInstru.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "../CONTADOR/decoderInstru.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "../CONTADOR/decoder3x8.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../CONTADOR/decoder3x8.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "../CONTADOR/CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CONTADOR/CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../CONTADOR/conversorHex7Seg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../CONTADOR/conversorHex7Seg.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alberto/insper/6 sem/descomp/contador/buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alberto/insper/6 sem/descomp/contador/buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "../CONTADOR/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675371 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "../CONTADOR/buffer_3_state_8portas.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712620675371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675371 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "FLAG_GT CPU.vhd(134) " "VHDL Association List error at CPU.vhd(134): formal \"FLAG_GT\" does not exist" {  } { { "../CONTADOR/CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/CPU.vhd" 134 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "JEQ CPU.vhd(132) " "VHDL error at CPU.vhd(132): formal port or parameter \"JEQ\" must have actual or default value" {  } { { "../CONTADOR/CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/CPU.vhd" 132 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "JEQ logicaDesvio.vhd(7) " "HDL error at logicaDesvio.vhd(7): see declaration for object \"JEQ\"" {  } { { "../CONTADOR/logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/logicaDesvio.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "JSR CPU.vhd(132) " "VHDL error at CPU.vhd(132): formal port or parameter \"JSR\" must have actual or default value" {  } { { "../CONTADOR/CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/CPU.vhd" 132 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "JSR logicaDesvio.vhd(8) " "HDL error at logicaDesvio.vhd(8): see declaration for object \"JSR\"" {  } { { "../CONTADOR/logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/logicaDesvio.vhd" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RET CPU.vhd(132) " "VHDL error at CPU.vhd(132): formal port or parameter \"RET\" must have actual or default value" {  } { { "../CONTADOR/CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/CPU.vhd" 132 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RET logicaDesvio.vhd(9) " "HDL error at logicaDesvio.vhd(9): see declaration for object \"RET\"" {  } { { "../CONTADOR/logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/logicaDesvio.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "JMP CPU.vhd(132) " "VHDL error at CPU.vhd(132): formal port or parameter \"JMP\" must have actual or default value" {  } { { "../CONTADOR/CPU.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/CPU.vhd" 132 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "JMP logicaDesvio.vhd(10) " "HDL error at logicaDesvio.vhd(10): see declaration for object \"JMP\"" {  } { { "../CONTADOR/logicaDesvio.vhd" "" { Text "C:/Users/Alberto/INSPER/6 SEM/DESCOMP/CONTADOR/logicaDesvio.vhd" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712620675387 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712620675592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 08 20:57:55 2024 " "Processing ended: Mon Apr 08 20:57:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712620675592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712620675592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712620675592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712620675592 ""}
