// Seed: 3226050061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_11 = 0;
  logic ["" : {  -1 'h0 ,  1  }] id_8;
  assign id_5 = id_4;
  always @*
    if (1) begin : LABEL_0
      $clog2(94);
      ;
    end
  static logic [-1 : (  1 'b0 ==?  1  )] id_9;
  ;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input supply0 id_9,
    output tri id_10,
    output wor id_11,
    output tri id_12,
    input wor id_13,
    output wor id_14,
    inout wand id_15,
    input wand id_16,
    input uwire id_17,
    inout wand id_18,
    input wire id_19#(
        .id_33(!1),
        .id_34(-1),
        .id_35(1),
        .id_36(1 ^ -1)
    ),
    input uwire id_20,
    input tri0 id_21,
    input tri0 id_22,
    input tri1 id_23,
    output supply0 id_24,
    input uwire id_25,
    output supply0 id_26,
    input supply0 id_27,
    input wire id_28,
    input tri id_29,
    output tri1 id_30,
    input tri0 id_31
);
  logic id_37;
  wire  id_38;
  ;
  wire id_39;
  module_0 modCall_1 (
      id_38,
      id_37,
      id_37,
      id_39,
      id_39,
      id_39,
      id_38
  );
  assign id_37 = -1'b0;
endmodule
