#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa01ac1e470 .scope module, "alu_tb" "alu_tb" 2 2;
 .timescale -9 -12;
v0x7fa01ac552a0_0 .var "bol", 0 0;
v0x7fa01ac55330_0 .var/s "exp_result", 31 0;
v0x7fa01ac553c0_0 .net "flags", 2 0, L_0x7fa01ac557c0;  1 drivers
v0x7fa01ac55450_0 .var/s "gr0", 31 0;
v0x7fa01ac554e0_0 .var/s "gr1", 31 0;
v0x7fa01ac555b0_0 .var/s "i_datain", 31 0;
v0x7fa01ac55660_0 .net/s "result", 31 0, L_0x7fa01ac55710;  1 drivers
E_0x7fa01ac2f5e0 .event edge, v0x7fa01ac54f90_0, v0x7fa01ac55330_0;
S_0x7fa01ac1e5e0 .scope module, "testalu" "alu" 2 9, 3 1 0, S_0x7fa01ac1e470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_datain";
    .port_info 1 /INPUT 32 "gr0";
    .port_info 2 /INPUT 32 "gr1";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 3 "flags";
L_0x7fa01ac55710 .functor BUFZ 32, v0x7fa01ac54ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa01ac1f210_0 .var "OF", 0 0;
v0x7fa01ac54320_0 .var "SF", 0 0;
v0x7fa01ac543c0_0 .var "ZF", 0 0;
v0x7fa01ac54470_0 .var/i "add_rs", 31 0;
v0x7fa01ac54520_0 .var/i "add_rt", 31 0;
v0x7fa01ac54610_0 .net "flags", 2 0, L_0x7fa01ac557c0;  alias, 1 drivers
v0x7fa01ac546c0_0 .var "func", 5 0;
v0x7fa01ac54770_0 .net/s "gr0", 31 0, v0x7fa01ac55450_0;  1 drivers
v0x7fa01ac54820_0 .net/s "gr1", 31 0, v0x7fa01ac554e0_0;  1 drivers
v0x7fa01ac54930_0 .net/s "i_datain", 31 0, v0x7fa01ac555b0_0;  1 drivers
v0x7fa01ac549e0_0 .var "imm", 15 0;
v0x7fa01ac54a90_0 .var "opcode", 5 0;
v0x7fa01ac54b40_0 .var/s "reg_A", 31 0;
v0x7fa01ac54bf0_0 .var/s "reg_B", 31 0;
v0x7fa01ac54ca0_0 .var/s "reg_C", 31 0;
v0x7fa01ac54d50_0 .var/s "reg_rs", 31 0;
v0x7fa01ac54e00_0 .var/s "reg_rt", 31 0;
v0x7fa01ac54f90_0 .net/s "result", 31 0, L_0x7fa01ac55710;  alias, 1 drivers
v0x7fa01ac55020 .array/s "rom", 1 0, 31 0;
v0x7fa01ac550c0_0 .var "x", 31 0;
v0x7fa01ac55170_0 .var "y", 31 0;
E_0x7fa01ac1f670 .event edge, v0x7fa01ac54610_0, v0x7fa01ac54820_0, v0x7fa01ac54770_0, v0x7fa01ac54930_0;
L_0x7fa01ac557c0 .concat [ 1 1 1 0], v0x7fa01ac1f210_0, v0x7fa01ac54320_0, v0x7fa01ac543c0_0;
    .scope S_0x7fa01ac1e5e0;
T_0 ;
    %wait E_0x7fa01ac1f670;
    %load/vec4 v0x7fa01ac54770_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa01ac55020, 4, 0;
    %load/vec4 v0x7fa01ac54820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa01ac55020, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa01ac1f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa01ac543c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa01ac54320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fa01ac54a90_0, 0, 6;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fa01ac546c0_0, 0, 6;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fa01ac549e0_0, 0, 16;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 5, 16, 6;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54520_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 5, 21, 6;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54470_0, 0, 32;
    %ix/getv/s 4, v0x7fa01ac54520_0;
    %load/vec4a v0x7fa01ac55020, 4;
    %store/vec4 v0x7fa01ac54e00_0, 0, 32;
    %ix/getv/s 4, v0x7fa01ac54470_0;
    %load/vec4a v0x7fa01ac55020, 4;
    %store/vec4 v0x7fa01ac54d50_0, 0, 32;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54d50_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54d50_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 5, 6, 4;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54d50_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %add;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fa01ac54bf0_0;
    %parti/s 1, 31, 6;
    %xor;
    %inv;
    %load/vec4 v0x7fa01ac54b40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fa01ac54ca0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %store/vec4 v0x7fa01ac1f210_0, 0, 1;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %add;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %sub;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fa01ac54bf0_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x7fa01ac54b40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fa01ac54ca0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %store/vec4 v0x7fa01ac1f210_0, 0, 1;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %sub;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.21;
T_0.21 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %and;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %or;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %xor;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %or;
    %inv;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %load/vec4 v0x7fa01ac54e00_0;
    %sub;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54bf0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fa01ac54320_0, 0, 1;
    %jmp T_0.31;
T_0.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac546c0_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac550c0_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac55170_0, 0, 32;
    %load/vec4 v0x7fa01ac550c0_0;
    %load/vec4 v0x7fa01ac55170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x7fa01ac54320_0, 0, 1;
    %jmp T_0.33;
T_0.33 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.1 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %add;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fa01ac54bf0_0;
    %parti/s 1, 31, 6;
    %xor;
    %inv;
    %load/vec4 v0x7fa01ac54b40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fa01ac54bf0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x7fa01ac54ca0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %store/vec4 v0x7fa01ac1f210_0, 0, 1;
    %jmp T_0.35;
T_0.35 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %add;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.37;
T_0.37 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fa01ac543c0_0, 0, 1;
    %jmp T_0.39;
T_0.39 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %jmp T_0.41;
T_0.40 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54e00_0;
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fa01ac543c0_0, 0, 1;
    %jmp T_0.41;
T_0.41 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v0x7fa01ac549e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54d50_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %sub;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7fa01ac54320_0, 0, 1;
    %jmp T_0.43;
T_0.43 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac550c0_0, 0, 32;
    %load/vec4 v0x7fa01ac549e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac55170_0, 0, 32;
    %load/vec4 v0x7fa01ac550c0_0;
    %load/vec4 v0x7fa01ac55170_0;
    %sub;
    %pad/u 1;
    %store/vec4 v0x7fa01ac54320_0, 0, 1;
    %jmp T_0.45;
T_0.45 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %and;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.47;
T_0.47 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %or;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.49;
T_0.49 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %xor;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.51;
T_0.51 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %add;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa01ac54a90_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v0x7fa01ac54d50_0;
    %store/vec4 v0x7fa01ac54b40_0, 0, 32;
    %load/vec4 v0x7fa01ac54930_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa01ac549e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa01ac54bf0_0, 0, 32;
    %load/vec4 v0x7fa01ac54b40_0;
    %load/vec4 v0x7fa01ac54bf0_0;
    %add;
    %store/vec4 v0x7fa01ac54ca0_0, 0, 32;
    %jmp T_0.55;
T_0.55 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa01ac1e470;
T_1 ;
    %wait E_0x7fa01ac2f5e0;
    %load/vec4 v0x7fa01ac55660_0;
    %load/vec4 v0x7fa01ac55330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fa01ac552a0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa01ac1e470;
T_2 ;
    %vpi_call 2 16 "$display", "--------Test begin ---------------------------------------" {0 0 0};
    %vpi_call 2 17 "$display", "--------Begin Shift Test  --------------------------------" {0 0 0};
    %vpi_call 2 18 "$display", "instruction:opcode:func  :gr0     :gr1     :result   :reg_A   :reg_B   :reg_C  :flags:exp_result:Equal? " {0 0 0};
    %vpi_call 2 19 "$monitor", "   %h:%b:%b:%h:%h:%h:%h:%h:%h:%b  :%h  :%b", v0x7fa01ac555b0_0, v0x7fa01ac54a90_0, v0x7fa01ac546c0_0, v0x7fa01ac55450_0, v0x7fa01ac554e0_0, v0x7fa01ac55660_0, v0x7fa01ac54b40_0, v0x7fa01ac54bf0_0, v0x7fa01ac54ca0_0, v0x7fa01ac553c0_0, v0x7fa01ac55330_0, v0x7fa01ac552a0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 69760, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 3722304989, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 2004318068, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69698, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 3722304989, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 1861152494, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69891, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 3225436224, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 4228121604, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69700, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 3722304989, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 4008636136, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69894, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 1077952576, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 134744072, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69895, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 3225436224, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 4228121604, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "--------Begin Arithemetic Test  ------------------------------" {0 0 0};
    %vpi_call 2 50 "$display", "instruction:opcode:func  :gr0     :gr1     :result   :reg_A   :reg_B   :reg_C  :flags:exp_result:Equal? " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 69920, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69921, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 536936449, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 604110847, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483643, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483642, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69922, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69923, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 2147483645, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 268566527, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483643, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483643, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 335675391, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 2147483641, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483643, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %vpi_call 2 93 "$display", "--------Begin Logic Test   ------------------------" {0 0 0};
    %vpi_call 2 94 "$display", "instruction:opcode:func  :gr0     :gr1     :result   :reg_A   :reg_B   :reg_C  :flags:exp_result:Equal? " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 73764, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 73765, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 73766, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 2147483646, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 73767, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967291, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 805380135, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 8231, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 872488999, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 939597863, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 4294959064, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %vpi_call 2 128 "$display", "--------Begin Comparison Test ----------------------------" {0 0 0};
    %vpi_call 2 129 "$display", "instruction:opcode:func  :gr0     :gr1     :result   :reg_A   :reg_B   :reg_C  :flags:exp_result:Equal? " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 73770, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 73771, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa01ac554e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 671154177, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %pushi/vec4 738295809, 0, 32;
    %assign/vec4 v0x7fa01ac555b0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fa01ac55450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa01ac55330_0, 0;
    %delay 10000, 0;
    %vpi_call 2 151 "$display", "--------Finish Testing ----------------------" {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
