
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000bdc  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080bdc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000088  20000434  00081010  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004bc  00081098  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  0008149c  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004db1  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ea1  00000000  00000000  00025267  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001131  00000000  00000000  00026108  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000188  00000000  00000000  00027239  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000160  00000000  00000000  000273c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011c03  00000000  00000000  00027521  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003247  00000000  00000000  00039124  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000542a9  00000000  00000000  0003c36b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000500  00000000  00000000  00090614  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 65 03 08 00 61 03 08 00 61 03 08 00     ... e...a...a...
   80010:	61 03 08 00 61 03 08 00 61 03 08 00 00 00 00 00     a...a...a.......
	...
   8002c:	61 03 08 00 61 03 08 00 00 00 00 00 61 03 08 00     a...a.......a...
   8003c:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   8004c:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   8005c:	61 03 08 00 61 09 08 00 61 03 08 00 00 00 00 00     a...a...a.......
   8006c:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
	...
   80084:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   80094:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800a4:	00 00 00 00 61 03 08 00 61 03 08 00 61 03 08 00     ....a...a...a...
   800b4:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800c4:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800d4:	61 03 08 00 61 03 08 00 61 03 08 00 61 03 08 00     a...a...a...a...
   800e4:	61 03 08 00 61 03 08 00 e5 02 08 00 61 03 08 00     a...a.......a...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080bdc 	.word	0x00080bdc

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080bdc 	.word	0x00080bdc
   80154:	20000438 	.word	0x20000438
   80158:	00080bdc 	.word	0x00080bdc
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
   8017e:	6913      	ldr	r3, [r2, #16]
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
   80194:	665c      	str	r4, [r3, #100]	; 0x64
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
   801ac:	6150      	str	r0, [r2, #20]
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
   801b6:	46a1      	mov	r9, r4
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
   80238:	2001      	movs	r0, #1
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
   80250:	b508      	push	{r3, lr}
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
   80274:	b430      	push	{r4, r5}
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	8043      	strh	r3, [r0, #2]
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3004      	adds	r0, #4
   802a2:	2300      	movs	r3, #0
   802a4:	2b03      	cmp	r3, #3
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
   802aa:	0a12      	lsrle	r2, r2, #8
   802ac:	7004      	strbgt	r4, [r0, #0]
   802ae:	0a24      	lsrgt	r4, r4, #8
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
   802d6:	2000      	movs	r0, #0
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	b510      	push	{r4, lr}
   802e6:	b084      	sub	sp, #16
	//if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802e8:	4b17      	ldr	r3, [pc, #92]	; (80348 <CAN0_Handler+0x64>)
   802ea:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802ec:	f014 0f06 	tst.w	r4, #6
   802f0:	d014      	beq.n	8031c <CAN0_Handler+0x38>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802f2:	f014 0f02 	tst.w	r4, #2
   802f6:	d11e      	bne.n	80336 <CAN0_Handler+0x52>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802f8:	f014 0f04 	tst.w	r4, #4
   802fc:	d020      	beq.n	80340 <CAN0_Handler+0x5c>
		
		{
			can_receive(&message, 2);
   802fe:	2102      	movs	r1, #2
   80300:	a801      	add	r0, sp, #4
   80302:	4b12      	ldr	r3, [pc, #72]	; (8034c <CAN0_Handler+0x68>)
   80304:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80306:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   8030a:	b11a      	cbz	r2, 80314 <CAN0_Handler+0x30>
   8030c:	2300      	movs	r3, #0
   8030e:	3301      	adds	r3, #1
   80310:	4293      	cmp	r3, r2
   80312:	d1fc      	bne.n	8030e <CAN0_Handler+0x2a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
		
		// Setting step motor with X-Axis when message is received
		PWM_set_value(message.data[0]);
   80314:	f99d 0008 	ldrsb.w	r0, [sp, #8]
   80318:	4b0d      	ldr	r3, [pc, #52]	; (80350 <CAN0_Handler+0x6c>)
   8031a:	4798      	blx	r3
	}
	
	if(can_sr & CAN_SR_MB0)
   8031c:	f014 0f01 	tst.w	r4, #1
   80320:	d002      	beq.n	80328 <CAN0_Handler+0x44>
	{
		//if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80322:	2201      	movs	r2, #1
   80324:	4b08      	ldr	r3, [pc, #32]	; (80348 <CAN0_Handler+0x64>)
   80326:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80328:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8032c:	4b09      	ldr	r3, [pc, #36]	; (80354 <CAN0_Handler+0x70>)
   8032e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80332:	b004      	add	sp, #16
   80334:	bd10      	pop	{r4, pc}
			can_receive(&message, 1);
   80336:	2101      	movs	r1, #1
   80338:	a801      	add	r0, sp, #4
   8033a:	4b04      	ldr	r3, [pc, #16]	; (8034c <CAN0_Handler+0x68>)
   8033c:	4798      	blx	r3
   8033e:	e7e2      	b.n	80306 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80340:	4805      	ldr	r0, [pc, #20]	; (80358 <CAN0_Handler+0x74>)
   80342:	4b06      	ldr	r3, [pc, #24]	; (8035c <CAN0_Handler+0x78>)
   80344:	4798      	blx	r3
   80346:	e7de      	b.n	80306 <CAN0_Handler+0x22>
   80348:	400b4000 	.word	0x400b4000
   8034c:	00080261 	.word	0x00080261
   80350:	000804e5 	.word	0x000804e5
   80354:	e000e100 	.word	0xe000e100
   80358:	00080b38 	.word	0x00080b38
   8035c:	000808b1 	.word	0x000808b1

00080360 <Dummy_Handler>:
   80360:	e7fe      	b.n	80360 <Dummy_Handler>
	...

00080364 <Reset_Handler>:
   80364:	b508      	push	{r3, lr}
   80366:	4b18      	ldr	r3, [pc, #96]	; (803c8 <Reset_Handler+0x64>)
   80368:	4a18      	ldr	r2, [pc, #96]	; (803cc <Reset_Handler+0x68>)
   8036a:	429a      	cmp	r2, r3
   8036c:	d010      	beq.n	80390 <Reset_Handler+0x2c>
   8036e:	4b18      	ldr	r3, [pc, #96]	; (803d0 <Reset_Handler+0x6c>)
   80370:	4a15      	ldr	r2, [pc, #84]	; (803c8 <Reset_Handler+0x64>)
   80372:	429a      	cmp	r2, r3
   80374:	d20c      	bcs.n	80390 <Reset_Handler+0x2c>
   80376:	3b01      	subs	r3, #1
   80378:	1a9b      	subs	r3, r3, r2
   8037a:	f023 0303 	bic.w	r3, r3, #3
   8037e:	3304      	adds	r3, #4
   80380:	4413      	add	r3, r2
   80382:	4912      	ldr	r1, [pc, #72]	; (803cc <Reset_Handler+0x68>)
   80384:	f851 0b04 	ldr.w	r0, [r1], #4
   80388:	f842 0b04 	str.w	r0, [r2], #4
   8038c:	429a      	cmp	r2, r3
   8038e:	d1f9      	bne.n	80384 <Reset_Handler+0x20>
   80390:	4b10      	ldr	r3, [pc, #64]	; (803d4 <Reset_Handler+0x70>)
   80392:	4a11      	ldr	r2, [pc, #68]	; (803d8 <Reset_Handler+0x74>)
   80394:	429a      	cmp	r2, r3
   80396:	d20a      	bcs.n	803ae <Reset_Handler+0x4a>
   80398:	3b01      	subs	r3, #1
   8039a:	1a9b      	subs	r3, r3, r2
   8039c:	f023 0303 	bic.w	r3, r3, #3
   803a0:	3304      	adds	r3, #4
   803a2:	4413      	add	r3, r2
   803a4:	2100      	movs	r1, #0
   803a6:	f842 1b04 	str.w	r1, [r2], #4
   803aa:	4293      	cmp	r3, r2
   803ac:	d1fb      	bne.n	803a6 <Reset_Handler+0x42>
   803ae:	4b0b      	ldr	r3, [pc, #44]	; (803dc <Reset_Handler+0x78>)
   803b0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803b8:	4a09      	ldr	r2, [pc, #36]	; (803e0 <Reset_Handler+0x7c>)
   803ba:	6093      	str	r3, [r2, #8]
   803bc:	4b09      	ldr	r3, [pc, #36]	; (803e4 <Reset_Handler+0x80>)
   803be:	4798      	blx	r3
   803c0:	4b09      	ldr	r3, [pc, #36]	; (803e8 <Reset_Handler+0x84>)
   803c2:	4798      	blx	r3
   803c4:	e7fe      	b.n	803c4 <Reset_Handler+0x60>
   803c6:	bf00      	nop
   803c8:	20000000 	.word	0x20000000
   803cc:	00080bdc 	.word	0x00080bdc
   803d0:	20000434 	.word	0x20000434
   803d4:	200004bc 	.word	0x200004bc
   803d8:	20000434 	.word	0x20000434
   803dc:	00080000 	.word	0x00080000
   803e0:	e000ed00 	.word	0xe000ed00
   803e4:	000809c9 	.word	0x000809c9
   803e8:	00080569 	.word	0x00080569

000803ec <SystemInit>:
   803ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
   803f0:	4a20      	ldr	r2, [pc, #128]	; (80474 <SystemInit+0x88>)
   803f2:	6013      	str	r3, [r2, #0]
   803f4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   803f8:	6013      	str	r3, [r2, #0]
   803fa:	4b1f      	ldr	r3, [pc, #124]	; (80478 <SystemInit+0x8c>)
   803fc:	6a1b      	ldr	r3, [r3, #32]
   803fe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80402:	d107      	bne.n	80414 <SystemInit+0x28>
   80404:	4a1d      	ldr	r2, [pc, #116]	; (8047c <SystemInit+0x90>)
   80406:	4b1c      	ldr	r3, [pc, #112]	; (80478 <SystemInit+0x8c>)
   80408:	621a      	str	r2, [r3, #32]
   8040a:	461a      	mov	r2, r3
   8040c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8040e:	f013 0f01 	tst.w	r3, #1
   80412:	d0fb      	beq.n	8040c <SystemInit+0x20>
   80414:	4a1a      	ldr	r2, [pc, #104]	; (80480 <SystemInit+0x94>)
   80416:	4b18      	ldr	r3, [pc, #96]	; (80478 <SystemInit+0x8c>)
   80418:	621a      	str	r2, [r3, #32]
   8041a:	461a      	mov	r2, r3
   8041c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8041e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80422:	d0fb      	beq.n	8041c <SystemInit+0x30>
   80424:	4a14      	ldr	r2, [pc, #80]	; (80478 <SystemInit+0x8c>)
   80426:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80428:	f023 0303 	bic.w	r3, r3, #3
   8042c:	f043 0301 	orr.w	r3, r3, #1
   80430:	6313      	str	r3, [r2, #48]	; 0x30
   80432:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80434:	f013 0f08 	tst.w	r3, #8
   80438:	d0fb      	beq.n	80432 <SystemInit+0x46>
   8043a:	4a12      	ldr	r2, [pc, #72]	; (80484 <SystemInit+0x98>)
   8043c:	4b0e      	ldr	r3, [pc, #56]	; (80478 <SystemInit+0x8c>)
   8043e:	629a      	str	r2, [r3, #40]	; 0x28
   80440:	461a      	mov	r2, r3
   80442:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80444:	f013 0f02 	tst.w	r3, #2
   80448:	d0fb      	beq.n	80442 <SystemInit+0x56>
   8044a:	2211      	movs	r2, #17
   8044c:	4b0a      	ldr	r3, [pc, #40]	; (80478 <SystemInit+0x8c>)
   8044e:	631a      	str	r2, [r3, #48]	; 0x30
   80450:	461a      	mov	r2, r3
   80452:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80454:	f013 0f08 	tst.w	r3, #8
   80458:	d0fb      	beq.n	80452 <SystemInit+0x66>
   8045a:	2212      	movs	r2, #18
   8045c:	4b06      	ldr	r3, [pc, #24]	; (80478 <SystemInit+0x8c>)
   8045e:	631a      	str	r2, [r3, #48]	; 0x30
   80460:	461a      	mov	r2, r3
   80462:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80464:	f013 0f08 	tst.w	r3, #8
   80468:	d0fb      	beq.n	80462 <SystemInit+0x76>
   8046a:	4a07      	ldr	r2, [pc, #28]	; (80488 <SystemInit+0x9c>)
   8046c:	4b07      	ldr	r3, [pc, #28]	; (8048c <SystemInit+0xa0>)
   8046e:	601a      	str	r2, [r3, #0]
   80470:	4770      	bx	lr
   80472:	bf00      	nop
   80474:	400e0a00 	.word	0x400e0a00
   80478:	400e0600 	.word	0x400e0600
   8047c:	00370809 	.word	0x00370809
   80480:	01370809 	.word	0x01370809
   80484:	200d3f01 	.word	0x200d3f01
   80488:	0501bd00 	.word	0x0501bd00
   8048c:	20000000 	.word	0x20000000

00080490 <PWM_init>:
#define STEP_RIGHT_MAX 1740
#define STEP_LEFT_MAX 900

void PWM_init()
{
	REG_PMC_PCER1 |= PMC_PCER1_PID36;                     // Enable PWM
   80490:	4a12      	ldr	r2, [pc, #72]	; (804dc <PWM_init+0x4c>)
   80492:	6813      	ldr	r3, [r2, #0]
   80494:	f043 0310 	orr.w	r3, r3, #16
   80498:	6013      	str	r3, [r2, #0]
	REG_PIOC_ABSR |= PIO_ABSR_P19;                        // Set PWM pin perhipheral C
   8049a:	f502 6237 	add.w	r2, r2, #2928	; 0xb70
   8049e:	6813      	ldr	r3, [r2, #0]
   804a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
   804a4:	6013      	str	r3, [r2, #0]
	REG_PIOC_PDR |= PIO_PDR_P19;                          // Set PWM pin to an output1
   804a6:	3a6c      	subs	r2, #108	; 0x6c
   804a8:	6813      	ldr	r3, [r2, #0]
   804aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
   804ae:	6013      	str	r3, [r2, #0]
	REG_PWM_CLK = PWM_CLK_PREA(0) | PWM_CLK_DIVA(42);     // Set the PWM clock rate to 2MHz (84MHz/42)
   804b0:	222a      	movs	r2, #42	; 0x2a
   804b2:	4b0b      	ldr	r3, [pc, #44]	; (804e0 <PWM_init+0x50>)
   804b4:	601a      	str	r2, [r3, #0]
	REG_PWM_CMR5 = PWM_CMR_CALG | PWM_CMR_CPRE_CLKA;      // Enable dual slope PWM and set the clock source as CLKA
   804b6:	f240 120b 	movw	r2, #267	; 0x10b
   804ba:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
   804be:	601a      	str	r2, [r3, #0]
	REG_PWM_CPRD5 = 20000;                                // Set the PWM frequency 2MHz/(2 * 20000) = 50Hz = 20ms
   804c0:	f644 6220 	movw	r2, #20000	; 0x4e20
   804c4:	330c      	adds	r3, #12
   804c6:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTY5 = 20000-STEP_CENTER;                    // Set the PWM duty cycle to 1500 - centre the servo
   804c8:	f644 02f8 	movw	r2, #18680	; 0x48f8
   804cc:	3b08      	subs	r3, #8
   804ce:	601a      	str	r2, [r3, #0]
	REG_PWM_ENA = PWM_ENA_CHID5;                          // Enable the PWM channel
   804d0:	2220      	movs	r2, #32
   804d2:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
   804d6:	601a      	str	r2, [r3, #0]
   804d8:	4770      	bx	lr
   804da:	bf00      	nop
   804dc:	400e0700 	.word	0x400e0700
   804e0:	40094000 	.word	0x40094000

000804e4 <PWM_set_value>:
}

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
   804e4:	f44f 7352 	mov.w	r3, #840	; 0x348
   804e8:	fb03 f000 	mul.w	r0, r3, r0
   804ec:	4b0a      	ldr	r3, [pc, #40]	; (80518 <PWM_set_value+0x34>)
   804ee:	fb83 2300 	smull	r2, r3, r3, r0
   804f2:	17c0      	asrs	r0, r0, #31
   804f4:	ebc0 1063 	rsb	r0, r0, r3, asr #5
	// Value between 0 and 100
	
	step_value = map(value, 0, 100, STEP_LEFT_MAX, STEP_RIGHT_MAX);
	//printf("%d", step_value);
	
	if(step_value < STEP_LEFT_MAX || step_value > STEP_RIGHT_MAX)
   804f8:	f500 7361 	add.w	r3, r0, #900	; 0x384
   804fc:	b280      	uxth	r0, r0
   804fe:	f5b0 7f52 	cmp.w	r0, #840	; 0x348
   80502:	d901      	bls.n	80508 <PWM_set_value+0x24>
	{
		// Error: Value is outside range
		return 1;
   80504:	2001      	movs	r0, #1
   80506:	4770      	bx	lr
	} else {
		REG_PWM_CDTY5 = 20000-step_value;
   80508:	b21b      	sxth	r3, r3
   8050a:	f5c3 439c 	rsb	r3, r3, #19968	; 0x4e00
   8050e:	3320      	adds	r3, #32
   80510:	4a02      	ldr	r2, [pc, #8]	; (8051c <PWM_set_value+0x38>)
   80512:	6013      	str	r3, [r2, #0]
	}
   80514:	4770      	bx	lr
   80516:	bf00      	nop
   80518:	51eb851f 	.word	0x51eb851f
   8051c:	400942a4 	.word	0x400942a4

00080520 <ADC_init>:
#define PASSWD_PIO_ADC 0x41444300
#define ADC_LIMIT 2000

void ADC_init()
{
	PMC->PMC_PCER1 |= PMC_PCER1_PID37; //ADC CLK ON
   80520:	4a0a      	ldr	r2, [pc, #40]	; (8054c <ADC_init+0x2c>)
   80522:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80526:	f043 0320 	orr.w	r3, r3, #32
   8052a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	ADC->ADC_MR |= ADC_MR_FREERUN_ON;
   8052e:	4b08      	ldr	r3, [pc, #32]	; (80550 <ADC_init+0x30>)
   80530:	685a      	ldr	r2, [r3, #4]
   80532:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   80536:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER |= ADC_CHER_CH0; // CH0 ON
   80538:	691a      	ldr	r2, [r3, #16]
   8053a:	f042 0201 	orr.w	r2, r2, #1
   8053e:	611a      	str	r2, [r3, #16]
	ADC->ADC_CR |= ADC_CR_START; //starts analog-to-digital conversion
   80540:	681a      	ldr	r2, [r3, #0]
   80542:	f042 0202 	orr.w	r2, r2, #2
   80546:	601a      	str	r2, [r3, #0]
   80548:	4770      	bx	lr
   8054a:	bf00      	nop
   8054c:	400e0600 	.word	0x400e0600
   80550:	400c0000 	.word	0x400c0000

00080554 <ADC_check_goal>:
}

int ADC_read()
{
	// Getting data in the register
	return ADC->ADC_CDR[0];
   80554:	4b03      	ldr	r3, [pc, #12]	; (80564 <ADC_check_goal+0x10>)
   80556:	6d18      	ldr	r0, [r3, #80]	; 0x50
		// A GOAL is detected
		return 1;
	}
	
	return 0;
}
   80558:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
   8055c:	bfac      	ite	ge
   8055e:	2000      	movge	r0, #0
   80560:	2001      	movlt	r0, #1
   80562:	4770      	bx	lr
   80564:	400c0000 	.word	0x400c0000

00080568 <main>:

uint8_t score = 0;
uint8_t game_pause = 0;

int main (void)
{
   80568:	b570      	push	{r4, r5, r6, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	SystemInit();
   8056a:	4b13      	ldr	r3, [pc, #76]	; (805b8 <main+0x50>)
   8056c:	4798      	blx	r3
	configure_uart();
   8056e:	4b13      	ldr	r3, [pc, #76]	; (805bc <main+0x54>)
   80570:	4798      	blx	r3
	
	PWM_init();
   80572:	4b13      	ldr	r3, [pc, #76]	; (805c0 <main+0x58>)
   80574:	4798      	blx	r3
	
	ADC_init();
   80576:	4b13      	ldr	r3, [pc, #76]	; (805c4 <main+0x5c>)
   80578:	4798      	blx	r3
	
	int d = can_init_def_tx_rx_mb(0x00290561);
   8057a:	4813      	ldr	r0, [pc, #76]	; (805c8 <main+0x60>)
   8057c:	4b13      	ldr	r3, [pc, #76]	; (805cc <main+0x64>)
   8057e:	4798      	blx	r3
	printf("Node 2\n\r");
   80580:	4813      	ldr	r0, [pc, #76]	; (805d0 <main+0x68>)
   80582:	4b14      	ldr	r3, [pc, #80]	; (805d4 <main+0x6c>)
   80584:	4798      	blx	r3
	
	WDT -> WDT_MR |= WDT_MR_WDDIS;
   80586:	4a14      	ldr	r2, [pc, #80]	; (805d8 <main+0x70>)
   80588:	6853      	ldr	r3, [r2, #4]
   8058a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   8058e:	6053      	str	r3, [r2, #4]
	msg.data[0] = 'c';
	msg.data[1] = 'f';
	
	while(1){
		// GOAL logic
		if (ADC_check_goal() && !game_pause)
   80590:	4d12      	ldr	r5, [pc, #72]	; (805dc <main+0x74>)
   80592:	4c13      	ldr	r4, [pc, #76]	; (805e0 <main+0x78>)
		{
			score++;
			printf("score: %d \n\r", score);
   80594:	4e13      	ldr	r6, [pc, #76]	; (805e4 <main+0x7c>)
		if (ADC_check_goal() && !game_pause)
   80596:	47a8      	blx	r5
   80598:	2800      	cmp	r0, #0
   8059a:	d0fc      	beq.n	80596 <main+0x2e>
   8059c:	7823      	ldrb	r3, [r4, #0]
   8059e:	2b00      	cmp	r3, #0
   805a0:	d1f9      	bne.n	80596 <main+0x2e>
			score++;
   805a2:	7861      	ldrb	r1, [r4, #1]
   805a4:	3101      	adds	r1, #1
   805a6:	b2c9      	uxtb	r1, r1
   805a8:	7061      	strb	r1, [r4, #1]
			printf("score: %d \n\r", score);
   805aa:	4630      	mov	r0, r6
   805ac:	4b09      	ldr	r3, [pc, #36]	; (805d4 <main+0x6c>)
   805ae:	4798      	blx	r3
			game_pause = 1;
   805b0:	2301      	movs	r3, #1
   805b2:	7023      	strb	r3, [r4, #0]
   805b4:	e7ef      	b.n	80596 <main+0x2e>
   805b6:	bf00      	nop
   805b8:	000803ed 	.word	0x000803ed
   805bc:	000808d5 	.word	0x000808d5
   805c0:	00080491 	.word	0x00080491
   805c4:	00080521 	.word	0x00080521
   805c8:	00290561 	.word	0x00290561
   805cc:	00080251 	.word	0x00080251
   805d0:	00080b70 	.word	0x00080b70
   805d4:	000808b1 	.word	0x000808b1
   805d8:	400e1a50 	.word	0x400e1a50
   805dc:	00080555 	.word	0x00080555
   805e0:	20000450 	.word	0x20000450
   805e4:	00080b7c 	.word	0x00080b7c

000805e8 <prints>:
   805e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   805ec:	460d      	mov	r5, r1
   805ee:	1e16      	subs	r6, r2, #0
   805f0:	dd48      	ble.n	80684 <prints+0x9c>
   805f2:	780a      	ldrb	r2, [r1, #0]
   805f4:	2a00      	cmp	r2, #0
   805f6:	d035      	beq.n	80664 <prints+0x7c>
   805f8:	460a      	mov	r2, r1
   805fa:	2400      	movs	r4, #0
   805fc:	3401      	adds	r4, #1
   805fe:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   80602:	2900      	cmp	r1, #0
   80604:	d1fa      	bne.n	805fc <prints+0x14>
   80606:	42a6      	cmp	r6, r4
   80608:	dc2d      	bgt.n	80666 <prints+0x7e>
   8060a:	2400      	movs	r4, #0
   8060c:	f003 0202 	and.w	r2, r3, #2
   80610:	2a00      	cmp	r2, #0
   80612:	bf0c      	ite	eq
   80614:	f04f 0820 	moveq.w	r8, #32
   80618:	f04f 0830 	movne.w	r8, #48	; 0x30
   8061c:	f013 0301 	ands.w	r3, r3, #1
   80620:	d123      	bne.n	8066a <prints+0x82>
   80622:	2c00      	cmp	r4, #0
   80624:	dd28      	ble.n	80678 <prints+0x90>
   80626:	4626      	mov	r6, r4
   80628:	fa5f f988 	uxtb.w	r9, r8
   8062c:	4f18      	ldr	r7, [pc, #96]	; (80690 <prints+0xa8>)
   8062e:	4648      	mov	r0, r9
   80630:	47b8      	blx	r7
   80632:	3e01      	subs	r6, #1
   80634:	d1fb      	bne.n	8062e <prints+0x46>
   80636:	7828      	ldrb	r0, [r5, #0]
   80638:	b188      	cbz	r0, 8065e <prints+0x76>
   8063a:	4f15      	ldr	r7, [pc, #84]	; (80690 <prints+0xa8>)
   8063c:	47b8      	blx	r7
   8063e:	3401      	adds	r4, #1
   80640:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80644:	2800      	cmp	r0, #0
   80646:	d1f9      	bne.n	8063c <prints+0x54>
   80648:	2e00      	cmp	r6, #0
   8064a:	dd08      	ble.n	8065e <prints+0x76>
   8064c:	4635      	mov	r5, r6
   8064e:	fa5f f888 	uxtb.w	r8, r8
   80652:	4f0f      	ldr	r7, [pc, #60]	; (80690 <prints+0xa8>)
   80654:	4640      	mov	r0, r8
   80656:	47b8      	blx	r7
   80658:	3d01      	subs	r5, #1
   8065a:	d1fb      	bne.n	80654 <prints+0x6c>
   8065c:	4434      	add	r4, r6
   8065e:	4620      	mov	r0, r4
   80660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80664:	2400      	movs	r4, #0
   80666:	1b34      	subs	r4, r6, r4
   80668:	e7d0      	b.n	8060c <prints+0x24>
   8066a:	4626      	mov	r6, r4
   8066c:	7828      	ldrb	r0, [r5, #0]
   8066e:	b108      	cbz	r0, 80674 <prints+0x8c>
   80670:	2400      	movs	r4, #0
   80672:	e7e2      	b.n	8063a <prints+0x52>
   80674:	2400      	movs	r4, #0
   80676:	e7e7      	b.n	80648 <prints+0x60>
   80678:	4626      	mov	r6, r4
   8067a:	461c      	mov	r4, r3
   8067c:	e7db      	b.n	80636 <prints+0x4e>
   8067e:	f04f 0820 	mov.w	r8, #32
   80682:	e7d8      	b.n	80636 <prints+0x4e>
   80684:	f013 0401 	ands.w	r4, r3, #1
   80688:	d0f9      	beq.n	8067e <prints+0x96>
   8068a:	f04f 0820 	mov.w	r8, #32
   8068e:	e7ed      	b.n	8066c <prints+0x84>
   80690:	0008093d 	.word	0x0008093d

00080694 <printi>:
   80694:	b5f0      	push	{r4, r5, r6, r7, lr}
   80696:	b085      	sub	sp, #20
   80698:	4607      	mov	r7, r0
   8069a:	b381      	cbz	r1, 806fe <printi+0x6a>
   8069c:	460c      	mov	r4, r1
   8069e:	b10b      	cbz	r3, 806a4 <printi+0x10>
   806a0:	2a0a      	cmp	r2, #10
   806a2:	d038      	beq.n	80716 <printi+0x82>
   806a4:	2300      	movs	r3, #0
   806a6:	f88d 300f 	strb.w	r3, [sp, #15]
   806aa:	2600      	movs	r6, #0
   806ac:	2900      	cmp	r1, #0
   806ae:	d046      	beq.n	8073e <printi+0xaa>
   806b0:	f10d 050f 	add.w	r5, sp, #15
   806b4:	990c      	ldr	r1, [sp, #48]	; 0x30
   806b6:	393a      	subs	r1, #58	; 0x3a
   806b8:	fbb4 f3f2 	udiv	r3, r4, r2
   806bc:	fb02 4313 	mls	r3, r2, r3, r4
   806c0:	2b09      	cmp	r3, #9
   806c2:	bfc8      	it	gt
   806c4:	185b      	addgt	r3, r3, r1
   806c6:	3330      	adds	r3, #48	; 0x30
   806c8:	f805 3d01 	strb.w	r3, [r5, #-1]!
   806cc:	fbb4 f4f2 	udiv	r4, r4, r2
   806d0:	2c00      	cmp	r4, #0
   806d2:	d1f1      	bne.n	806b8 <printi+0x24>
   806d4:	b156      	cbz	r6, 806ec <printi+0x58>
   806d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   806d8:	b11b      	cbz	r3, 806e2 <printi+0x4e>
   806da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   806dc:	f013 0f02 	tst.w	r3, #2
   806e0:	d125      	bne.n	8072e <printi+0x9a>
   806e2:	232d      	movs	r3, #45	; 0x2d
   806e4:	f805 3c01 	strb.w	r3, [r5, #-1]
   806e8:	3d01      	subs	r5, #1
   806ea:	2600      	movs	r6, #0
   806ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   806ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   806f0:	4629      	mov	r1, r5
   806f2:	4638      	mov	r0, r7
   806f4:	4c14      	ldr	r4, [pc, #80]	; (80748 <printi+0xb4>)
   806f6:	47a0      	blx	r4
   806f8:	4430      	add	r0, r6
   806fa:	b005      	add	sp, #20
   806fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   806fe:	2330      	movs	r3, #48	; 0x30
   80700:	f88d 3004 	strb.w	r3, [sp, #4]
   80704:	2300      	movs	r3, #0
   80706:	f88d 3005 	strb.w	r3, [sp, #5]
   8070a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8070c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8070e:	a901      	add	r1, sp, #4
   80710:	4c0d      	ldr	r4, [pc, #52]	; (80748 <printi+0xb4>)
   80712:	47a0      	blx	r4
   80714:	e7f1      	b.n	806fa <printi+0x66>
   80716:	2900      	cmp	r1, #0
   80718:	dac4      	bge.n	806a4 <printi+0x10>
   8071a:	424c      	negs	r4, r1
   8071c:	2300      	movs	r3, #0
   8071e:	f88d 300f 	strb.w	r3, [sp, #15]
   80722:	f10d 050f 	add.w	r5, sp, #15
   80726:	2c00      	cmp	r4, #0
   80728:	d0d5      	beq.n	806d6 <printi+0x42>
   8072a:	2601      	movs	r6, #1
   8072c:	e7c0      	b.n	806b0 <printi+0x1c>
   8072e:	202d      	movs	r0, #45	; 0x2d
   80730:	4b06      	ldr	r3, [pc, #24]	; (8074c <printi+0xb8>)
   80732:	4798      	blx	r3
   80734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80736:	3b01      	subs	r3, #1
   80738:	930a      	str	r3, [sp, #40]	; 0x28
   8073a:	2601      	movs	r6, #1
   8073c:	e7d6      	b.n	806ec <printi+0x58>
   8073e:	461e      	mov	r6, r3
   80740:	f10d 050f 	add.w	r5, sp, #15
   80744:	e7d2      	b.n	806ec <printi+0x58>
   80746:	bf00      	nop
   80748:	000805e9 	.word	0x000805e9
   8074c:	0008093d 	.word	0x0008093d

00080750 <print>:
   80750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80754:	b087      	sub	sp, #28
   80756:	4680      	mov	r8, r0
   80758:	780b      	ldrb	r3, [r1, #0]
   8075a:	2b00      	cmp	r3, #0
   8075c:	f000 8094 	beq.w	80888 <print+0x138>
   80760:	468b      	mov	fp, r1
   80762:	4617      	mov	r7, r2
   80764:	2500      	movs	r5, #0
   80766:	4e4e      	ldr	r6, [pc, #312]	; (808a0 <print+0x150>)
   80768:	f8df a13c 	ldr.w	sl, [pc, #316]	; 808a8 <print+0x158>
   8076c:	f8df 913c 	ldr.w	r9, [pc, #316]	; 808ac <print+0x15c>
   80770:	e046      	b.n	80800 <print+0xb0>
   80772:	2200      	movs	r2, #0
   80774:	e070      	b.n	80858 <print+0x108>
   80776:	6839      	ldr	r1, [r7, #0]
   80778:	3704      	adds	r7, #4
   8077a:	484a      	ldr	r0, [pc, #296]	; (808a4 <print+0x154>)
   8077c:	2900      	cmp	r1, #0
   8077e:	bf08      	it	eq
   80780:	4601      	moveq	r1, r0
   80782:	4640      	mov	r0, r8
   80784:	47d0      	blx	sl
   80786:	4405      	add	r5, r0
   80788:	e035      	b.n	807f6 <print+0xa6>
   8078a:	6839      	ldr	r1, [r7, #0]
   8078c:	3704      	adds	r7, #4
   8078e:	2061      	movs	r0, #97	; 0x61
   80790:	9002      	str	r0, [sp, #8]
   80792:	9301      	str	r3, [sp, #4]
   80794:	9200      	str	r2, [sp, #0]
   80796:	2301      	movs	r3, #1
   80798:	220a      	movs	r2, #10
   8079a:	4640      	mov	r0, r8
   8079c:	47c8      	blx	r9
   8079e:	4405      	add	r5, r0
   807a0:	e029      	b.n	807f6 <print+0xa6>
   807a2:	6839      	ldr	r1, [r7, #0]
   807a4:	3704      	adds	r7, #4
   807a6:	2061      	movs	r0, #97	; 0x61
   807a8:	9002      	str	r0, [sp, #8]
   807aa:	9301      	str	r3, [sp, #4]
   807ac:	9200      	str	r2, [sp, #0]
   807ae:	2300      	movs	r3, #0
   807b0:	2210      	movs	r2, #16
   807b2:	4640      	mov	r0, r8
   807b4:	47c8      	blx	r9
   807b6:	4405      	add	r5, r0
   807b8:	e01d      	b.n	807f6 <print+0xa6>
   807ba:	6839      	ldr	r1, [r7, #0]
   807bc:	3704      	adds	r7, #4
   807be:	2041      	movs	r0, #65	; 0x41
   807c0:	9002      	str	r0, [sp, #8]
   807c2:	9301      	str	r3, [sp, #4]
   807c4:	9200      	str	r2, [sp, #0]
   807c6:	2300      	movs	r3, #0
   807c8:	2210      	movs	r2, #16
   807ca:	4640      	mov	r0, r8
   807cc:	47c8      	blx	r9
   807ce:	4405      	add	r5, r0
   807d0:	e011      	b.n	807f6 <print+0xa6>
   807d2:	6839      	ldr	r1, [r7, #0]
   807d4:	3704      	adds	r7, #4
   807d6:	2061      	movs	r0, #97	; 0x61
   807d8:	9002      	str	r0, [sp, #8]
   807da:	9301      	str	r3, [sp, #4]
   807dc:	9200      	str	r2, [sp, #0]
   807de:	2300      	movs	r3, #0
   807e0:	220a      	movs	r2, #10
   807e2:	4640      	mov	r0, r8
   807e4:	47c8      	blx	r9
   807e6:	4405      	add	r5, r0
   807e8:	e005      	b.n	807f6 <print+0xa6>
   807ea:	46a3      	mov	fp, r4
   807ec:	f89b 0000 	ldrb.w	r0, [fp]
   807f0:	47b0      	blx	r6
   807f2:	3501      	adds	r5, #1
   807f4:	465c      	mov	r4, fp
   807f6:	f104 0b01 	add.w	fp, r4, #1
   807fa:	7863      	ldrb	r3, [r4, #1]
   807fc:	2b00      	cmp	r3, #0
   807fe:	d044      	beq.n	8088a <print+0x13a>
   80800:	2b25      	cmp	r3, #37	; 0x25
   80802:	d1f3      	bne.n	807ec <print+0x9c>
   80804:	f10b 0401 	add.w	r4, fp, #1
   80808:	f89b 3001 	ldrb.w	r3, [fp, #1]
   8080c:	2b00      	cmp	r3, #0
   8080e:	d03c      	beq.n	8088a <print+0x13a>
   80810:	2b25      	cmp	r3, #37	; 0x25
   80812:	d0ea      	beq.n	807ea <print+0x9a>
   80814:	2b2d      	cmp	r3, #45	; 0x2d
   80816:	bf06      	itte	eq
   80818:	f10b 0402 	addeq.w	r4, fp, #2
   8081c:	2301      	moveq	r3, #1
   8081e:	2300      	movne	r3, #0
   80820:	7822      	ldrb	r2, [r4, #0]
   80822:	2a30      	cmp	r2, #48	; 0x30
   80824:	d105      	bne.n	80832 <print+0xe2>
   80826:	f043 0302 	orr.w	r3, r3, #2
   8082a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   8082e:	2a30      	cmp	r2, #48	; 0x30
   80830:	d0f9      	beq.n	80826 <print+0xd6>
   80832:	7821      	ldrb	r1, [r4, #0]
   80834:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80838:	b2d2      	uxtb	r2, r2
   8083a:	2a09      	cmp	r2, #9
   8083c:	d899      	bhi.n	80772 <print+0x22>
   8083e:	2200      	movs	r2, #0
   80840:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80844:	3930      	subs	r1, #48	; 0x30
   80846:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   8084a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   8084e:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80852:	b2c0      	uxtb	r0, r0
   80854:	2809      	cmp	r0, #9
   80856:	d9f3      	bls.n	80840 <print+0xf0>
   80858:	2973      	cmp	r1, #115	; 0x73
   8085a:	d08c      	beq.n	80776 <print+0x26>
   8085c:	2964      	cmp	r1, #100	; 0x64
   8085e:	d094      	beq.n	8078a <print+0x3a>
   80860:	2978      	cmp	r1, #120	; 0x78
   80862:	d09e      	beq.n	807a2 <print+0x52>
   80864:	2958      	cmp	r1, #88	; 0x58
   80866:	d0a8      	beq.n	807ba <print+0x6a>
   80868:	2975      	cmp	r1, #117	; 0x75
   8086a:	d0b2      	beq.n	807d2 <print+0x82>
   8086c:	2963      	cmp	r1, #99	; 0x63
   8086e:	d1c2      	bne.n	807f6 <print+0xa6>
   80870:	6839      	ldr	r1, [r7, #0]
   80872:	3704      	adds	r7, #4
   80874:	f88d 1014 	strb.w	r1, [sp, #20]
   80878:	2100      	movs	r1, #0
   8087a:	f88d 1015 	strb.w	r1, [sp, #21]
   8087e:	a905      	add	r1, sp, #20
   80880:	4640      	mov	r0, r8
   80882:	47d0      	blx	sl
   80884:	4405      	add	r5, r0
   80886:	e7b6      	b.n	807f6 <print+0xa6>
   80888:	2500      	movs	r5, #0
   8088a:	f1b8 0f00 	cmp.w	r8, #0
   8088e:	d003      	beq.n	80898 <print+0x148>
   80890:	f8d8 3000 	ldr.w	r3, [r8]
   80894:	2200      	movs	r2, #0
   80896:	701a      	strb	r2, [r3, #0]
   80898:	4628      	mov	r0, r5
   8089a:	b007      	add	sp, #28
   8089c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   808a0:	0008093d 	.word	0x0008093d
   808a4:	00080b8c 	.word	0x00080b8c
   808a8:	000805e9 	.word	0x000805e9
   808ac:	00080695 	.word	0x00080695

000808b0 <printf>:
   808b0:	b40f      	push	{r0, r1, r2, r3}
   808b2:	b500      	push	{lr}
   808b4:	b083      	sub	sp, #12
   808b6:	aa04      	add	r2, sp, #16
   808b8:	f852 1b04 	ldr.w	r1, [r2], #4
   808bc:	9201      	str	r2, [sp, #4]
   808be:	2000      	movs	r0, #0
   808c0:	4b03      	ldr	r3, [pc, #12]	; (808d0 <printf+0x20>)
   808c2:	4798      	blx	r3
   808c4:	b003      	add	sp, #12
   808c6:	f85d eb04 	ldr.w	lr, [sp], #4
   808ca:	b004      	add	sp, #16
   808cc:	4770      	bx	lr
   808ce:	bf00      	nop
   808d0:	00080751 	.word	0x00080751

000808d4 <configure_uart>:
   808d4:	4b16      	ldr	r3, [pc, #88]	; (80930 <configure_uart+0x5c>)
   808d6:	2200      	movs	r2, #0
   808d8:	701a      	strb	r2, [r3, #0]
   808da:	705a      	strb	r2, [r3, #1]
   808dc:	4b15      	ldr	r3, [pc, #84]	; (80934 <configure_uart+0x60>)
   808de:	f44f 7140 	mov.w	r1, #768	; 0x300
   808e2:	6459      	str	r1, [r3, #68]	; 0x44
   808e4:	6059      	str	r1, [r3, #4]
   808e6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   808e8:	6f18      	ldr	r0, [r3, #112]	; 0x70
   808ea:	4002      	ands	r2, r0
   808ec:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   808f0:	671a      	str	r2, [r3, #112]	; 0x70
   808f2:	6659      	str	r1, [r3, #100]	; 0x64
   808f4:	f44f 7280 	mov.w	r2, #256	; 0x100
   808f8:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   808fc:	611a      	str	r2, [r3, #16]
   808fe:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80902:	21ac      	movs	r1, #172	; 0xac
   80904:	6019      	str	r1, [r3, #0]
   80906:	f240 2123 	movw	r1, #547	; 0x223
   8090a:	6219      	str	r1, [r3, #32]
   8090c:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80910:	6059      	str	r1, [r3, #4]
   80912:	f240 2102 	movw	r1, #514	; 0x202
   80916:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   8091a:	f04f 31ff 	mov.w	r1, #4294967295
   8091e:	60d9      	str	r1, [r3, #12]
   80920:	21e1      	movs	r1, #225	; 0xe1
   80922:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80924:	4904      	ldr	r1, [pc, #16]	; (80938 <configure_uart+0x64>)
   80926:	600a      	str	r2, [r1, #0]
   80928:	2250      	movs	r2, #80	; 0x50
   8092a:	601a      	str	r2, [r3, #0]
   8092c:	4770      	bx	lr
   8092e:	bf00      	nop
   80930:	20000454 	.word	0x20000454
   80934:	400e0e00 	.word	0x400e0e00
   80938:	e000e100 	.word	0xe000e100

0008093c <uart_putchar>:
   8093c:	4b07      	ldr	r3, [pc, #28]	; (8095c <uart_putchar+0x20>)
   8093e:	695b      	ldr	r3, [r3, #20]
   80940:	f013 0f02 	tst.w	r3, #2
   80944:	d008      	beq.n	80958 <uart_putchar+0x1c>
   80946:	4b05      	ldr	r3, [pc, #20]	; (8095c <uart_putchar+0x20>)
   80948:	61d8      	str	r0, [r3, #28]
   8094a:	461a      	mov	r2, r3
   8094c:	6953      	ldr	r3, [r2, #20]
   8094e:	f413 7f00 	tst.w	r3, #512	; 0x200
   80952:	d0fb      	beq.n	8094c <uart_putchar+0x10>
   80954:	2000      	movs	r0, #0
   80956:	4770      	bx	lr
   80958:	2001      	movs	r0, #1
   8095a:	4770      	bx	lr
   8095c:	400e0800 	.word	0x400e0800

00080960 <UART_Handler>:
   80960:	b508      	push	{r3, lr}
   80962:	4b15      	ldr	r3, [pc, #84]	; (809b8 <UART_Handler+0x58>)
   80964:	695b      	ldr	r3, [r3, #20]
   80966:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   8096a:	d003      	beq.n	80974 <UART_Handler+0x14>
   8096c:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80970:	4a11      	ldr	r2, [pc, #68]	; (809b8 <UART_Handler+0x58>)
   80972:	6011      	str	r1, [r2, #0]
   80974:	f013 0f01 	tst.w	r3, #1
   80978:	d012      	beq.n	809a0 <UART_Handler+0x40>
   8097a:	4810      	ldr	r0, [pc, #64]	; (809bc <UART_Handler+0x5c>)
   8097c:	7842      	ldrb	r2, [r0, #1]
   8097e:	1c53      	adds	r3, r2, #1
   80980:	4259      	negs	r1, r3
   80982:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80986:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   8098a:	bf58      	it	pl
   8098c:	424b      	negpl	r3, r1
   8098e:	7801      	ldrb	r1, [r0, #0]
   80990:	428b      	cmp	r3, r1
   80992:	d006      	beq.n	809a2 <UART_Handler+0x42>
   80994:	4908      	ldr	r1, [pc, #32]	; (809b8 <UART_Handler+0x58>)
   80996:	6988      	ldr	r0, [r1, #24]
   80998:	4908      	ldr	r1, [pc, #32]	; (809bc <UART_Handler+0x5c>)
   8099a:	440a      	add	r2, r1
   8099c:	7090      	strb	r0, [r2, #2]
   8099e:	704b      	strb	r3, [r1, #1]
   809a0:	bd08      	pop	{r3, pc}
   809a2:	4807      	ldr	r0, [pc, #28]	; (809c0 <UART_Handler+0x60>)
   809a4:	4b07      	ldr	r3, [pc, #28]	; (809c4 <UART_Handler+0x64>)
   809a6:	4798      	blx	r3
   809a8:	4b03      	ldr	r3, [pc, #12]	; (809b8 <UART_Handler+0x58>)
   809aa:	699a      	ldr	r2, [r3, #24]
   809ac:	4b03      	ldr	r3, [pc, #12]	; (809bc <UART_Handler+0x5c>)
   809ae:	7859      	ldrb	r1, [r3, #1]
   809b0:	440b      	add	r3, r1
   809b2:	709a      	strb	r2, [r3, #2]
   809b4:	bd08      	pop	{r3, pc}
   809b6:	bf00      	nop
   809b8:	400e0800 	.word	0x400e0800
   809bc:	20000454 	.word	0x20000454
   809c0:	00080b94 	.word	0x00080b94
   809c4:	000808b1 	.word	0x000808b1

000809c8 <__libc_init_array>:
   809c8:	b570      	push	{r4, r5, r6, lr}
   809ca:	4e0f      	ldr	r6, [pc, #60]	; (80a08 <__libc_init_array+0x40>)
   809cc:	4d0f      	ldr	r5, [pc, #60]	; (80a0c <__libc_init_array+0x44>)
   809ce:	1b76      	subs	r6, r6, r5
   809d0:	10b6      	asrs	r6, r6, #2
   809d2:	bf18      	it	ne
   809d4:	2400      	movne	r4, #0
   809d6:	d005      	beq.n	809e4 <__libc_init_array+0x1c>
   809d8:	3401      	adds	r4, #1
   809da:	f855 3b04 	ldr.w	r3, [r5], #4
   809de:	4798      	blx	r3
   809e0:	42a6      	cmp	r6, r4
   809e2:	d1f9      	bne.n	809d8 <__libc_init_array+0x10>
   809e4:	4e0a      	ldr	r6, [pc, #40]	; (80a10 <__libc_init_array+0x48>)
   809e6:	4d0b      	ldr	r5, [pc, #44]	; (80a14 <__libc_init_array+0x4c>)
   809e8:	f000 f8e6 	bl	80bb8 <_init>
   809ec:	1b76      	subs	r6, r6, r5
   809ee:	10b6      	asrs	r6, r6, #2
   809f0:	bf18      	it	ne
   809f2:	2400      	movne	r4, #0
   809f4:	d006      	beq.n	80a04 <__libc_init_array+0x3c>
   809f6:	3401      	adds	r4, #1
   809f8:	f855 3b04 	ldr.w	r3, [r5], #4
   809fc:	4798      	blx	r3
   809fe:	42a6      	cmp	r6, r4
   80a00:	d1f9      	bne.n	809f6 <__libc_init_array+0x2e>
   80a02:	bd70      	pop	{r4, r5, r6, pc}
   80a04:	bd70      	pop	{r4, r5, r6, pc}
   80a06:	bf00      	nop
   80a08:	00080bc4 	.word	0x00080bc4
   80a0c:	00080bc4 	.word	0x00080bc4
   80a10:	00080bcc 	.word	0x00080bcc
   80a14:	00080bc4 	.word	0x00080bc4

00080a18 <register_fini>:
   80a18:	4b02      	ldr	r3, [pc, #8]	; (80a24 <register_fini+0xc>)
   80a1a:	b113      	cbz	r3, 80a22 <register_fini+0xa>
   80a1c:	4802      	ldr	r0, [pc, #8]	; (80a28 <register_fini+0x10>)
   80a1e:	f000 b805 	b.w	80a2c <atexit>
   80a22:	4770      	bx	lr
   80a24:	00000000 	.word	0x00000000
   80a28:	00080a39 	.word	0x00080a39

00080a2c <atexit>:
   80a2c:	2300      	movs	r3, #0
   80a2e:	4601      	mov	r1, r0
   80a30:	461a      	mov	r2, r3
   80a32:	4618      	mov	r0, r3
   80a34:	f000 b81e 	b.w	80a74 <__register_exitproc>

00080a38 <__libc_fini_array>:
   80a38:	b538      	push	{r3, r4, r5, lr}
   80a3a:	4c0a      	ldr	r4, [pc, #40]	; (80a64 <__libc_fini_array+0x2c>)
   80a3c:	4d0a      	ldr	r5, [pc, #40]	; (80a68 <__libc_fini_array+0x30>)
   80a3e:	1b64      	subs	r4, r4, r5
   80a40:	10a4      	asrs	r4, r4, #2
   80a42:	d00a      	beq.n	80a5a <__libc_fini_array+0x22>
   80a44:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80a48:	3b01      	subs	r3, #1
   80a4a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80a4e:	3c01      	subs	r4, #1
   80a50:	f855 3904 	ldr.w	r3, [r5], #-4
   80a54:	4798      	blx	r3
   80a56:	2c00      	cmp	r4, #0
   80a58:	d1f9      	bne.n	80a4e <__libc_fini_array+0x16>
   80a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80a5e:	f000 b8b5 	b.w	80bcc <_fini>
   80a62:	bf00      	nop
   80a64:	00080bdc 	.word	0x00080bdc
   80a68:	00080bd8 	.word	0x00080bd8

00080a6c <__retarget_lock_acquire_recursive>:
   80a6c:	4770      	bx	lr
   80a6e:	bf00      	nop

00080a70 <__retarget_lock_release_recursive>:
   80a70:	4770      	bx	lr
   80a72:	bf00      	nop

00080a74 <__register_exitproc>:
   80a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80a78:	4d2c      	ldr	r5, [pc, #176]	; (80b2c <__register_exitproc+0xb8>)
   80a7a:	4606      	mov	r6, r0
   80a7c:	6828      	ldr	r0, [r5, #0]
   80a7e:	4698      	mov	r8, r3
   80a80:	460f      	mov	r7, r1
   80a82:	4691      	mov	r9, r2
   80a84:	f7ff fff2 	bl	80a6c <__retarget_lock_acquire_recursive>
   80a88:	4b29      	ldr	r3, [pc, #164]	; (80b30 <__register_exitproc+0xbc>)
   80a8a:	681c      	ldr	r4, [r3, #0]
   80a8c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80a90:	2b00      	cmp	r3, #0
   80a92:	d03e      	beq.n	80b12 <__register_exitproc+0x9e>
   80a94:	685a      	ldr	r2, [r3, #4]
   80a96:	2a1f      	cmp	r2, #31
   80a98:	dc1c      	bgt.n	80ad4 <__register_exitproc+0x60>
   80a9a:	f102 0e01 	add.w	lr, r2, #1
   80a9e:	b176      	cbz	r6, 80abe <__register_exitproc+0x4a>
   80aa0:	2101      	movs	r1, #1
   80aa2:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80aa6:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80aaa:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80aae:	4091      	lsls	r1, r2
   80ab0:	4308      	orrs	r0, r1
   80ab2:	2e02      	cmp	r6, #2
   80ab4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80ab8:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80abc:	d023      	beq.n	80b06 <__register_exitproc+0x92>
   80abe:	3202      	adds	r2, #2
   80ac0:	f8c3 e004 	str.w	lr, [r3, #4]
   80ac4:	6828      	ldr	r0, [r5, #0]
   80ac6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80aca:	f7ff ffd1 	bl	80a70 <__retarget_lock_release_recursive>
   80ace:	2000      	movs	r0, #0
   80ad0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80ad4:	4b17      	ldr	r3, [pc, #92]	; (80b34 <__register_exitproc+0xc0>)
   80ad6:	b30b      	cbz	r3, 80b1c <__register_exitproc+0xa8>
   80ad8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80adc:	f3af 8000 	nop.w
   80ae0:	4603      	mov	r3, r0
   80ae2:	b1d8      	cbz	r0, 80b1c <__register_exitproc+0xa8>
   80ae4:	2000      	movs	r0, #0
   80ae6:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80aea:	f04f 0e01 	mov.w	lr, #1
   80aee:	6058      	str	r0, [r3, #4]
   80af0:	6019      	str	r1, [r3, #0]
   80af2:	4602      	mov	r2, r0
   80af4:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80af8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80afc:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80b00:	2e00      	cmp	r6, #0
   80b02:	d0dc      	beq.n	80abe <__register_exitproc+0x4a>
   80b04:	e7cc      	b.n	80aa0 <__register_exitproc+0x2c>
   80b06:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80b0a:	4301      	orrs	r1, r0
   80b0c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80b10:	e7d5      	b.n	80abe <__register_exitproc+0x4a>
   80b12:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80b16:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b1a:	e7bb      	b.n	80a94 <__register_exitproc+0x20>
   80b1c:	6828      	ldr	r0, [r5, #0]
   80b1e:	f7ff ffa7 	bl	80a70 <__retarget_lock_release_recursive>
   80b22:	f04f 30ff 	mov.w	r0, #4294967295
   80b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b2a:	bf00      	nop
   80b2c:	20000430 	.word	0x20000430
   80b30:	00080bb4 	.word	0x00080bb4
   80b34:	00000000 	.word	0x00000000
   80b38:	304e4143 	.word	0x304e4143
   80b3c:	73656d20 	.word	0x73656d20
   80b40:	65676173 	.word	0x65676173
   80b44:	72726120 	.word	0x72726120
   80b48:	64657669 	.word	0x64657669
   80b4c:	206e6920 	.word	0x206e6920
   80b50:	2d6e6f6e 	.word	0x2d6e6f6e
   80b54:	64657375 	.word	0x64657375
   80b58:	69616d20 	.word	0x69616d20
   80b5c:	786f626c 	.word	0x786f626c
   80b60:	00000d0a 	.word	0x00000d0a
   80b64:	3a636461 	.word	0x3a636461
   80b68:	0a642520 	.word	0x0a642520
   80b6c:	0000000d 	.word	0x0000000d
   80b70:	65646f4e 	.word	0x65646f4e
   80b74:	0d0a3220 	.word	0x0d0a3220
   80b78:	00000000 	.word	0x00000000
   80b7c:	726f6373 	.word	0x726f6373
   80b80:	25203a65 	.word	0x25203a65
   80b84:	0d0a2064 	.word	0x0d0a2064
   80b88:	00000000 	.word	0x00000000
   80b8c:	6c756e28 	.word	0x6c756e28
   80b90:	0000296c 	.word	0x0000296c
   80b94:	3a525245 	.word	0x3a525245
   80b98:	52415520 	.word	0x52415520
   80b9c:	58522054 	.word	0x58522054
   80ba0:	66756220 	.word	0x66756220
   80ba4:	20726566 	.word	0x20726566
   80ba8:	66207369 	.word	0x66207369
   80bac:	0a6c6c75 	.word	0x0a6c6c75
   80bb0:	0000000d 	.word	0x0000000d

00080bb4 <_global_impure_ptr>:
   80bb4:	20000008                                ... 

00080bb8 <_init>:
   80bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80bba:	bf00      	nop
   80bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80bbe:	bc08      	pop	{r3}
   80bc0:	469e      	mov	lr, r3
   80bc2:	4770      	bx	lr

00080bc4 <__init_array_start>:
   80bc4:	00080a19 	.word	0x00080a19

00080bc8 <__frame_dummy_init_array_entry>:
   80bc8:	00080119                                ....

00080bcc <_fini>:
   80bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80bce:	bf00      	nop
   80bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80bd2:	bc08      	pop	{r3}
   80bd4:	469e      	mov	lr, r3
   80bd6:	4770      	bx	lr

00080bd8 <__fini_array_start>:
   80bd8:	000800f5 	.word	0x000800f5
