# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do s1bit_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/catot/Documents/Personal/UNI/3r Quatri/ACAP/Laboratori/ACAP-LABs/LAB1/FLUJODATOS/QUARTUS/sumador1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture flujodatos of s1bit
# 
vsim +altera -do s1bit_run_msim_rtl_vhdl.do -l msim_transcript -gui rtl_work.s1bit
# vsim +altera -do s1bit_run_msim_rtl_vhdl.do -l msim_transcript -gui rtl_work.s1bit 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.s1bit(flujodatos)
# do s1bit_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/catot/Documents/Personal/UNI/3r Quatri/ACAP/Laboratori/ACAP-LABs/LAB1/FLUJODATOS/QUARTUS/sumador1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture flujodatos of s1bit
# 
add wave sim:/s1bit/*
add wave -r /*
add wave -position end  sim:/s1bit/x
add wave -position end  sim:/s1bit/y
add wave -position end  sim:/s1bit/cen
add wave -position end  sim:/s1bit/s
add wave -position end  sim:/s1bit/csal
