
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    42477500                       # Number of ticks simulated
final_tick                                   42477500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43869                       # Simulator instruction rate (inst/s)
host_op_rate                                    88088                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              278641375                       # Simulator tick rate (ticks/s)
host_mem_usage                                8522008                       # Number of bytes of host memory used
host_seconds                                     0.15                       # Real time elapsed on the host
sim_insts                                        6687                       # Number of instructions simulated
sim_ops                                         13428                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.cpu.inst         15680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.data          5440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.l2.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             23680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.num_reads::.cpu.inst            245                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.l2.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                370                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.cpu.inst        369136602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.data        128067801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.l2.prefetcher     60267200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            557471603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.cpu.inst    369136602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       369136602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.inst       369136602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.data       128067801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.l2.prefetcher     60267200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           557471603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.cpu.inst::samples       245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples        85.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000770205                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState                750                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        370                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                 23680                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  23680                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               1                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               1                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19              25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20              27                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23              41                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               3                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                     42143000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  370                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    270                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     74                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           70                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   318.171429                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   220.804395                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   275.860654                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127           14     20.00%     20.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           21     30.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           14     20.00%     70.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            4      5.71%     75.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            5      7.14%     82.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      4.29%     87.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            4      5.71%     92.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      2.86%     95.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            3      4.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           70                       # Bytes accessed per row activation
system.mem_ctrls0.masterReadBytes::.cpu.inst        15680                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.data         5440                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.l2.prefetcher         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.inst 369136601.730327785015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.data 128067800.600317806005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.l2.prefetcher 60267200.282502502203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.cpu.inst          245                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.data           85                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.l2.prefetcher           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.cpu.inst      7830470                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.data      2744918                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.l2.prefetcher      1155627                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.inst     31961.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.data     32293.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.l2.prefetcher     28890.67                       # Per-master read average memory access latency
system.mem_ctrls0.totQLat                     5258975                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat               11731015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                   1232840                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    14213.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               31705.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      557.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   557.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.90                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.41                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                     295                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                79.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                    113900.00                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   79.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy            140343.840000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            174146.313600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           900151.795200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        6926888.136000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        5879711.174400                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        121263.475200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   21355678.310400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   294282.240000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          35792465.284800                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           842.621748                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime            35082777                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE        46000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      1750000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN       613479                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      5309715                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN     34758306                       # Time in different power states
system.mem_ctrls0_1.actEnergy            93562.560000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            116097.542400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           656185.420800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        6926888.136000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        4469939.308800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        199024.358400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   20867937.484800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   1414633.920000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          34744268.731200                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           817.945235                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime            36334582                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE       165000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF      1750000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN      2947773                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT      3653910                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN     33960817                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.cpu.inst         15296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.data          5120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l2.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             22912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.cpu.inst        15296                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15296                       # Number of instructions bytes read from this memory
system.mem_ctrls1.num_reads::.cpu.inst            239                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.data             80                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l2.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                358                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.cpu.inst        360096522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.data        120534401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l2.prefetcher     58760520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            539391443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.cpu.inst    360096522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       360096522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.inst       360096522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.data       120534401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l2.prefetcher     58760520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           539391443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.cpu.inst::samples       239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000715845                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState                720                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        358                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                 22912                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  22912                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                5                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                1                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                3                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               1                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18              47                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19              20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20              26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23              39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26               4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                     42015500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  358                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    270                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     66                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           74                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   288.864865                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   184.412726                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   281.321555                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127           24     32.43%     32.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           20     27.03%     59.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383            8     10.81%     70.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            6      8.11%     78.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            5      6.76%     85.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      2.70%     87.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            6      8.11%     95.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      4.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           74                       # Bytes accessed per row activation
system.mem_ctrls1.masterReadBytes::.cpu.inst        15296                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.data         5120                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l2.prefetcher         2496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.inst 360096521.687952458858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.data 120534400.565005004406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l2.prefetcher 58760520.275439940393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.cpu.inst          239                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.data           80                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l2.prefetcher           39                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.cpu.inst      7145789                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.data      2738414                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l2.prefetcher      1158102                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.inst     29898.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.data     34230.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l2.prefetcher     29694.92                       # Per-master read average memory access latency
system.mem_ctrls1.totQLat                     4780169                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat               11042305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                   1192856                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    13352.43                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30844.43                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      539.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   539.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.81                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.81                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.26                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                     277                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                77.37                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                    117361.73                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   77.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy            146581.344000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            182438.995200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           874913.894400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        6926888.136000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        6057348.091200                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        342039.129600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   20496374.169600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   702918.720000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          35729502.480000                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           841.139485                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime            34738414                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE       383500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      1750000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN      1465273                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      5520578                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN     33358149                       # Time in different power states
system.mem_ctrls1_1.actEnergy            106037.568000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            124390.224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           630947.520000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        6926888.136000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        4428184.017600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        409468.147200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   20798333.337600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   1337864.640000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          34762113.590400                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           818.365337                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime            36157394                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE       487500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF      1750000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN      2787633                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT      3603098                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN     33849269                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    5029                       # Number of BP lookups
system.cpu.branchPred.condPredicted              5029                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1027                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1036                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     128                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 56                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1036                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                281                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              755                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          252                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        1909                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1754                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            67                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            22                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        7223                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           241                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        42477500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            84956                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              16218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          22302                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5029                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                409                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         15653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2300                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 2473                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1723                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles         2503                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      7021                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   415                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              39737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.141229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.149519                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    29611     74.52%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      960      2.42%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1103      2.78%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      930      2.34%     82.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1138      2.86%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1129      2.84%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4866     12.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                39737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059195                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.262512                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    20978                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  8444                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      8422                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   743                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1150                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  34793                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  5322                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1150                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    22771                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3854                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1572                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      7329                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3061                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  30544                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1755                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    134                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2857                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               32338                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 73510                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            41040                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3974                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 14433                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17905                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1115                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2935                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2586                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                21                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               47                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      28298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     24345                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                57                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           14935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        20063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         39737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.612653                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.326712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               30780     77.46%     77.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2352      5.92%     83.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1967      4.95%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2035      5.12%     93.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1459      3.67%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 746      1.88%     99.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 398      1.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           39737                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      2.53%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     20      8.44%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     10.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    24     10.13%     21.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   26     10.97%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     32.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     49     20.68%     52.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    32     13.50%     66.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      4.64%     70.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               69     29.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               603      2.48%      2.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 18225     74.86%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.02%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.06%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.05%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      1.55%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   98      0.40%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.44%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 217      0.89%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                187      0.77%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2432      9.99%     91.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1566      6.43%     97.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              69      0.28%     98.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            431      1.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  24345                       # Type of FU issued
system.cpu.iq.rate                           0.286560                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         237                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009735                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              84527                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             41126                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        19654                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4194                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2179                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1984                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  21807                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2172                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               89                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1732                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1211                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            73                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.lsqStoreCapabilityCyclesStalled            0                       # Total number of cycles the iew stalled              due to capability check for stores
system.cpu.iew.lsq.thread0.lsqLoadCapabilityCyclesStalled            0                       # Total number of cycles the iew stalled              due to capability check for loads
system.cpu.iew.lsq.thread0.lsqStoreCapabilityMissed            0                       # number of Store at commit without capability check
system.cpu.iew.lsq.thread0.lsqLoadCapabilityMissed            0                       # number of Loads at commit without capability check
system.cpu.iew.lsq.thread0.lsqCommitedLoads         1203                       # number of commited loads
system.cpu.iew.lsq.thread0.lsqCommitedStores         1375                       # number of commited stores
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedLoads            0                       # Total number of capabilities checked for the loads
system.cpu.iew.lsq.thread0.numOfCapabilityCehckedStores            0                       # Total number of capabilities checked for the stores
system.cpu.iew.lsq.thread0.lsqCapabilityCacheMiss            0                       # Total number of capability cache misses
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1150                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2806                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   730                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               28364                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispSquashedInstsDueToMissPID            0                       # Number of squashed instructions skipped by dispatch              Due to PID Missprediction
system.cpu.iew.iewDispLoadInsts                  2935                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2586                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQCapabilityBlockEvent            0                       # number of times the IEW blocked due to a capability check
system.cpu.iew.iewLSQFullEvents                   712                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             70                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1216                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1286                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 22226                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1908                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2119                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecSquashedInstsDueToMissPID            0                       # Number of squashed instructions skipped in execute              Due to Misspredicted PID
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         3662                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1967                       # Number of branches executed
system.cpu.iew.exec_stores                       1754                       # Number of stores executed
system.cpu.iew.exec_rate                     0.261618                       # Inst execution rate
system.cpu.iew.wb_sent                          21905                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         21638                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     14642                       # num instructions producing a value
system.cpu.iew.wb_consumers                     22374                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.254697                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.654420                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12759                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1143                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        36583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.367056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.142458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        31916     87.24%     87.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1373      3.75%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          946      2.59%     93.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          816      2.23%     95.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          635      1.74%     97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          207      0.57%     98.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          690      1.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        36583                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 6687                       # Number of instructions committed
system.cpu.commit.committedOps                  13428                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2578                       # Number of memory references committed
system.cpu.commit.loads                          1203                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1335                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1957                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     11904                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  134                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           99      0.74%      0.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9769     72.75%     73.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.03%     73.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.10%     73.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.07%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      2.79%     76.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              72      0.54%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.80%     77.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      1.59%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      1.39%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1147      8.54%     89.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            950      7.07%     96.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.42%     96.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          425      3.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             13428                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   690                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        62080                       # The number of ROB reads
system.cpu.rob.rob_writes                       55577                       # The number of ROB writes
system.cpu.timesIdled                             305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        6687                       # Number of Instructions Simulated
system.cpu.committedOps                         13428                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              12.704651                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        12.704651                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.078711                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.078711                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    26289                       # number of integer regfile reads
system.cpu.int_regfile_writes                   16044                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3839                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1510                       # number of floating regfile writes
system.cpu.cc_regfile_reads                      8993                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5378                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    9209                       # number of misc regfile reads
system.cpu.numOutStandingCapabilityCacheAccesses            0                       # Number of R/W Accesses to Capability Cache in Shadow Memory
system.cpu.numOutStandingWriteAliasCacheAccesses            0                       # Number of Write Accesses to Alias Table in Shadow Memory
system.cpu.numOutStandingReadAliasCacheAccesses            0                       # Number of Read Accesses to Alias Table in Shadow Memory
system.cpu.numOfAliasTableAccess                    0                       # Number of Checkes for PID Misprediction
system.cpu.LVPTMissPredictPmAn                      0                       # LVPT Mispredicted PmAn PIDs
system.cpu.LVPTMissPredictP0An                      0                       # LVPT Mispredicted P0An PIDs
system.cpu.LVPTMissPredictPnA0                      0                       # LVPT Mispredicted PnA0 PIDs
system.cpu.LVPTMissPredict                          0                       # LVPT Mispredicted PIDs
system.cpu.LVPTAccuracy                           nan                       # Overall LVPT Accuracy
system.cpu.numAliasCacheMisses                      0                       # Number of AliasCache Misses
system.cpu.numAliasCacheAccesses                    0                       # Number of Alias Cache Accesses
system.cpu.numCapabilityCacheMisses                 0                       # Number of Capability Cache Accesses
system.cpu.numCapabilityCacheAccesses               0                       # Number of Capability Cache Misses
system.cpu.overallCapabilityCacheMissRate          nan                       # Overall CapabilityCache Miss Rate
system.cpu.overallAliasCacheMissRate              nan                       # Overall AliasCache Miss Rate
system.cpu.numOfCapabilityCheckMicroops             0                       # number of injected capability check microops
system.cpu.numOfCapabilityFreeMicroops              0                       # number of injected capability free microops
system.cpu.numOfCapabilityGenMicroops               0                       # number of injected capability gen microops
system.cpu.LVPTMissPredictPNA0LowConfidence            0                      
system.cpu.LVPTMissPredictPMANLowConfidence            0                      
system.cpu.LVPTMissPredictP0ANLowConfidence            0                      
system.cpu.LVPTMissPredictP0ANPointerLowConfidence            0                      
system.cpu.LVPTMissPredictPMANPointerLowConfidence            0                      
system.cpu.LVPTMissPredictPNA0PointerLowConfidence            0                      
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.197789                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               228                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.890351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.197789                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.123240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.123240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6374                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1451                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1259                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         2710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2710                       # number of overall hits
system.cpu.dcache.overall_hits::total            2710                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          116                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            363                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          363                       # number of overall misses
system.cpu.dcache.overall_misses::total           363                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24269000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8134000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8134000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     32403000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32403000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32403000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32403000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         3073                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3073                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3073                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3073                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.145465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.145465                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.084364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084364                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.118126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.118126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118126                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 98255.060729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98255.060729                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70120.689655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70120.689655                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89264.462810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89264.462810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89264.462810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89264.462810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   165.857143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7809000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7809000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19766000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19766000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.067138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.083636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.083636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.074520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.074520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074520                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 104885.964912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 104885.964912                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67904.347826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67904.347826                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86314.410480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86314.410480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86314.410480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86314.410480                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           206.573131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.481262                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   206.573131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.403463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.403463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14503                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         6328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6328                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         6328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6328                       # number of overall hits
system.cpu.icache.overall_hits::total            6328                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          670                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           670                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          670                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            670                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          670                       # number of overall misses
system.cpu.icache.overall_misses::total           670                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63968985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63968985                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     63968985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63968985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63968985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63968985                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         6998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6998                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6998                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.095742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095742                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.095742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.095742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095742                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95476.097015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95476.097015                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95476.097015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95476.097015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95476.097015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95476.097015                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        28879                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               213                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   135.582160                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          134                       # number of writebacks
system.cpu.icache.writebacks::total               134                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          162                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          508                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          508                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51500490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51500490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51500490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51500490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51500490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51500490                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072592                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072592                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072592                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072592                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101378.917323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101378.917323                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101378.917323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101378.917323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101378.917323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101378.917323                       # average overall mshr miss latency
system.cpu.icache.replacements                    134                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              368                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 368                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    64                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    46.943737                       # Cycle average of tags in use
system.l2.tags.total_refs                         299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.390698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1932000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.361287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.582450                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001433                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000427                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.003571                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7183                       # Number of tag accesses
system.l2.tags.data_accesses                     7183                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          134                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              134                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    56                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data             7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   63                       # number of demand (read+write) hits
system.l2.demand_hits::total                       84                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data                  63                       # number of overall hits
system.l2.overall_hits::total                      84                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data              58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  58                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                165                       # number of demand (read+write) misses
system.l2.demand_misses::total                    650                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               485                       # number of overall misses
system.l2.overall_misses::.cpu.data               165                       # number of overall misses
system.l2.overall_misses::total                   650                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data      6265500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6265500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50524500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50524500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     11516000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11516000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     50524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     17781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         68306000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50524500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     17781500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        68306000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          134                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          134                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              228                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             228                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 734                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.508772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508772                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.958498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.958498                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.938596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.938596                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.958498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.723684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.958498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.723684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885559                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108025.862069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108025.862069                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104174.226804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104174.226804                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107626.168224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107626.168224                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104174.226804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107766.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105086.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104174.226804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107766.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105086.153846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          107                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            107                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             58                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              757                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      5092207                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      5092207                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        31000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5047500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5047500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40360500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40360500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9269000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9269000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     40360500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14316500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54677000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40360500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14316500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      5092207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59769207                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.508772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.958498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.958498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.938596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.938596                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.958498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.723684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885559                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.958498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.723684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.031335                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 47590.719626                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47590.719626                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87025.862069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87025.862069                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83217.525773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83217.525773                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86626.168224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86626.168224                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83217.525773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86766.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84118.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83217.525773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86766.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 47590.719626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78955.359313                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                58                       # Transaction distribution
system.membus.trans_dist::ReadExResp               58                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        23680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        22912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        46592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 729                       # Request fanout histogram
system.membus.reqLayer2.occupancy              462869                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              451378                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3903734                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             28                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           28                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     42477500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          134                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              114                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             114                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  55616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             129                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.202578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    827     95.72%     95.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     37      4.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             572500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            760999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            342500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
