// Seed: 143377673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wor id_9;
  assign id_8 = id_2;
  assign module_1.id_0 = 0;
  assign id_1 = 1;
  initial assume (~id_9);
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wor  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
