{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_up.v@378:472@HdlStmIf", "  assign up_es_hmin = up_ies_hoffset_min;\n  assign up_es_hstep = up_ies_hoffset_step;\n  assign up_es_saddr = up_ies_start_addr;\n\n  generate\n  if (TX_OR_RX_N == 1) begin\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_ies_sel <= 'd0;\n      up_ies_req <= 'd0;\n      up_ies_prescale <= 'd0;\n      up_ies_voffset_range <= 'd0;\n      up_ies_voffset_step <= 'd0;\n      up_ies_voffset_max <= 'd0;\n      up_ies_voffset_min <= 'd0;\n      up_ies_hoffset_max <= 'd0;\n      up_ies_hoffset_min <= 'd0;\n      up_ies_hoffset_step <= 'd0;\n      up_ies_start_addr <= 'd0;\n      up_ies_status <= 'd0;\n    end else begin\n      up_ies_sel <= 'd0;\n      up_ies_req <= 'd0;\n      up_ies_prescale <= 'd0;\n      up_ies_voffset_range <= 'd0;\n      up_ies_voffset_step <= 'd0;\n      up_ies_voffset_max <= 'd0;\n      up_ies_voffset_min <= 'd0;\n      up_ies_hoffset_max <= 'd0;\n      up_ies_hoffset_min <= 'd0;\n      up_ies_hoffset_step <= 'd0;\n      up_ies_start_addr <= 'd0;\n      up_ies_status <= 'd0;\n    end\n  end\n  end else begin\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_ies_sel <= 'd0;\n      up_ies_req <= 'd0;\n      up_ies_prescale <= 'd0;\n      up_ies_voffset_range <= 'd0;\n      up_ies_voffset_step <= 'd0;\n      up_ies_voffset_max <= 'd0;\n      up_ies_voffset_min <= 'd0;\n      up_ies_hoffset_max <= 'd0;\n      up_ies_hoffset_min <= 'd0;\n      up_ies_hoffset_step <= 'd0;\n      up_ies_start_addr <= 'd0;\n      up_ies_status <= 'd0;\n      up_es_reset <= 'd0;\n    end else begin\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h020)) begin\n        up_ies_sel <= up_wdata[7:0];\n      end\n      if (up_es_ack == 1'b1) begin\n        up_ies_req <= 1'b0;\n      end else if ((up_wreq == 1'b1) && (up_waddr == 10'h028)) begin\n        up_ies_req <= up_wdata[0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h029)) begin\n        up_ies_prescale <= up_wdata[4:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h02a)) begin\n        up_ies_voffset_range <= up_wdata[25:24];\n        up_ies_voffset_step <= up_wdata[23:16];\n        up_ies_voffset_max <= up_wdata[15:8];\n        up_ies_voffset_min <= up_wdata[7:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h02b)) begin\n        up_ies_hoffset_max <= up_wdata[27:16];\n        up_ies_hoffset_min <= up_wdata[11:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h02c)) begin\n        up_ies_hoffset_step <= up_wdata[11:0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h02d)) begin\n        up_ies_start_addr <= up_wdata;\n      end\n      if (up_es_status == 1'b1) begin\n        up_ies_status <= 1'b1;\n      end else if ((up_wreq == 1'b1) && (up_waddr == 10'h02e)) begin\n        up_ies_status <= up_ies_status & ~up_wdata[0];\n      end\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h02f)) begin\n        up_es_reset <= up_wdata[15:0];\n      end\n    end\n  end\n  end\n  endgenerate\n\n  // read interface\n\n  assign up_rack = up_rreq_d;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[397, "      up_es_reset <= 'd0;\n"], [410, "      up_es_reset <= 'd0;\n"]]}}