/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [12:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_2z ? celloutsig_0_8z : celloutsig_0_7z;
  assign celloutsig_0_48z = !(celloutsig_0_10z ? celloutsig_0_33z : celloutsig_0_37z);
  assign celloutsig_0_0z = ~in_data[51];
  assign celloutsig_0_64z = ~celloutsig_0_53z;
  assign celloutsig_0_7z = ~celloutsig_0_6z[2];
  assign celloutsig_0_22z = ~celloutsig_0_11z;
  assign celloutsig_0_40z = celloutsig_0_36z | celloutsig_0_25z;
  assign celloutsig_0_46z = celloutsig_0_13z[2] | celloutsig_0_32z[2];
  assign celloutsig_0_53z = celloutsig_0_6z[2] | celloutsig_0_28z;
  assign celloutsig_1_8z = celloutsig_1_7z[7] | celloutsig_1_2z[2];
  assign celloutsig_0_21z = ~(celloutsig_0_2z ^ celloutsig_0_7z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 17'h00000;
    else _00_ <= { in_data[36:35], 2'h3, celloutsig_0_10z, 2'h3, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_7z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_13z;
  assign celloutsig_1_18z = celloutsig_1_14z[6:3] >= { celloutsig_1_7z[13:11], celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_9z[1:0], celloutsig_1_5z } >= { celloutsig_1_9z[5:4], celloutsig_1_18z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } >= { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_15z[1:0], celloutsig_0_8z } >= { celloutsig_0_3z[1:0], celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_12z } > { celloutsig_0_15z[3], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_2z, _01_, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } > { in_data[43:42], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[35:21], celloutsig_0_0z } > { in_data[92:82], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_33z = { _00_[2], celloutsig_0_25z, 1'h0, celloutsig_0_17z, celloutsig_0_6z } > { 1'h1, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_6z[3:1], celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_35z, _01_, 1'h1 } <= { _01_[5:0], celloutsig_0_21z, 1'h1, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, _01_, _01_, celloutsig_0_0z };
  assign celloutsig_0_16z = in_data[40:38] || 1'h1;
  assign celloutsig_1_0z = in_data[190:183] % { 1'h1, in_data[187:181] };
  assign celloutsig_0_3z = in_data[16:14] % { 1'h1, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_15z[3:1], celloutsig_0_1z, 1'h1, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_24z } % { 1'h1, celloutsig_0_13z[3:0], 1'h0, celloutsig_0_21z, 1'h1, _01_, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } != { in_data[16:12], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_49z = { celloutsig_0_38z[5:0], celloutsig_0_42z, celloutsig_0_25z, celloutsig_0_16z } != { celloutsig_0_40z, celloutsig_0_46z, celloutsig_0_48z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_48z, 1'h0, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[34:32] != { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_32z = ~ { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_1z = & in_data[81:76];
  assign celloutsig_0_8z = celloutsig_0_2z & celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_9z & celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_2z & celloutsig_0_16z;
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[135] };
  assign celloutsig_1_5z = | { celloutsig_1_0z, in_data[135], in_data[133:131] };
  assign celloutsig_0_28z = | celloutsig_0_19z[4:1];
  assign celloutsig_0_50z = ~^ { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_9z = ~^ { in_data[10:7], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_25z = ~^ { _00_[11:7], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } <<< { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_0z[6:0] <<< celloutsig_1_7z[10:4];
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z } <<< { in_data[61:59], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_13z[4:2], celloutsig_0_0z, celloutsig_0_4z } <<< celloutsig_0_6z;
  assign celloutsig_0_19z = { in_data[93:87], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_9z } <<< { celloutsig_0_13z[5:2], celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_35z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_6z } - in_data[11:5];
  assign celloutsig_0_38z = { _01_[5:0], celloutsig_0_13z } - { celloutsig_0_31z[17:8], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_63z = { celloutsig_0_15z[4:3], celloutsig_0_5z } - { celloutsig_0_50z, celloutsig_0_49z, celloutsig_0_48z };
  assign celloutsig_1_3z = { in_data[116:114], celloutsig_1_2z } - { in_data[118:116], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_2z[6:1], celloutsig_1_0z } - { celloutsig_1_3z[6:1], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z[9:5], celloutsig_1_8z } - in_data[146:141];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 8'h00;
    else if (!clkin_data[128]) celloutsig_1_2z = { celloutsig_1_0z[6:0], celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
