# Router_1x3_Design_and_Verification
Router 1x3 Design using Verilog and Verification using UVM
