
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
›
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
‹
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
Y
DRC finished with %s
79*	vivadotcl2(
0 Errors, 1 Warnings2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
22default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
:
.Phase 1 Build RT Design | Checksum: 11585d83d
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:02:24 ; elapsed = 00:01:58 . Memory (MB): peak = 1363.313 ; gain = 116.4692default:default
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
f

Phase %s%s
101*constraints2
2.1 2default:default2 
Create Timer2default:defaultZ18-101
9
-Phase 2.1 Create Timer | Checksum: 11585d83d
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:02:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1363.313 ; gain = 116.4692default:default
g

Phase %s%s
101*constraints2
2.2 2default:default2!
Update Timing2default:defaultZ18-101
:
.Phase 2.2 Update Timing | Checksum: 1725f7ccc
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:03:28 ; elapsed = 00:02:39 . Memory (MB): peak = 1409.492 ; gain = 162.6482default:default

Estimated Timing Summary %s
57*route2M
9| WNS=0.0596 | TNS=0      | WHS=-0.434 | THS=-1.58e+003|
2default:defaultZ35-57
@
4Phase 2 Router Initialization | Checksum: 1725f7ccc
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:10 ; elapsed = 00:03:09 . Memory (MB): peak = 1409.492 ; gain = 162.6482default:default
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
9
-Phase 3 Initial Routing | Checksum: fa5b7d33
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:04:32 ; elapsed = 00:03:21 . Memory (MB): peak = 1409.492 ; gain = 162.6482default:default
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
i

Phase %s%s
101*constraints2
4.1.1 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 4.1.1 Update Timing | Checksum: efbf4266
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:05:46 ; elapsed = 00:04:05 . Memory (MB): peak = 1409.492 ; gain = 162.6482default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=-0.0704| TNS=-0.916 | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
m

Phase %s%s
101*constraints2
4.1.2 2default:default2%
GlobIterForTiming2default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.1.2.1 2default:default2!
Update Timing2default:defaultZ18-101
=
1Phase 4.1.2.1 Update Timing | Checksum: a34fed84
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:05:52 ; elapsed = 00:04:09 . Memory (MB): peak = 1409.492 ; gain = 162.6482default:default
l

Phase %s%s
101*constraints2
4.1.2.2 2default:default2"
Fast Budgeting2default:defaultZ18-101
>
2Phase 4.1.2.2 Fast Budgeting | Checksum: a34fed84
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:05:56 ; elapsed = 00:04:14 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
?
3Phase 4.1.2 GlobIterForTiming | Checksum: 6a16ff8b
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:05:58 ; elapsed = 00:04:16 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
>
2Phase 4.1 Global Iteration 0 | Checksum: 6a16ff8b
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:05:58 ; elapsed = 00:04:16 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
l

Phase %s%s
101*constraints2
4.2 2default:default2&
Global Iteration 12default:defaultZ18-101
i

Phase %s%s
101*constraints2
4.2.1 2default:default2!
Update Timing2default:defaultZ18-101
;
/Phase 4.2.1 Update Timing | Checksum: 8bb76c66
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:10 ; elapsed = 00:04:25 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=-0.115 | TNS=-0.975 | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
?
3Phase 4.2 Global Iteration 1 | Checksum: 16c82aa7b
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:10 ; elapsed = 00:04:26 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
=
1Phase 4 Rip-up And Reroute | Checksum: 16c82aa7b
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:10 ; elapsed = 00:04:26 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
e

Phase %s%s
101*constraints2
5 2default:default2!
Delay CleanUp2default:defaultZ18-101
g

Phase %s%s
101*constraints2
5.1 2default:default2!
Update Timing2default:defaultZ18-101
:
.Phase 5.1 Update Timing | Checksum: 16c82aa7b
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:27 ; elapsed = 00:04:35 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=-0.0634| TNS=-0.776 | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
8
,Phase 5 Delay CleanUp | Checksum: 11790e568
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:30 ; elapsed = 00:04:37 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
o

Phase %s%s
101*constraints2
6 2default:default2+
Clock Skew Optimization2default:defaultZ18-101
B
6Phase 6 Clock Skew Optimization | Checksum: 11790e568
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:30 ; elapsed = 00:04:37 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
e

Phase %s%s
101*constraints2
7 2default:default2!
Post Hold Fix2default:defaultZ18-101
g

Phase %s%s
101*constraints2
7.1 2default:default2!
Update Timing2default:defaultZ18-101
:
.Phase 7.1 Update Timing | Checksum: 11790e568
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:55 ; elapsed = 00:04:52 . Memory (MB): peak = 1422.648 ; gain = 175.8052default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=-0.0434| TNS=-0.389 | WHS=-0.0378| THS=-0.0645|
2default:defaultZ35-57
7
+Phase 7 Post Hold Fix | Checksum: d7ad5af0
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:56 ; elapsed = 00:04:53 . Memory (MB): peak = 1423.785 ; gain = 176.9412default:default
f

Phase %s%s
101*constraints2
8 2default:default2"
Route finalize2default:defaultZ18-101
8
,Phase 8 Route finalize | Checksum: d7ad5af0
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:57 ; elapsed = 00:04:53 . Memory (MB): peak = 1424.219 ; gain = 177.3752default:default
m

Phase %s%s
101*constraints2
9 2default:default2)
Verifying routed nets2default:defaultZ18-101
?
3Phase 9 Verifying routed nets | Checksum: d7ad5af0
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:06:57 ; elapsed = 00:04:53 . Memory (MB): peak = 1425.922 ; gain = 179.0782default:default
j

Phase %s%s
101*constraints2
10 2default:default2%
Depositing Routes2default:defaultZ18-101
<
0Phase 10 Depositing Routes | Checksum: a80be1d9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:07:03 ; elapsed = 00:05:00 . Memory (MB): peak = 1428.641 ; gain = 181.7972default:default
k

Phase %s%s
101*constraints2
11 2default:default2&
Post Router Timing2default:defaultZ18-101
h

Phase %s%s
101*constraints2
11.1 2default:default2!
Update Timing2default:defaultZ18-101
:
.Phase 11.1 Update Timing | Checksum: a80be1d9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:07:26 ; elapsed = 00:05:12 . Memory (MB): peak = 1428.641 ; gain = 181.7972default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=-0.0434| TNS=-0.389 | WHS=0.0174 | THS=0      |
2default:defaultZ35-57
9
!Router estimated timing not met.
128*routeZ35-328
=
1Phase 11 Post Router Timing | Checksum: a80be1d9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:07:27 ; elapsed = 00:05:13 . Memory (MB): peak = 1428.641 ; gain = 181.7972default:default
4
Router Completed Successfully
16*routeZ35-16
3
'Ending Route Task | Checksum: a80be1d9
*common
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:00 ; elapsed = 00:05:13 . Memory (MB): peak = 1428.641 ; gain = 181.7972default:default
ˆ

%s
*constraints2q
]Time (s): cpu = 00:00:00 ; elapsed = 00:05:14 . Memory (MB): peak = 1428.641 ; gain = 181.7972default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
512default:default2
592default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
ý
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:07:452default:default2
00:05:522default:default2
1428.6412default:default2
222.7112default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
‚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:122default:default2
00:00:132default:default2
1428.6412default:default2
0.0002default:defaultZ17-268
ÿ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:242default:default2
00:00:252default:default2
1428.6412default:default2
0.0002default:defaultZ17-268
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
Å
#The results of DRC are in file %s.
168*coretcl2„
vC:/Users/Amanjit/Desktop/ECE532_git/PaintWithVisionDaniel/PaintWithVision2.runs/impl_1/design_1_wrapper_drc_routed.rptvC:/Users/Amanjit/Desktop/ECE532_git/PaintWithVisionDaniel/PaintWithVision2.runs/impl_1/design_1_wrapper_drc_routed.rpt2default:default8Z2-168
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
report_drc: 2default:default2
00:00:312default:default2
00:00:212default:default2
1440.4182default:default2
11.7772default:defaultZ17-268
€
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -1, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
22default:defaultZ38-191
¯
rThe design failed to meet the timing requirements. Please see the %s report for details on the timing violations.
188*timing2"
timing summary2default:defaultZ38-282
†
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2+
report_timing_summary: 2default:default2
00:02:362default:default2
00:01:372default:default2
1615.8522default:default2
175.4342default:defaultZ17-268
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
›
âMMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets %s]'  to set the static_probabiblity to '1'  if desired.207*power2

reset_IBUF2default:defaultZ33-218
í
âMMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets %s]'  to set the static_probabiblity to '1'  if desired.207*power2p
\design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sys_rst_act_hi2default:defaultZ33-218
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
report_power: 2default:default2
00:00:332default:default2
00:00:372default:default2
1640.7272default:default2
24.8752default:defaultZ17-268


End Record