# Overflow
- when the fixed number of bits in a register cannot represent the result of the operation
- overlfow doesnt ceratinly means the carry out of the MSB bit.

- addition of 7+ 1 in twos complement results in -8 which is overflow.

- if both operands have same sign then overlfow occurs if and only if the result has opposite sign.

### Half adder kmap

Sum  S = a bprime + aprime b

### Performance of ripple carry adder

Clock rate = `1 / Critical path delay`