[% DEFAULT
     insts = [
        {
           op_name => 'BOUND',
           des => 'Check Array Against Bounds',
           encoding => '0110 0010 : modA reg r/m'
         },
         {
           sub_des => 'register1, register2',
           op_name => 'BSF',
           des => 'Bit Scan Forward',
           encoding => '0000 1111 : 1011 1100 : 11 reg1 reg2'
         },
         {
           sub_des => 'memory, register',
           op_name => 'BSF',
           des => 'Bit Scan Forward',
           encoding => '0000 1111 : 1011 1100 : mod reg r/m'
         },
         {
           sub_des => 'register1, register2',
           op_name => 'BSR',
           des => 'Bit Scan Reverse',
           encoding => '0000 1111 : 1011 1101 : 11 reg1 reg2'
         },
      ]
-%]
=head1 NAME

insts - General Purpose Instruction Formats and Encodings
for Non-64-Bit Modes

=head1 DESCRIPTION

This document was generated by merging F<encoding.ast> and F<pod.tt> via Astt.

[%- op_name = '';
    des = '' %]
[% FOREACH inst IN insts -%]
        [%- IF inst.op_name != op_name OR inst.des != des -%]
            [%- op_name = inst.op_name
                des = inst.des -%]

=head1 [% inst.op_name %] - [% inst.des %]

        [%- END -%]
        [%- IF inst.sub_des -%]

=over

=item *

B<[% inst.sub_des %]>

I<encoding>

	[% inst.encoding %]

I<NASM syntax>

	[% inst.asm_tpl %]

=back

        [%- ELSE -%]

I<encoding>

	[% inst.encoding %]

I<NASM syntax>

	[% inst.asm_tpl %]

        [%- END -%]

[%- END %]

=head1 SEE ALSO

Appendix B, "IA-32 Intel Architecture Software Developer Manual, Volume 2B"

http://www.intel.com

=head1 AUTHOR

Agent Zhang (ียาเดบ), E<lt>agent2002@126.comE<gt>

Zhang Xing (ีละว), E<lt>zx_agent@126.comE<gt>

=head1 COPYRIGHT

Copyright (c) 2005 Agent Zhang. All rights reserved.

Copyright (c) 2005 Zhang Xing. All rights reserved.
