# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizio_6.srcs/sources_1/new/FullAdder.vhd" \
"../../../../esercizio_6.srcs/sources_1/new/RippleCarryAdder.vhd" \
"../../../../esercizio_6.srcs/sim_1/new/TB_RCA.vhd" \

# Do not sort compile order
nosort
