     fast6       : 1
      lut6       : 1
       lut       : 1
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 34
      lut5       : 24
       lut       : 24
      ff         : 17
       DFFRE     : 17

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		40	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 67.6 MiB, delta_rss +0.0 MiB)
Warning 169: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.82 seconds (max_rss 485.8 MiB, delta_rss +418.2 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.35 seconds (max_rss 485.8 MiB, delta_rss +418.2 MiB)


Flow timing analysis took 0.00129923 seconds (0.00126831 STA, 3.0917e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 13.91 seconds (max_rss 485.8 MiB)
INFO: PAC: Design GJC45 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: GJC45
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/stars --csv /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --pcf GJC45_openfpga.pcf --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/GJC45/run_1/synth_1_1/synthesis/fabric_GJC45_post_synth.eblif --output GJC45_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC45/results_dir/GJC45/run_1/synth_1_1/synthesis/config.json








[Error] Constrained port not found in design: <data_o[4]>



pinc_main: pin_c PinPlacer failed, last error: Constrained port not found in design
pinc_main: pin_c PinPlacer failed, last error: Constrained port not found in design



ERROR: PLC: Design GJC45 pin conversion failed
Design GJC45 pin conversion failed
    while executing
"place"
    (file "../raptor_tcl.tcl" line 31)
