// Seed: 2818463259
module module_0 #(
    parameter id_7 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7[id_7 : id_7]
);
  output logic [7:0] _id_7;
  output wire id_6;
  input wire id_5;
  output tri0 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_8;
  ;
  assign id_4 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_6 = 32'd43
) (
    _id_1[id_6 : id_1],
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri0 id_2;
  inout logic [7:0] _id_1;
  assign id_1 = id_4;
  assign id_6 = id_4;
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_2,
      id_2,
      id_3,
      id_6
  );
  assign modCall_1.id_7 = 0;
  assign id_2 = id_4;
  bit id_7, id_8;
  always id_7 <= -1'b0;
  assign id_2 = 1;
  logic [7:0][-1] id_9 = -1;
endmodule
