Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 15:55:24 2024
| Host         : eecs-digital-34 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 phy_to_mac/data_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            phy_to_mac/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.882ns (48.947%)  route 3.006ns (51.053%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=259, unplaced)       0.584     2.920    phy_to_mac/CLK
                         FDRE                                         r  phy_to_mac/data_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  phy_to_mac/data_length_reg[4]/Q
                         net (fo=2, unplaced)         0.657     4.033    phy_to_mac/data_length_reg_n_0_[4]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556     4.589 r  phy_to_mac/byte_count_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     4.598    phy_to_mac/byte_count_reg[0]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  phy_to_mac/byte_count_reg[0]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.712    phy_to_mac/byte_count_reg[0]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.968 r  phy_to_mac/byte_count_reg[0]_i_8/O[2]
                         net (fo=1, unplaced)         0.905     5.873    phy_to_mac/state2[11]
                         LUT6 (Prop_lut6_I0_O)        0.301     6.174 r  phy_to_mac/byte_count[0]_i_12/O
                         net (fo=1, unplaced)         0.000     6.174    phy_to_mac/byte_count[0]_i_12_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.575 r  phy_to_mac/byte_count_reg[0]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     6.584    phy_to_mac/byte_count_reg[0]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.698 r  phy_to_mac/byte_count_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     6.698    phy_to_mac/byte_count_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.948 r  phy_to_mac/byte_count_reg[0]_i_2/CO[2]
                         net (fo=5, unplaced)         0.480     7.428    phy_to_mac/byte_count_reg[0]_i_2_n_1
                         LUT6 (Prop_lut6_I3_O)        0.310     7.738 r  phy_to_mac/state[3]_i_3/O
                         net (fo=1, unplaced)         0.449     8.187    phy_to_mac/state[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.311 r  phy_to_mac/state[3]_i_1/O
                         net (fo=4, unplaced)         0.497     8.808    phy_to_mac/state[3]_i_1_n_0
                         FDRE                                         r  phy_to_mac/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=259, unplaced)       0.439    12.660    phy_to_mac/CLK
                         FDRE                                         r  phy_to_mac/state_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_CE)      -0.202    12.538    phy_to_mac/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  3.730    




