(declare-fun temp11706_1 () (_ BitVec 64))
(declare-fun temp11706_2 () (_ BitVec 64))
(declare-fun temp11706_3 () (_ BitVec 64))
(declare-fun ARGNAME_w_hh_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp11706_4 () (_ BitVec 64))
(declare-fun temp11706_5 () (_ BitVec 64))
(declare-fun temp11706_6 () (_ BitVec 64))
(declare-fun temp11706_7 () (_ BitVec 64))
(declare-fun temp11706_8 () (_ BitVec 64))
(declare-fun temp11706_9 () (_ BitVec 64))
(declare-fun temp11706_10 () (_ BitVec 64))
(declare-fun temp11706_11 () (_ BitVec 64))
(declare-fun temp11706_12 () (_ BitVec 64))
(declare-fun temp11706_13 () (_ BitVec 64))
(declare-fun temp11706_14 () (_ BitVec 64))
(declare-fun temp11706_15 () (_ BitVec 64))
(declare-fun temp11706_16 () (_ BitVec 64))
(declare-fun temp11706_17 () (_ BitVec 64))
(declare-fun temp11706_18 () (_ BitVec 64))
(declare-fun temp11706_19 () (_ BitVec 64))
(declare-fun temp11706_20 () (_ BitVec 64))
(declare-fun temp11706_21 () (_ BitVec 64))
(declare-fun temp11706_22 () (_ BitVec 64))
(declare-fun temp11706_23 () (_ BitVec 64))
(declare-fun temp11706_24 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp11706_25 () (_ BitVec 64))
(declare-fun temp11706_26 () (_ BitVec 64))
(declare-fun temp11706_27 () (_ BitVec 64))
(declare-fun temp11706_28 () (_ BitVec 64))
(declare-fun temp11706_29 () (_ BitVec 64))
(declare-fun temp11706_30 () (_ BitVec 64))
(declare-fun temp11706_31 () (_ BitVec 64))
(declare-fun temp11706_32 () (_ BitVec 64))
(declare-fun temp11706_33 () (_ BitVec 64))
(declare-fun temp11706_34 () (_ BitVec 64))
(declare-fun temp11706_35 () (_ BitVec 64))
(declare-fun temp11706_36 () (_ BitVec 64))
(declare-fun temp11706_37 () (_ BitVec 64))
(declare-fun temp11706_38 () (_ BitVec 64))
(declare-fun temp11706_39 () (_ BitVec 64))
(declare-fun temp11706_40 () (_ BitVec 64))
(declare-fun temp11706_41 () (_ BitVec 64))
(declare-fun temp11706_42 () (_ BitVec 64))
(declare-fun temp11706_43 () (_ BitVec 64))
(declare-fun temp11706_44 () (_ BitVec 64))
(declare-fun var404256 () (_ BitVec 64))
(declare-fun k!0 () (_ BitVec 64))
(declare-fun k!1 () (_ BitVec 64))
(declare-fun k!2 () Bool)
(declare-fun ARGNAME_w_hh_NAMEEND_DIM () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp11706_45 () (_ BitVec 64))
(declare-fun temp11706_46 () (_ BitVec 64))
(declare-fun ARGNAME_b_ih_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp11706_47 () (_ BitVec 64))
(declare-fun temp11706_48 () (_ BitVec 64))
(declare-fun temp11706_49 () (_ BitVec 64))
(declare-fun temp11706_50 () (_ BitVec 64))
(declare-fun temp11706_51 () (_ BitVec 64))
(declare-fun temp11706_52 () (_ BitVec 64))
(declare-fun temp11706_53 () (_ BitVec 64))
(declare-fun temp11706_54 () (_ BitVec 64))
(declare-fun temp11706_55 () (_ BitVec 64))
(declare-fun temp11706_56 () (_ BitVec 64))
(declare-fun temp11706_57 () (_ BitVec 64))
(declare-fun temp11706_58 () (_ BitVec 64))
(declare-fun temp11706_59 () (_ BitVec 64))
(declare-fun temp11706_60 () (_ BitVec 64))
(declare-fun temp11706_61 () (_ BitVec 64))
(declare-fun temp11706_62 () (_ BitVec 64))
(declare-fun temp11706_63 () (_ BitVec 64))
(declare-fun temp11706_64 () (_ BitVec 64))
(declare-fun temp11706_65 () (_ BitVec 64))
(declare-fun ARGNAME_b_ih_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp11706_66 () (_ BitVec 64))
(declare-fun var65706 () (_ BitVec 64))
(declare-fun temp11706_67 () (_ BitVec 64))
(declare-fun temp11706_68 () (_ BitVec 64))
(declare-fun temp11706_69 () (_ BitVec 64))
(declare-fun temp11706_70 () (_ BitVec 64))
(declare-fun temp11706_71 () (_ BitVec 64))
(declare-fun temp11706_72 () (_ BitVec 64))
(declare-fun var68976 () (_ BitVec 64))
(declare-fun temp11706_73 () (_ BitVec 64))
(declare-fun temp11706_74 () (_ BitVec 64))
(declare-fun temp11706_75 () (_ BitVec 64))
(declare-fun temp11706_76 () (_ BitVec 64))
(declare-fun temp11706_77 () (_ BitVec 64))
(declare-fun temp11706_78 () (_ BitVec 64))
(declare-fun temp11706_79 () (_ BitVec 64))
(declare-fun temp11706_80 () (_ BitVec 64))
(declare-fun var2107376 () (_ BitVec 64))
(declare-fun temp11706_81 () (_ BitVec 64))
(assert (= temp11706_1 #x0000000000000000))
(assert (= temp11706_2 temp11706_1))
(assert (= temp11706_3 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp11706_2)))
(assert (= temp11706_4 #x0000000000000001))
(assert (= temp11706_5 temp11706_4))
(assert (= temp11706_6 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp11706_5)))
(assert (= temp11706_7 #x0000000000000002))
(assert (= temp11706_8 temp11706_7))
(assert (= temp11706_9 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp11706_8)))
(assert (= temp11706_10 #x0000000000000003))
(assert (= temp11706_11 temp11706_10))
(assert (= temp11706_12 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp11706_11)))
(assert (= temp11706_13 #x0000000000000004))
(assert (= temp11706_14 temp11706_13))
(assert (= temp11706_15 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp11706_14)))
(assert (= temp11706_16 #x0000000000000005))
(assert (= temp11706_17 temp11706_16))
(assert (= temp11706_18 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp11706_17)))
(assert (= temp11706_19 #x0000000000000001))
(assert (= temp11706_20 temp11706_19))
(assert (= temp11706_21 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp11706_20)))
(assert (bvsgt ARGNAME_w_hh_NAMEEND_DIM temp11706_19))
(assert (bvsge temp11706_19 (bvneg ARGNAME_w_hh_NAMEEND_DIM)))
(assert (= temp11706_22 #x0000000000000000))
(assert (= temp11706_23 temp11706_22))
(assert (= temp11706_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_23)))
(assert (= temp11706_25 #x0000000000000001))
(assert (= temp11706_26 temp11706_25))
(assert (= temp11706_27 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_26)))
(assert (= temp11706_28 #x0000000000000002))
(assert (= temp11706_29 temp11706_28))
(assert (= temp11706_30 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_29)))
(assert (= temp11706_31 #x0000000000000003))
(assert (= temp11706_32 temp11706_31))
(assert (= temp11706_33 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_32)))
(assert (= temp11706_34 #x0000000000000004))
(assert (= temp11706_35 temp11706_34))
(assert (= temp11706_36 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_35)))
(assert (= temp11706_37 #x0000000000000005))
(assert (= temp11706_38 temp11706_37))
(assert (= temp11706_39 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_38)))
(assert (= temp11706_40 #x0000000000000001))
(assert (= temp11706_41 temp11706_40))
(assert (= temp11706_42 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_41)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp11706_40))
(assert (bvsge temp11706_40 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp11706_43 temp11706_21))
(assert (= var404256
   (ite (= temp11706_42 temp11706_43) #x0000000000000001 #x0000000000000000)))
(assert (= temp11706_44 #x0000000000000001))
(assert (= var404256 temp11706_44))
(assert (= temp11706_45 #x0000000000000000))
(assert (= temp11706_46 temp11706_45))
(assert (= temp11706_47 (select ARGNAME_b_ih_NAMEEND_DIMSIZE temp11706_46)))
(assert (= temp11706_48 #x0000000000000001))
(assert (= temp11706_49 temp11706_48))
(assert (= temp11706_50 (select ARGNAME_b_ih_NAMEEND_DIMSIZE temp11706_49)))
(assert (= temp11706_51 #x0000000000000002))
(assert (= temp11706_52 temp11706_51))
(assert (= temp11706_53 (select ARGNAME_b_ih_NAMEEND_DIMSIZE temp11706_52)))
(assert (= temp11706_54 #x0000000000000003))
(assert (= temp11706_55 temp11706_54))
(assert (= temp11706_56 (select ARGNAME_b_ih_NAMEEND_DIMSIZE temp11706_55)))
(assert (= temp11706_57 #x0000000000000004))
(assert (= temp11706_58 temp11706_57))
(assert (= temp11706_59 (select ARGNAME_b_ih_NAMEEND_DIMSIZE temp11706_58)))
(assert (= temp11706_60 #x0000000000000005))
(assert (= temp11706_61 temp11706_60))
(assert (= temp11706_62 (select ARGNAME_b_ih_NAMEEND_DIMSIZE temp11706_61)))
(assert (= temp11706_63 #x0000000000000001))
(assert (= temp11706_64 temp11706_63))
(assert (= temp11706_65 (select ARGNAME_b_ih_NAMEEND_DIMSIZE temp11706_64)))
(assert (bvsgt ARGNAME_b_ih_NAMEEND_DIM temp11706_63))
(assert (bvsge temp11706_63 (bvneg ARGNAME_b_ih_NAMEEND_DIM)))
(assert (= temp11706_66 #x0000000000000000))
(assert (= var65706 temp11706_66))
(assert (= temp11706_67 temp11706_65))
(assert (= temp11706_68 #x0000000000000000))
(assert (= temp11706_69 temp11706_68))
(assert (= temp11706_70 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_69)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp11706_68))
(assert (bvsge temp11706_68 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp11706_71 temp11706_67))
(assert (= temp11706_72 #x0000000000000001))
(assert (= var68976 temp11706_72))
(assert (= temp11706_73 temp11706_65))
(assert (= temp11706_74 #x0000000000000000))
(assert (= temp11706_75 temp11706_74))
(assert (= temp11706_76 (select ARGNAME_input_NAMEEND_DIMSIZE temp11706_75)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp11706_74))
(assert (bvsge temp11706_74 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp11706_77 temp11706_73))
(assert (= temp11706_78 #x0000000000000000))
(assert (= var65706 temp11706_78))
(assert (= temp11706_79 #x0000000000000001))
(assert (= var68976 temp11706_79))
(assert (= temp11706_80 #x0000000000000000))
(assert (= var2107376 temp11706_80))
(assert (= temp11706_81 #x0000000000000000))
(assert (= var2107376 temp11706_81))
(model-add temp11706_1 () (_ BitVec 64) #x0000000000000000)
(model-add temp11706_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp11706_3
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp11706_4 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_5 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_6
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp11706_7 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_8 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_9
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp11706_10 () (_ BitVec 64) #x0000000000000003)
(model-add temp11706_11 () (_ BitVec 64) #x0000000000000003)
(model-add temp11706_12
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp11706_13 () (_ BitVec 64) #x0000000000000004)
(model-add temp11706_14 () (_ BitVec 64) #x0000000000000004)
(model-add temp11706_15
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp11706_16 () (_ BitVec 64) #x0000000000000005)
(model-add temp11706_17 () (_ BitVec 64) #x0000000000000005)
(model-add temp11706_18
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp11706_19 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_20 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_21
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp11706_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp11706_23 () (_ BitVec 64) #x0000000000000000)
(model-add temp11706_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp11706_25 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_26 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_27
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp11706_28 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_29 () (_ BitVec 64) #x0000000000000002)
(model-add temp11706_30
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp11706_31 () (_ BitVec 64) #x0000000000000003)
(model-add temp11706_32 () (_ BitVec 64) #x0000000000000003)
(model-add temp11706_33
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp11706_34 () (_ BitVec 64) #x0000000000000004)
(model-add temp11706_35 () (_ BitVec 64) #x0000000000000004)
(model-add temp11706_36
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp11706_37 () (_ BitVec 64) #x0000000000000005)
(model-add temp11706_38 () (_ BitVec 64) #x0000000000000005)
(model-add temp11706_39
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp11706_40 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_41 () (_ BitVec 64) #x0000000000000001)
(model-add temp11706_42
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp11706_43
           ()
           (_ BitVec 64)
           (select ARGNAME_w_hh_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp11706_44 () (_ BitVec 64) #x0000000000000001)
(model-add var404256 () (_ BitVec 64) #x0000000000000001)
(model-del k!0)
(model-add ARGNAME_input_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!0))
(model-del k!1)
(model-add ARGNAME_w_hh_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!1))
(model-del k!2)
(model-add k!0 () (_ BitVec 64) (ite k!2 k!1 (bvnot k!1)))




