Source Block: miaow/src/verilog/rtl/lsu/lsu.v@72:92@HdlStmProcess

   //////////////////////////////////////////////CHANGE
   // create a ff for holding the issue_stall signal
   reg freez;
   wire set_freez, clr_freez;
   always @ (posedge clk, posedge rst) begin
     if(rst) begin
       freez <= 0;
     end
     else if(set_freez) begin
       freez <= 1;
     end
     else if(clr_freez) begin
       freez <= 0;
     end
   end
   assign issue_ready = ~freez;


   // Keep single cycle delay on exec signals
   always @ ( posedge clk or posedge rst ) begin

Diff Content:
- 77    always @ (posedge clk, posedge rst) begin
- 78      if(rst) begin
- 79        freez <= 0;
- 80      end
- 81      else if(set_freez) begin
- 82        freez <= 1;
- 83      end
- 84      else if(clr_freez) begin
- 85        freez <= 0;
- 86      end
- 87    end

Clone Blocks:
